Analysis & Synthesis report for DE10_Standard_GHRD
Sat Sep 02 15:49:15 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Partition for Top-Level Resource Utilization by Entity
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for altsyncram:RAM0_buf_wdata_rtl_0|altsyncram_g9j1:auto_generated
 13. Parameter Settings for Inferred Entity Instance: altsyncram:RAM0_buf_wdata_rtl_0
 14. Partition Dependent Files
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Parameter Settings for User Entity Instance: altera_edge_detector:pulse_cold_reset
 17. Partition Dependent Files
 18. Parameter Settings for User Entity Instance: altera_edge_detector:pulse_debug_reset
 19. Partition Dependent Files
 20. Parameter Settings for User Entity Instance: altera_edge_detector:pulse_warm_reset
 21. Partition Dependent Files
 22. Parameter Settings for User Entity Instance: debounce:debounce_inst
 23. Partition Dependent Files
 24. Partition "debounce_1:debounce_inst1" Resource Utilization by Entity
 25. Parameter Settings for User Entity Instance: f_measure:f_measure_inst|debounce_1:debounce_inst1
 26. Partition Dependent Files
 27. Post-Synthesis Netlist Statistics for Partition debounce_1:debounce_inst1
 28. Partition "debounce_1:debounce_inst2" Resource Utilization by Entity
 29. Parameter Settings for User Entity Instance: f_measure:f_measure_inst|debounce_1:debounce_inst2
 30. Partition Dependent Files
 31. Post-Synthesis Netlist Statistics for Partition debounce_1:debounce_inst2
 32. Partition "debounce_1:debounce_inst3" Resource Utilization by Entity
 33. Parameter Settings for User Entity Instance: f_measure:f_measure_inst|debounce_1:debounce_inst3
 34. Partition Dependent Files
 35. Post-Synthesis Netlist Statistics for Partition debounce_1:debounce_inst3
 36. Partition "debounce_1:debounce_inst4" Resource Utilization by Entity
 37. Parameter Settings for User Entity Instance: f_measure:f_measure_inst|debounce_1:debounce_inst4
 38. Partition Dependent Files
 39. Post-Synthesis Netlist Statistics for Partition debounce_1:debounce_inst4
 40. Partition "f_measure:f_measure_inst" Resource Utilization by Entity
 41. Multiplexer Restructuring Statistics (Restructuring Performed)
 42. Parameter Settings for Inferred Entity Instance: f_measure:f_measure_inst|lpm_divide:Div0
 43. Parameter Settings for Inferred Entity Instance: f_measure:f_measure_inst|lpm_divide:Div1
 44. Parameter Settings for Inferred Entity Instance: f_measure:f_measure_inst|lpm_divide:Div2
 45. Parameter Settings for Inferred Entity Instance: f_measure:f_measure_inst|lpm_divide:Div3
 46. Parameter Settings for Inferred Entity Instance: f_measure:f_measure_inst|lpm_divide:Div4
 47. Partition Dependent Files
 48. Post-Synthesis Netlist Statistics for Partition f_measure:f_measure_inst
 49. Source assignments for hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 50. Parameter Settings for User Entity Instance: hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component
 51. Partition Dependent Files
 52. Partition "measure:measure_i1" Resource Utilization by Entity
 53. Partition Dependent Files
 54. Post-Synthesis Netlist Statistics for Partition measure:measure_i1
 55. Partition "measure:measure_i2" Resource Utilization by Entity
 56. Partition Dependent Files
 57. Post-Synthesis Netlist Statistics for Partition measure:measure_i2
 58. Partition "measure:measure_i3" Resource Utilization by Entity
 59. Partition Dependent Files
 60. Post-Synthesis Netlist Statistics for Partition measure:measure_i3
 61. Partition "measure:measure_i4" Resource Utilization by Entity
 62. Partition Dependent Files
 63. Post-Synthesis Netlist Statistics for Partition measure:measure_i4
 64. Partition "measure:measure_i5" Resource Utilization by Entity
 65. Partition Dependent Files
 66. Post-Synthesis Netlist Statistics for Partition measure:measure_i5
 67. Partition "pll:pllinst" Resource Utilization by Entity
 68. Parameter Settings for User Entity Instance: pll:pllinst|pll_0002:pll_inst|altera_pll:altera_pll_i
 69. Partition Dependent Files
 70. Post-Synthesis Netlist Statistics for Partition pll:pllinst
 71. Source assignments for sld_signaltap:auto_signaltap_0
 72. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 73. Partition "soc_system:u0" Resource Utilization by Entity
 74. State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 75. State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 76. State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 77. State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 78. State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 79. State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 80. State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 81. State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 82. State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 83. State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 84. State Machine - |DE10_Standard_GHRD|soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[2].state_machine_counter|state
 85. State Machine - |DE10_Standard_GHRD|soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter|state
 86. State Machine - |DE10_Standard_GHRD|soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter|state
 87. Registers Protected by Synthesis
 88. Registers Removed During Synthesis
 89. Removed Registers Triggering Further Register Optimizations
 90. Registers Packed Into Inferred Megafunctions
 91. Multiplexer Restructuring Statistics (Restructuring Performed)
 92. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 93. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 94. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 95. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 96. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 97. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 98. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 99. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
100. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
101. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
102. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
103. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
104. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
105. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
106. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
107. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
108. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
109. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
110. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
111. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
112. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
113. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
114. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
115. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
116. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
117. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
118. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
119. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
120. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
121. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
122. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
123. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
124. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
125. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
126. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
127. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
128. Source assignments for soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
129. Source assignments for soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
130. Source assignments for soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated
131. Source assignments for soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated
132. Source assignments for soc_system:u0|soc_system_uart_0:uart_0
133. Source assignments for soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
134. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux
135. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001
136. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux
137. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux
138. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_001:cmd_demux_001
139. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux
140. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001
141. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_002
142. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_003
143. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_004
144. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_005
145. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_006
146. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_007
147. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_008:rsp_demux_008
148. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_008:rsp_demux_009
149. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_010
150. Source assignments for soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux
151. Source assignments for soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux
152. Source assignments for soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_001
153. Source assignments for soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_demux:cmd_demux
154. Source assignments for soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_demux:rsp_demux
155. Source assignments for soc_system:u0|altera_reset_controller:rst_controller
156. Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
157. Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
158. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
159. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
160. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated
161. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
162. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
163. Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
164. Parameter Settings for User Entity Instance: soc_system:u0|interrupt_latency_counter:ilc
165. Parameter Settings for User Entity Instance: soc_system:u0|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[0].irq_detector
166. Parameter Settings for User Entity Instance: soc_system:u0|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[1].irq_detector
167. Parameter Settings for User Entity Instance: soc_system:u0|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[2].irq_detector
168. Parameter Settings for User Entity Instance: soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter
169. Parameter Settings for User Entity Instance: soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter
170. Parameter Settings for User Entity Instance: soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[2].state_machine_counter
171. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master
172. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
173. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
174. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
175. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
176. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
177. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
178. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
179. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
180. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
181. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
182. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
183. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
184. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
185. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
186. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
187. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
188. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
189. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo
190. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p
191. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b
192. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto
193. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
194. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller
195. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
196. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
197. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master
198. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
199. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
200. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
201. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
202. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
203. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
204. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
205. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
206. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
207. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
208. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
209. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
210. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
211. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
212. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
213. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
214. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
215. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo
216. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p
217. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b
218. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto
219. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
220. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller
221. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
222. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
223. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0
224. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master
225. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
226. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
227. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
228. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
229. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
230. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
231. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
232. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
233. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
234. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
235. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
236. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
237. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
238. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
239. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
240. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
241. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
242. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo
243. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p
244. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b
245. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto
246. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
247. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller
248. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
249. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
250. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo
251. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo
252. Parameter Settings for User Entity Instance: soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0
253. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
254. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram
255. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
256. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator
257. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
258. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
259. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent
260. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor
261. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo
262. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo
263. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
264. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
265. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
266. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter
267. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
268. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
269. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
270. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
271. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
272. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
273. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
274. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
275. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
276. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
277. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
278. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
279. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
280. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
281. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
282. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
283. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
284. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
285. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
286. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_bridge_0_m0_translator
287. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:fpga_only_master_master_translator
288. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
289. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ilc_avalon_slave_translator
290. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
291. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator
292. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator
293. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator
294. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:uart_0_s1_translator
295. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator
296. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
297. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_1_s1_translator
298. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_0_spi_control_port_translator
299. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_agent
300. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent
301. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
302. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
303. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
304. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ilc_avalon_slave_agent
305. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ilc_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
306. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo
307. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
308. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
309. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
310. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent
311. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
312. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo
313. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent
314. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
315. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo
316. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent
317. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
318. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo
319. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:uart_0_s1_agent
320. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
321. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo
322. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_agent
323. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
324. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
325. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
326. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
327. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
328. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_1_s1_agent
329. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
330. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo
331. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_0_spi_control_port_agent
332. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
333. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
334. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode
335. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode
336. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode
337. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_003|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode
338. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_004|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode
339. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_005|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode
340. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_006|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode
341. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_007|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode
342. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_008|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode
343. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_009|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode
344. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_010:router_010|soc_system_mm_interconnect_1_router_010_default_decode:the_default_decode
345. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_011:router_011|soc_system_mm_interconnect_1_router_011_default_decode:the_default_decode
346. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_012|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode
347. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter
348. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter
349. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter
350. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
351. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
352. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
353. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
354. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
355. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
356. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
357. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
358. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
359. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
360. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
361. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
362. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
363. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
364. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
365. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
366. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
367. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb
368. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
369. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
370. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
371. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
372. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
373. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter
374. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
375. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter
376. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
377. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
378. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
379. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
380. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
381. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
382. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
383. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
384. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_008:avalon_st_adapter_008
385. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
386. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
387. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:hps_only_master_master_translator
388. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent
389. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent
390. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size
391. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor
392. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo
393. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo
394. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router|soc_system_mm_interconnect_2_router_default_decode:the_default_decode
395. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode
396. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_002|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode
397. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter
398. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
399. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
400. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter
401. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
402. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter
403. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
404. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter
405. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter
406. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_translator:f2sdram_only_master_master_translator
407. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator
408. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:f2sdram_only_master_master_agent
409. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent
410. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor
411. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo
412. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router:router|soc_system_mm_interconnect_3_router_default_decode:the_default_decode
413. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router_001:router_001|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode
414. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter
415. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
416. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter
417. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter
418. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller
419. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
420. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
421. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001
422. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
423. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
424. Parameter Settings for Inferred Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0
425. Parameter Settings for Inferred Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
426. Parameter Settings for Inferred Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
427. Parameter Settings for Inferred Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
428. Partition Dependent Files
429. Post-Synthesis Netlist Statistics for Partition soc_system:u0
430. Partition "soc_system_hps_0_hps_io_border:border" Resource Utilization by Entity
431. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
432. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
433. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
434. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
435. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
436. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
437. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
438. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
439. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
440. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
441. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
442. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
443. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
444. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
445. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
446. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
447. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
448. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
449. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
450. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
451. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
452. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
453. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
454. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
455. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
456. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
457. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
458. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
459. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
460. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
461. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
462. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
463. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
464. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
465. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
466. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
467. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
468. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
469. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
470. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
471. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
472. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
473. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
474. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
475. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
476. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
477. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
478. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
479. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
480. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
481. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
482. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
483. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
484. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
485. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
486. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
487. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
488. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
489. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
490. Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border
491. Port Connectivity Checks: "hps_reset:hps_reset_inst"
492. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
493. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001"
494. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
495. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller"
496. Port Connectivity Checks: "soc_system:u0|soc_system_irq_mapper_002:irq_mapper_002"
497. Port Connectivity Checks: "soc_system:u0|soc_system_irq_mapper_001:irq_mapper_001"
498. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter"
499. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
500. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter"
501. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router_001:router_001|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode"
502. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router:router|soc_system_mm_interconnect_3_router_default_decode:the_default_decode"
503. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"
504. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"
505. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:f2sdram_only_master_master_agent"
506. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"
507. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_translator:f2sdram_only_master_master_translator"
508. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter"
509. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"
510. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter"
511. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
512. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"
513. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
514. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode"
515. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router|soc_system_mm_interconnect_2_router_default_decode:the_default_decode"
516. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo"
517. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo"
518. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size"
519. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"
520. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent"
521. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:hps_only_master_master_translator"
522. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter"
523. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
524. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"
525. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
526. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
527. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_011:router_011|soc_system_mm_interconnect_1_router_011_default_decode:the_default_decode"
528. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_010:router_010|soc_system_mm_interconnect_1_router_010_default_decode:the_default_decode"
529. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode"
530. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode"
531. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode"
532. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
533. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
534. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo"
535. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_1_s1_agent"
536. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
537. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
538. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
539. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_agent"
540. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo"
541. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:uart_0_s1_agent"
542. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo"
543. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent"
544. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo"
545. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent"
546. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo"
547. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent"
548. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
549. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
550. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo"
551. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ilc_avalon_slave_agent"
552. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
553. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
554. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent"
555. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_agent"
556. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
557. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_1_s1_translator"
558. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
559. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator"
560. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:uart_0_s1_translator"
561. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator"
562. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator"
563. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator"
564. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
565. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ilc_avalon_slave_translator"
566. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
567. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:fpga_only_master_master_translator"
568. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_bridge_0_m0_translator"
569. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
570. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
571. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
572. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
573. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
574. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
575. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
576. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
577. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
578. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
579. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
580. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
581. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo"
582. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo"
583. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent"
584. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
585. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
586. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator"
587. Port Connectivity Checks: "soc_system:u0|soc_system_uart_0:uart_0"
588. Port Connectivity Checks: "soc_system:u0|soc_system_spi_0:spi_0"
589. Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1"
590. Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0"
591. Port Connectivity Checks: "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0"
592. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic"
593. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart:jtag_uart"
594. Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:hps_only_master"
595. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
596. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
597. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
598. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
599. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
600. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
601. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
602. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
603. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
604. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
605. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
606. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
607. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
608. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
609. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
610. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
611. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
612. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
613. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
614. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
615. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
616. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
617. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
618. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
619. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
620. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
621. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
622. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
623. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
624. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
625. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
626. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
627. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
628. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
629. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
630. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
631. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
632. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0"
633. Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master"
634. Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
635. Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller"
636. Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo"
637. Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
638. Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
639. Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
640. Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
641. Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
642. Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
643. Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
644. Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
645. Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
646. Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
647. Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
648. Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master"
649. Port Connectivity Checks: "soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[2].state_machine_counter"
650. Port Connectivity Checks: "soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter"
651. Port Connectivity Checks: "soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter"
652. Port Connectivity Checks: "soc_system:u0"
653. Port Connectivity Checks: "pll:pllinst"
654. Port Connectivity Checks: "f_measure:f_measure_inst|measure:measure_i5"
655. Port Connectivity Checks: "f_measure:f_measure_inst|measure:measure_i4"
656. Port Connectivity Checks: "f_measure:f_measure_inst|measure:measure_i3"
657. Port Connectivity Checks: "f_measure:f_measure_inst|measure:measure_i2"
658. Port Connectivity Checks: "f_measure:f_measure_inst|measure:measure_i1"
659. Port Connectivity Checks: "f_measure:f_measure_inst|debounce_1:debounce_inst4"
660. Port Connectivity Checks: "f_measure:f_measure_inst|debounce_1:debounce_inst3"
661. Port Connectivity Checks: "f_measure:f_measure_inst|debounce_1:debounce_inst2"
662. Port Connectivity Checks: "f_measure:f_measure_inst|debounce_1:debounce_inst1"
663. Signal Tap Logic Analyzer Settings
664. Elapsed Time Per Partition
665. Analysis & Synthesis Messages
666. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Sep 02 15:49:15 2023           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; DE10_Standard_GHRD                              ;
; Top-level Entity Name           ; DE10_Standard_GHRD                              ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                       ;
; Total registers                 ; N/A until Partition Merge                       ;
; Total pins                      ; N/A until Partition Merge                       ;
; Total virtual pins              ; N/A until Partition Merge                       ;
; Total block memory bits         ; N/A until Partition Merge                       ;
; Total DSP Blocks                ; N/A until Partition Merge                       ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                       ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                       ;
; Total PLLs                      ; N/A until Partition Merge                       ;
; Total DLLs                      ; N/A until Partition Merge                       ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; DE10_Standard_GHRD ; DE10_Standard_GHRD ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                                ; Library     ;
+-------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ip/debounce/debounce.v                                                                                ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/ip/debounce/debounce.v                                                                                ;             ;
; ip/altsource_probe/hps_reset.v                                                                        ; yes             ; User Wizard-Generated File         ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v                                                                        ;             ;
; ip/edge_detect/altera_edge_detector.v                                                                 ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/ip/edge_detect/altera_edge_detector.v                                                                 ;             ;
; soc_system/synthesis/soc_system.v                                                                     ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v                                                                     ;             ;
; soc_system/synthesis/submodules/altera_reset_controller.v                                             ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v                                             ; soc_system  ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                                           ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v                                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv                                          ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv                                          ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv                                          ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv                                          ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                              ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v                                        ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v                                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv     ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                    ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                    ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv                             ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv                            ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv                                ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv                                ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                         ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                         ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                    ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                    ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v                                        ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v                                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv                             ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv                             ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                      ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                      ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                      ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv                            ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv                                ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv                                ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                         ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                        ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_008.v                  ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_008.v                  ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_008_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_008_error_adapter_0.sv ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_008.sv                         ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_008.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                             ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_008.sv                           ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_008.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                             ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                   ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                   ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv                            ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv                            ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv                            ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv                            ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                                ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                                ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                             ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                             ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                                ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                        ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_uart_0.v                                                   ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_uart_0.v                                                   ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_sysid_qsys.v                                               ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sysid_qsys.v                                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_spi_0.v                                                    ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_spi_0.v                                                    ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_pio_0.v                                                    ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_pio_0.v                                                    ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_onchip_memory2_1.v                                         ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_1.v                                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v                                         ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_mm_bridge.v                                             ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v                                             ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_led_pio.v                                                  ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_led_pio.v                                                  ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_jtag_uart.v                                                ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v                                                ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_hps_0.v                                                    ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v                                                    ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                             ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                             ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram.v                                                           ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v                                                           ; soc_system  ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                        ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                         ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                         ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                  ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                  ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                    ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                    ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                         ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                         ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                                       ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv                                                       ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                 ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                 ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                       ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                       ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                        ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                        ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                               ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                               ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                   ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                   ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                           ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                           ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                                      ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv                                                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                     ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                     ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                                   ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                                   ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v                                      ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v                                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv                         ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv                         ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_packets_to_master.v                                     ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v                                     ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                   ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                   ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                   ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                   ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv                          ; yes             ; User SystemVerilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv                          ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                                     ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                                     ; soc_system  ;
; soc_system/synthesis/submodules/altera_jtag_dc_streaming.v                                            ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v                                            ; soc_system  ;
; soc_system/synthesis/submodules/altera_jtag_sld_node.v                                                ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v                                                ; soc_system  ;
; soc_system/synthesis/submodules/altera_jtag_streaming.v                                               ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v                                               ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                      ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                      ; soc_system  ;
; soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                       ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                       ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v                                       ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v                                       ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                                      ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_dipsw_pio.v                                                ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_dipsw_pio.v                                                ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_button_pio.v                                               ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_button_pio.v                                               ; soc_system  ;
; soc_system/synthesis/submodules/interrupt_latency_counter.v                                           ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v                                           ; soc_system  ;
; soc_system/synthesis/submodules/irq_detector.v                                                        ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/irq_detector.v                                                        ; soc_system  ;
; soc_system/synthesis/submodules/state_machine_counter.v                                               ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/state_machine_counter.v                                               ; soc_system  ;
; ../debounce_1.v                                                                                       ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/debounce_1.v                                                                                                             ;             ;
; ../f_measure.v                                                                                        ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v                                                                                                              ;             ;
; ../measure.v                                                                                          ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/measure.v                                                                                                                ;             ;
; pll.v                                                                                                 ; yes             ; User Wizard-Generated File         ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/pll.v                                                                                                 ; pll         ;
; pll/pll_0002.v                                                                                        ; yes             ; User Verilog HDL File              ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/pll/pll_0002.v                                                                                        ; pll         ;
; de10_standard_ghrd.v                                                                                  ; yes             ; Auto-Found Verilog HDL File        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v                                                                                  ;             ;
; altera_pll.v                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v                                                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                              ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                         ; yes             ; Encrypted Megafunction             ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                     ; yes             ; Encrypted Megafunction             ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                         ;             ;
; altera_std_synchronizer.v                                                                             ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                 ;             ;
; altddio_out.tdf                                                                                       ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                                           ;             ;
; aglobal181.inc                                                                                        ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                            ;             ;
; stratix_ddio.inc                                                                                      ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                          ;             ;
; cyclone_ddio.inc                                                                                      ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                          ;             ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                               ;             ;
; stratix_lcell.inc                                                                                     ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                         ;             ;
; db/ddio_out_uqe.tdf                                                                                   ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/ddio_out_uqe.tdf                                                                                   ;             ;
; scfifo.tdf                                                                                            ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                ;             ;
; a_regfifo.inc                                                                                         ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                             ;             ;
; a_dpfifo.inc                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                              ;             ;
; a_i2fifo.inc                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                              ;             ;
; a_fffifo.inc                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                              ;             ;
; a_f2fifo.inc                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                              ;             ;
; db/scfifo_3291.tdf                                                                                    ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/scfifo_3291.tdf                                                                                    ;             ;
; db/a_dpfifo_5771.tdf                                                                                  ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/a_dpfifo_5771.tdf                                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                   ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/a_fefifo_7cf.tdf                                                                                   ;             ;
; db/cntr_vg7.tdf                                                                                       ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/cntr_vg7.tdf                                                                                       ;             ;
; db/altsyncram_7pu1.tdf                                                                                ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_7pu1.tdf                                                                                ;             ;
; db/cntr_jgb.tdf                                                                                       ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/cntr_jgb.tdf                                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                   ; yes             ; Encrypted Megafunction             ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                       ;             ;
; altsyncram.tdf                                                                                        ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                            ;             ;
; stratix_ram_block.inc                                                                                 ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                     ;             ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                            ;             ;
; a_rdenreg.inc                                                                                         ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                             ;             ;
; altrom.inc                                                                                            ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                ;             ;
; altram.inc                                                                                            ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                ;             ;
; altdpram.inc                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                              ;             ;
; db/altsyncram_g572.tdf                                                                                ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_g572.tdf                                                                                ;             ;
; db/altsyncram_j072.tdf                                                                                ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_j072.tdf                                                                                ;             ;
; altsource_probe.v                                                                                     ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsource_probe.v                                                                                         ;             ;
; altsource_probe_body.vhd                                                                              ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                                                  ;             ;
; sld_rom_sr.vhd                                                                                        ; yes             ; Encrypted Megafunction             ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                            ;             ;
; sld_signaltap.vhd                                                                                     ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                         ;             ;
; sld_signaltap_impl.vhd                                                                                ; yes             ; Encrypted Megafunction             ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                    ;             ;
; sld_ela_control.vhd                                                                                   ; yes             ; Encrypted Megafunction             ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                       ;             ;
; lpm_shiftreg.tdf                                                                                      ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                          ;             ;
; lpm_constant.inc                                                                                      ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                          ;             ;
; dffeea.inc                                                                                            ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                ;             ;
; sld_mbpmg.vhd                                                                                         ; yes             ; Encrypted Megafunction             ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                             ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                          ; yes             ; Encrypted Megafunction             ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                              ;             ;
; sld_buffer_manager.vhd                                                                                ; yes             ; Encrypted Megafunction             ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                    ;             ;
; db/altsyncram_4l84.tdf                                                                                ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_4l84.tdf                                                                                ;             ;
; altdpram.tdf                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                              ;             ;
; memmodes.inc                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                            ;             ;
; a_hdffe.inc                                                                                           ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                               ;             ;
; alt_le_rden_reg.inc                                                                                   ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                       ;             ;
; altsyncram.inc                                                                                        ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                            ;             ;
; lpm_mux.tdf                                                                                           ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                               ;             ;
; muxlut.inc                                                                                            ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                ;             ;
; bypassff.inc                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                              ;             ;
; altshift.inc                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                              ;             ;
; db/mux_flc.tdf                                                                                        ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/mux_flc.tdf                                                                                        ;             ;
; lpm_decode.tdf                                                                                        ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                            ;             ;
; declut.inc                                                                                            ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/declut.inc                                                                                                ;             ;
; lpm_compare.inc                                                                                       ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                           ;             ;
; db/decode_vnf.tdf                                                                                     ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/decode_vnf.tdf                                                                                     ;             ;
; lpm_counter.tdf                                                                                       ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                           ;             ;
; lpm_add_sub.inc                                                                                       ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                           ;             ;
; cmpconst.inc                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                              ;             ;
; lpm_counter.inc                                                                                       ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                           ;             ;
; alt_counter_stratix.inc                                                                               ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                   ;             ;
; db/cntr_sai.tdf                                                                                       ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/cntr_sai.tdf                                                                                       ;             ;
; db/cmpr_h9c.tdf                                                                                       ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/cmpr_h9c.tdf                                                                                       ;             ;
; db/cntr_82j.tdf                                                                                       ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/cntr_82j.tdf                                                                                       ;             ;
; db/cntr_29i.tdf                                                                                       ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/cntr_29i.tdf                                                                                       ;             ;
; db/cmpr_d9c.tdf                                                                                       ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/cmpr_d9c.tdf                                                                                       ;             ;
; db/cntr_kri.tdf                                                                                       ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/cntr_kri.tdf                                                                                       ;             ;
; db/cmpr_99c.tdf                                                                                       ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/cmpr_99c.tdf                                                                                       ;             ;
; sld_hub.vhd                                                                                           ; yes             ; Encrypted Megafunction             ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                               ; altera_sld  ;
; db/ip/slda7f67b63/alt_sld_fab.v                                                                       ; yes             ; Encrypted Altera IP File           ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/ip/slda7f67b63/alt_sld_fab.v                                                                       ; alt_sld_fab ;
; db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v                                                ; yes             ; Encrypted Altera IP File           ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab ;
; db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File  ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab ;
; db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; yes             ; Encrypted Altera IP File           ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab ;
; db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; yes             ; Encrypted Altera IP File           ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab ;
; db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; yes             ; Encrypted Altera IP File           ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction             ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                          ;             ;
; db/altsyncram_00n1.tdf                                                                                ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_00n1.tdf                                                                                ;             ;
; db/altsyncram_g0n1.tdf                                                                                ; yes             ; Auto-Generated Megafunction        ; A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_g0n1.tdf                                                                                ;             ;
+-------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                         ; IP Include File                ;
+--------+-----------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE10_Standard_GHRD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE10_Standard_GHRD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE10_Standard_GHRD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE10_Standard_GHRD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE10_Standard_GHRD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                ;
; Altera ; In-System Sources and Probes      ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|hps_reset:hps_reset_inst                                                                                                                                                                                                                                            ; ip/altsource_probe/hps_reset.v ;
; Altera ; altera_pll                        ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|pll:pllinst                                                                                                                                                                                                                                                         ; pll.v                          ;
; Altera ; altera_avalon_pio                 ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_button_pio:button_pio                                                                                                                                                                                                                      ; soc_system.qsys                ;
; Altera ; altera_avalon_pio                 ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_dipsw_pio:dipsw_pio                                                                                                                                                                                                                        ; soc_system.qsys                ;
; Altera ; altera_jtag_avalon_master         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master                                                                                                                                                                                                    ; soc_system.qsys                ;
; Altera ; altera_avalon_st_bytes_to_packets ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                              ; soc_system.qsys                ;
; Altera ; channel_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|soc_system_f2sdram_only_master_b2p_adapter:b2p_adapter                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_jtag_dc_streaming          ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_avalon_st_packets_to_bytes ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                              ; soc_system.qsys                ;
; Altera ; channel_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|soc_system_f2sdram_only_master_p2b_adapter:p2b_adapter                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; timing_adapter                    ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|soc_system_f2sdram_only_master_timing_adt:timing_adt                                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_avalon_packets_to_master   ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                          ; soc_system.qsys                ;
; Altera ; altera_jtag_avalon_master         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master                                                                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_avalon_st_bytes_to_packets ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; channel_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|soc_system_f2sdram_only_master_b2p_adapter:b2p_adapter                                                                                                                                                ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                            ; soc_system.qsys                ;
; Altera ; altera_jtag_dc_streaming          ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                      ; soc_system.qsys                ;
; Altera ; altera_avalon_st_packets_to_bytes ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; channel_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|soc_system_f2sdram_only_master_p2b_adapter:p2b_adapter                                                                                                                                                ; soc_system.qsys                ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller                                                                                                                                                                ; soc_system.qsys                ;
; Altera ; timing_adapter                    ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|soc_system_f2sdram_only_master_timing_adt:timing_adt                                                                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_avalon_packets_to_master   ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_hps                        ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                ; soc_system.qsys                ;
; Altera ; altera_hps_io                     ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_jtag_avalon_master         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master                                                                                                                                                                                                        ; soc_system.qsys                ;
; Altera ; altera_avalon_st_bytes_to_packets ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                  ; soc_system.qsys                ;
; Altera ; channel_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|soc_system_f2sdram_only_master_b2p_adapter:b2p_adapter                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_jtag_dc_streaming          ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_avalon_st_packets_to_bytes ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                  ; soc_system.qsys                ;
; Altera ; channel_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|soc_system_f2sdram_only_master_p2b_adapter:p2b_adapter                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller                                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; timing_adapter                    ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|soc_system_f2sdram_only_master_timing_adt:timing_adt                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_avalon_packets_to_master   ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                              ; soc_system.qsys                ;
; Altera ; interrupt_latency_counter         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|interrupt_latency_counter:ilc                                                                                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_irq_mapper                 ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_irq_mapper:irq_mapper                                                                                                                                                                                                                      ; soc_system.qsys                ;
; Altera ; altera_irq_mapper                 ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_irq_mapper_001:irq_mapper_001                                                                                                                                                                                                              ; soc_system.qsys                ;
; Altera ; altera_irq_mapper                 ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_irq_mapper_002:irq_mapper_002                                                                                                                                                                                                              ; soc_system.qsys                ;
; Altera ; altera_avalon_jtag_uart           ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart                                                                                                                                                                                                                        ; soc_system.qsys                ;
; Altera ; altera_avalon_pio                 ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_led_pio:led_pio                                                                                                                                                                                                                            ; soc_system.qsys                ;
; Altera ; altera_avalon_mm_bridge           ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0                                                                                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_mm_interconnect            ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                        ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                       ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_axi_master_ni       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                              ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo                                                                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo                                                                                                                                                    ; soc_system.qsys                ;
; Altera ; altera_merlin_burst_adapter       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter                                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator                                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_mm_interconnect            ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                        ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                       ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                   ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                   ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                   ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                   ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                   ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                   ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                   ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_008:avalon_st_adapter_008                                                                                                                               ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_008:avalon_st_adapter_008|soc_system_mm_interconnect_1_avalon_st_adapter_008_error_adapter_0:error_adapter_0                                            ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                   ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                   ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent                                                                                                                                                          ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_001:cmd_demux_001                                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_008:cmd_mux_008                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_008:cmd_mux_009                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent                                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo                                                                                                                                                      ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent                                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_merlin_traffic_limiter     ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter                                                                                                                                          ; soc_system.qsys                ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:fpga_only_master_master_translator                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ilc_avalon_slave_agent                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo                                                                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ilc_avalon_slave_translator                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                            ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                        ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_agent                                                                                                                                                        ; soc_system.qsys                ;
; Altera ; altera_merlin_traffic_limiter     ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_bridge_0_m0_translator                                                                                                                                              ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                    ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_merlin_burst_adapter       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                          ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                      ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter                                                                                                                                      ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                          ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_1_s1_agent                                                                                                                                                    ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo                                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_1_s1_translator                                                                                                                                          ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                          ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_003                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_004                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_005                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_006                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_007                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_008                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_009                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_010:router_010                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_011:router_011                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_012                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_004                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_005                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_006                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_007                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_008:rsp_demux_008                                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_008:rsp_demux_009                                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_010                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                            ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                          ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                                                              ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                    ; soc_system.qsys                ;
; Altera ; altera_mm_interconnect            ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                        ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_001                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_axi_slave_ni        ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                              ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent                                                                                                                                                ; soc_system.qsys                ;
; Altera ; altera_merlin_traffic_limiter     ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:hps_only_master_master_translator                                                                                                                                      ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_002                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_001                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_mm_interconnect            ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3                                                                                                                                                                                                        ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter                                                                                                                                       ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_demux:cmd_demux                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_mux:cmd_mux                                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:f2sdram_only_master_master_agent                                                                                                                                            ; soc_system.qsys                ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_translator:f2sdram_only_master_master_translator                                                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter                                                                                                                                    ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter                                                                                                                                    ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator                                                                                                                                        ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router:router                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router_001:router_001                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_demux:rsp_demux                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_rsp_mux:rsp_mux                                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_avalon_onchip_memory2      ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                          ; soc_system.qsys                ;
; Altera ; altera_avalon_onchip_memory2      ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1                                                                                                                                                                                                          ; soc_system.qsys                ;
; Altera ; altera_avalon_pio                 ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_pio_0:pio_0                                                                                                                                                                                                                                ; soc_system.qsys                ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                ; soc_system.qsys                ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                            ; soc_system.qsys                ;
; Altera ; altera_avalon_spi                 ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_spi_0:spi_0                                                                                                                                                                                                                                ; soc_system.qsys                ;
; Altera ; altera_avalon_sysid_qsys          ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_sysid_qsys:sysid_qsys                                                                                                                                                                                                                      ; soc_system.qsys                ;
; Altera ; altera_avalon_uart                ; 18.1    ; N/A          ; N/A          ; |DE10_Standard_GHRD|soc_system:u0|soc_system_uart_0:uart_0                                                                                                                                                                                                                              ; soc_system.qsys                ;
+--------+-----------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------+
; Partition Status Summary                                                          ;
+----------------------------------------+-------------+----------------------------+
; Partition Name                         ; Synthesized ; Reason                     ;
+----------------------------------------+-------------+----------------------------+
; Top                                    ; no          ; No relevant changes        ;
; f_measure:f_measure_inst               ; no          ; No relevant changes        ;
; debounce_1:debounce_inst1              ; no          ; No relevant changes        ;
; debounce_1:debounce_inst2              ; no          ; No relevant changes        ;
; debounce_1:debounce_inst3              ; no          ; No relevant changes        ;
; debounce_1:debounce_inst4              ; no          ; No relevant changes        ;
; measure:measure_i1                     ; no          ; No relevant changes        ;
; measure:measure_i2                     ; no          ; No relevant changes        ;
; measure:measure_i3                     ; no          ; No relevant changes        ;
; measure:measure_i4                     ; no          ; No relevant changes        ;
; measure:measure_i5                     ; no          ; No relevant changes        ;
; pll:pllinst                            ; no          ; No relevant changes        ;
; soc_system:u0                          ; yes         ; netlist type = Source File ;
; debounce:debounce_inst                 ; no          ; No relevant changes        ;
; hps_reset:hps_reset_inst               ; no          ; No relevant changes        ;
; sld_hub:auto_hub                       ; no          ; No relevant changes        ;
; altera_edge_detector:pulse_cold_reset  ; no          ; No relevant changes        ;
; altera_edge_detector:pulse_warm_reset  ; no          ; No relevant changes        ;
; altera_edge_detector:pulse_debug_reset ; no          ; No relevant changes        ;
; sld_signaltap:auto_signaltap_0         ; no          ; No relevant changes        ;
+----------------------------------------+-------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                   ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                ; Entity Name        ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+--------------------+--------------+
; |DE10_Standard_GHRD                    ; 163 (163)           ; 211 (211)                 ; 4860              ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD                                                                ; DE10_Standard_GHRD ; work         ;
;    |altsyncram:RAM0_buf_wdata_rtl_0|   ; 0 (0)               ; 0 (0)                     ; 4860              ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|altsyncram:RAM0_buf_wdata_rtl_0                                ; altsyncram         ; work         ;
;       |altsyncram_g9j1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4860              ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|altsyncram:RAM0_buf_wdata_rtl_0|altsyncram_g9j1:auto_generated ; altsyncram_g9j1    ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; RAM0_wdata[12..15]                     ; Stuck at GND due to stuck port data_in ;
; RAM0_buf_wdata.data_a[12..15]          ; Stuck at GND due to stuck port data_in ;
; RAM1_wdata[26..31]                     ; Stuck at GND due to stuck port data_in ;
; RAM1_add[2,3]                          ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 16 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                  ;
+----------------+---------------------------+---------------------------------------------------------------------------------+
; Register name  ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+----------------+---------------------------+---------------------------------------------------------------------------------+
; RAM0_wdata[15] ; Stuck at GND              ; RAM1_wdata[26], RAM1_wdata[27], RAM1_wdata[28], RAM1_wdata[29], RAM1_wdata[30], ;
;                ; due to stuck port data_in ; RAM1_wdata[31], RAM1_add[2], RAM1_add[3]                                        ;
+----------------+---------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE10_Standard_GHRD|RAM0_buf_add[7] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|RAM0_add        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for altsyncram:RAM0_buf_wdata_rtl_0|altsyncram_g9j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:RAM0_buf_wdata_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped              ;
; WIDTH_A                            ; 12                   ; Untyped              ;
; WIDTHAD_A                          ; 9                    ; Untyped              ;
; NUMWORDS_A                         ; 405                  ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 12                   ; Untyped              ;
; WIDTHAD_B                          ; 9                    ; Untyped              ;
; NUMWORDS_B                         ; 405                  ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_g9j1      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Partition Dependent Files                                                             ;
+----------------------+-------------------+---------+----------------------------------+
; File                 ; Location          ; Library ; Checksum                         ;
+----------------------+-------------------+---------+----------------------------------+
; de10_standard_ghrd.v ; Project Directory ; work    ; f77f4bb6af8269d707047e544460f46c ;
+----------------------+-------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+--------------------------------------------+--------+
; Type                                       ; Count  ;
+--------------------------------------------+--------+
; arriav_ff                                  ; 211    ;
;     CLR                                    ; 1      ;
;     CLR SCLR                               ; 26     ;
;     ENA                                    ; 60     ;
;     ENA SCLR                               ; 18     ;
;     SCLR                                   ; 28     ;
;     plain                                  ; 78     ;
; arriav_io_obuf                             ; 57     ;
; arriav_lcell_comb                          ; 163    ;
;     arith                                  ; 72     ;
;         1 data inputs                      ; 72     ;
;     normal                                 ; 91     ;
;         0 data inputs                      ; 2      ;
;         1 data inputs                      ; 3      ;
;         2 data inputs                      ; 3      ;
;         3 data inputs                      ; 7      ;
;         4 data inputs                      ; 16     ;
;         5 data inputs                      ; 17     ;
;         6 data inputs                      ; 43     ;
; blackbox                                   ; 8      ;
;     altera_edge_detector:pulse_cold_reset  ; 1      ;
;     altera_edge_detector:pulse_debug_reset ; 1      ;
;     altera_edge_detector:pulse_warm_reset  ; 1      ;
;     debounce:debounce_inst                 ; 1      ;
;     f_measure:f_measure_inst               ; 1      ;
;     hps_reset:hps_reset_inst               ; 1      ;
;     pll:pllinst                            ; 1      ;
;     soc_system:u0                          ; 1      ;
; boundary_port                              ; 463    ;
; stratixv_ram_block                         ; 12     ;
;                                            ;        ;
; Max LUT depth                              ; 4.00   ;
; Average LUT depth                          ; 1.25   ;
+--------------------------------------------+--------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_edge_detector:pulse_cold_reset ;
+-----------------------+-------+----------------------------------------------------+
; Parameter Name        ; Value ; Type                                               ;
+-----------------------+-------+----------------------------------------------------+
; PULSE_EXT             ; 6     ; Signed Integer                                     ;
; EDGE_TYPE             ; 1     ; Signed Integer                                     ;
; IGNORE_RST_WHILE_BUSY ; 1     ; Signed Integer                                     ;
+-----------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                              ;
+---------------------------------------+-------------------+---------+----------------------------------+
; File                                  ; Location          ; Library ; Checksum                         ;
+---------------------------------------+-------------------+---------+----------------------------------+
; ip/edge_detect/altera_edge_detector.v ; Project Directory ; work    ; 532dce3abdb597361c3415344df04651 ;
+---------------------------------------+-------------------+---------+----------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_edge_detector:pulse_debug_reset ;
+-----------------------+-------+-----------------------------------------------------+
; Parameter Name        ; Value ; Type                                                ;
+-----------------------+-------+-----------------------------------------------------+
; PULSE_EXT             ; 32    ; Signed Integer                                      ;
; EDGE_TYPE             ; 1     ; Signed Integer                                      ;
; IGNORE_RST_WHILE_BUSY ; 1     ; Signed Integer                                      ;
+-----------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                              ;
+---------------------------------------+-------------------+---------+----------------------------------+
; File                                  ; Location          ; Library ; Checksum                         ;
+---------------------------------------+-------------------+---------+----------------------------------+
; ip/edge_detect/altera_edge_detector.v ; Project Directory ; work    ; 532dce3abdb597361c3415344df04651 ;
+---------------------------------------+-------------------+---------+----------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_edge_detector:pulse_warm_reset ;
+-----------------------+-------+----------------------------------------------------+
; Parameter Name        ; Value ; Type                                               ;
+-----------------------+-------+----------------------------------------------------+
; PULSE_EXT             ; 2     ; Signed Integer                                     ;
; EDGE_TYPE             ; 1     ; Signed Integer                                     ;
; IGNORE_RST_WHILE_BUSY ; 1     ; Signed Integer                                     ;
+-----------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                              ;
+---------------------------------------+-------------------+---------+----------------------------------+
; File                                  ; Location          ; Library ; Checksum                         ;
+---------------------------------------+-------------------+---------+----------------------------------+
; ip/edge_detect/altera_edge_detector.v ; Project Directory ; work    ; 532dce3abdb597361c3415344df04651 ;
+---------------------------------------+-------------------+---------+----------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                             ;
; POLARITY       ; LOW   ; String                                     ;
; TIMEOUT        ; 50000 ; Signed Integer                             ;
; TIMEOUT_WIDTH  ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Partition Dependent Files                                                               ;
+------------------------+-------------------+---------+----------------------------------+
; File                   ; Location          ; Library ; Checksum                         ;
+------------------------+-------------------+---------+----------------------------------+
; ip/debounce/debounce.v ; Project Directory ; work    ; 5333d1fffdc8b4c684f0f106b2bddc12 ;
+------------------------+-------------------+---------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "debounce_1:debounce_inst1" Resource Utilization by Entity                                                                                                                                                                                    ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                    ; Entity Name        ; Library Name ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+--------------------+--------------+
; |DE10_Standard_GHRD               ; 37 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD                                                    ; DE10_Standard_GHRD ; work         ;
;    |f_measure:f_measure_inst|     ; 37 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst                           ; f_measure          ; work         ;
;       |debounce_1:debounce_inst1| ; 37 (37)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|debounce_1:debounce_inst1 ; debounce_1         ; work         ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_measure:f_measure_inst|debounce_1:debounce_inst1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; POLARITY       ; HIGH  ; String                                                                 ;
; TIMEOUT_WIDTH  ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Partition Dependent Files                                                        ;
+-----------------+-------------------+---------+----------------------------------+
; File            ; Location          ; Library ; Checksum                         ;
+-----------------+-------------------+---------+----------------------------------+
; ../debounce_1.v ; Project Directory ; work    ; 57fc8119ce81cdf8e7e78ca77d5a948d ;
+-----------------+-------------------+---------+----------------------------------+


+---------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition debounce_1:debounce_inst1 ;
+-----------------------+---------------------------------------------------+
; Type                  ; Count                                             ;
+-----------------------+---------------------------------------------------+
; arriav_ff             ; 16                                                ;
;     ENA CLR           ; 16                                                ;
; arriav_lcell_comb     ; 37                                                ;
;     arith             ; 15                                                ;
;         1 data inputs ; 14                                                ;
;         2 data inputs ; 1                                                 ;
;     normal            ; 22                                                ;
;         1 data inputs ; 1                                                 ;
;         2 data inputs ; 1                                                 ;
;         4 data inputs ; 12                                                ;
;         5 data inputs ; 5                                                 ;
;         6 data inputs ; 3                                                 ;
; boundary_port         ; 20                                                ;
;                       ;                                                   ;
; Max LUT depth         ; 3.00                                              ;
; Average LUT depth     ; 2.52                                              ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "debounce_1:debounce_inst2" Resource Utilization by Entity                                                                                                                                                                                    ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                    ; Entity Name        ; Library Name ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+--------------------+--------------+
; |DE10_Standard_GHRD               ; 37 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD                                                    ; DE10_Standard_GHRD ; work         ;
;    |f_measure:f_measure_inst|     ; 37 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst                           ; f_measure          ; work         ;
;       |debounce_1:debounce_inst2| ; 37 (37)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|debounce_1:debounce_inst2 ; debounce_1         ; work         ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_measure:f_measure_inst|debounce_1:debounce_inst2 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; POLARITY       ; HIGH  ; String                                                                 ;
; TIMEOUT_WIDTH  ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Partition Dependent Files                                                        ;
+-----------------+-------------------+---------+----------------------------------+
; File            ; Location          ; Library ; Checksum                         ;
+-----------------+-------------------+---------+----------------------------------+
; ../debounce_1.v ; Project Directory ; work    ; 57fc8119ce81cdf8e7e78ca77d5a948d ;
+-----------------+-------------------+---------+----------------------------------+


+---------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition debounce_1:debounce_inst2 ;
+-----------------------+---------------------------------------------------+
; Type                  ; Count                                             ;
+-----------------------+---------------------------------------------------+
; arriav_ff             ; 16                                                ;
;     ENA CLR           ; 16                                                ;
; arriav_lcell_comb     ; 37                                                ;
;     arith             ; 15                                                ;
;         1 data inputs ; 14                                                ;
;         2 data inputs ; 1                                                 ;
;     normal            ; 22                                                ;
;         1 data inputs ; 1                                                 ;
;         2 data inputs ; 1                                                 ;
;         4 data inputs ; 12                                                ;
;         5 data inputs ; 5                                                 ;
;         6 data inputs ; 3                                                 ;
; boundary_port         ; 20                                                ;
;                       ;                                                   ;
; Max LUT depth         ; 3.00                                              ;
; Average LUT depth     ; 2.52                                              ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "debounce_1:debounce_inst3" Resource Utilization by Entity                                                                                                                                                                                    ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                    ; Entity Name        ; Library Name ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+--------------------+--------------+
; |DE10_Standard_GHRD               ; 37 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD                                                    ; DE10_Standard_GHRD ; work         ;
;    |f_measure:f_measure_inst|     ; 37 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst                           ; f_measure          ; work         ;
;       |debounce_1:debounce_inst3| ; 37 (37)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|debounce_1:debounce_inst3 ; debounce_1         ; work         ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_measure:f_measure_inst|debounce_1:debounce_inst3 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; POLARITY       ; HIGH  ; String                                                                 ;
; TIMEOUT_WIDTH  ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Partition Dependent Files                                                        ;
+-----------------+-------------------+---------+----------------------------------+
; File            ; Location          ; Library ; Checksum                         ;
+-----------------+-------------------+---------+----------------------------------+
; ../debounce_1.v ; Project Directory ; work    ; 57fc8119ce81cdf8e7e78ca77d5a948d ;
+-----------------+-------------------+---------+----------------------------------+


+---------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition debounce_1:debounce_inst3 ;
+-----------------------+---------------------------------------------------+
; Type                  ; Count                                             ;
+-----------------------+---------------------------------------------------+
; arriav_ff             ; 16                                                ;
;     ENA CLR           ; 16                                                ;
; arriav_lcell_comb     ; 37                                                ;
;     arith             ; 15                                                ;
;         1 data inputs ; 14                                                ;
;         2 data inputs ; 1                                                 ;
;     normal            ; 22                                                ;
;         1 data inputs ; 1                                                 ;
;         2 data inputs ; 1                                                 ;
;         4 data inputs ; 12                                                ;
;         5 data inputs ; 5                                                 ;
;         6 data inputs ; 3                                                 ;
; boundary_port         ; 20                                                ;
;                       ;                                                   ;
; Max LUT depth         ; 3.00                                              ;
; Average LUT depth     ; 2.52                                              ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "debounce_1:debounce_inst4" Resource Utilization by Entity                                                                                                                                                                                    ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                    ; Entity Name        ; Library Name ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+--------------------+--------------+
; |DE10_Standard_GHRD               ; 37 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD                                                    ; DE10_Standard_GHRD ; work         ;
;    |f_measure:f_measure_inst|     ; 37 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst                           ; f_measure          ; work         ;
;       |debounce_1:debounce_inst4| ; 37 (37)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|debounce_1:debounce_inst4 ; debounce_1         ; work         ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_measure:f_measure_inst|debounce_1:debounce_inst4 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; POLARITY       ; HIGH  ; String                                                                 ;
; TIMEOUT_WIDTH  ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Partition Dependent Files                                                        ;
+-----------------+-------------------+---------+----------------------------------+
; File            ; Location          ; Library ; Checksum                         ;
+-----------------+-------------------+---------+----------------------------------+
; ../debounce_1.v ; Project Directory ; work    ; 57fc8119ce81cdf8e7e78ca77d5a948d ;
+-----------------+-------------------+---------+----------------------------------+


+---------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition debounce_1:debounce_inst4 ;
+-----------------------+---------------------------------------------------+
; Type                  ; Count                                             ;
+-----------------------+---------------------------------------------------+
; arriav_ff             ; 16                                                ;
;     ENA CLR           ; 16                                                ;
; arriav_lcell_comb     ; 37                                                ;
;     arith             ; 15                                                ;
;         1 data inputs ; 14                                                ;
;         2 data inputs ; 1                                                 ;
;     normal            ; 22                                                ;
;         1 data inputs ; 1                                                 ;
;         2 data inputs ; 1                                                 ;
;         4 data inputs ; 12                                                ;
;         5 data inputs ; 5                                                 ;
;         6 data inputs ; 3                                                 ;
; boundary_port         ; 20                                                ;
;                       ;                                                   ;
; Max LUT depth         ; 3.00                                              ;
; Average LUT depth     ; 2.52                                              ;
+-----------------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "f_measure:f_measure_inst" Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                          ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |DE10_Standard_GHRD                       ; 10776 (0)           ; 300 (0)                   ; 0                 ; 5          ; 0    ; 0            ; |DE10_Standard_GHRD                                                                                                                          ; DE10_Standard_GHRD  ; work         ;
;    |f_measure:f_measure_inst|             ; 10776 (381)         ; 300 (300)                 ; 0                 ; 5          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst                                                                                                 ; f_measure           ; work         ;
;       |lpm_divide:Div0|                   ; 2079 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_bdm:auto_generated|  ; 2079 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div0|lpm_divide_bdm:auto_generated                                                   ; lpm_divide_bdm      ; work         ;
;             |sign_div_unsign_hnh:divider| ; 2079 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div0|lpm_divide_bdm:auto_generated|sign_div_unsign_hnh:divider                       ; sign_div_unsign_hnh ; work         ;
;                |alt_u_div_83f:divider|    ; 2079 (2079)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div0|lpm_divide_bdm:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_83f:divider ; alt_u_div_83f       ; work         ;
;       |lpm_divide:Div1|                   ; 2079 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_bdm:auto_generated|  ; 2079 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div1|lpm_divide_bdm:auto_generated                                                   ; lpm_divide_bdm      ; work         ;
;             |sign_div_unsign_hnh:divider| ; 2079 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div1|lpm_divide_bdm:auto_generated|sign_div_unsign_hnh:divider                       ; sign_div_unsign_hnh ; work         ;
;                |alt_u_div_83f:divider|    ; 2079 (2079)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div1|lpm_divide_bdm:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_83f:divider ; alt_u_div_83f       ; work         ;
;       |lpm_divide:Div2|                   ; 2079 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_bdm:auto_generated|  ; 2079 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div2|lpm_divide_bdm:auto_generated                                                   ; lpm_divide_bdm      ; work         ;
;             |sign_div_unsign_hnh:divider| ; 2079 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div2|lpm_divide_bdm:auto_generated|sign_div_unsign_hnh:divider                       ; sign_div_unsign_hnh ; work         ;
;                |alt_u_div_83f:divider|    ; 2079 (2079)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div2|lpm_divide_bdm:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_83f:divider ; alt_u_div_83f       ; work         ;
;       |lpm_divide:Div3|                   ; 2079 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_bdm:auto_generated|  ; 2079 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div3|lpm_divide_bdm:auto_generated                                                   ; lpm_divide_bdm      ; work         ;
;             |sign_div_unsign_hnh:divider| ; 2079 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div3|lpm_divide_bdm:auto_generated|sign_div_unsign_hnh:divider                       ; sign_div_unsign_hnh ; work         ;
;                |alt_u_div_83f:divider|    ; 2079 (2079)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div3|lpm_divide_bdm:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_83f:divider ; alt_u_div_83f       ; work         ;
;       |lpm_divide:Div4|                   ; 2079 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div4                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_bdm:auto_generated|  ; 2079 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div4|lpm_divide_bdm:auto_generated                                                   ; lpm_divide_bdm      ; work         ;
;             |sign_div_unsign_hnh:divider| ; 2079 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div4|lpm_divide_bdm:auto_generated|sign_div_unsign_hnh:divider                       ; sign_div_unsign_hnh ; work         ;
;                |alt_u_div_83f:divider|    ; 2079 (2079)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|lpm_divide:Div4|lpm_divide_bdm:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_83f:divider ; alt_u_div_83f       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 5:1                ; 25 bits   ; 75 LEs        ; 50 LEs               ; 25 LEs                 ; Yes        ; |DE10_Standard_GHRD|f_measure:f_measure_inst|freq[21]~reg0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: f_measure:f_measure_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 46             ; Untyped                                         ;
; LPM_WIDTHD             ; 26             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_bdm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: f_measure:f_measure_inst|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 46             ; Untyped                                         ;
; LPM_WIDTHD             ; 26             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_bdm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: f_measure:f_measure_inst|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 46             ; Untyped                                         ;
; LPM_WIDTHD             ; 26             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_bdm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: f_measure:f_measure_inst|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 46             ; Untyped                                         ;
; LPM_WIDTHD             ; 26             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_bdm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: f_measure:f_measure_inst|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 46             ; Untyped                                         ;
; LPM_WIDTHD             ; 26             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_bdm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Partition Dependent Files                                                       ;
+----------------+-------------------+---------+----------------------------------+
; File           ; Location          ; Library ; Checksum                         ;
+----------------+-------------------+---------+----------------------------------+
; ../f_measure.v ; Project Directory ; work    ; 307047a9b9404f77b3d1bedfc32cd6ee ;
+----------------+-------------------+---------+----------------------------------+


+--------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition f_measure:f_measure_inst ;
+----------------------------------+---------------------------------------+
; Type                             ; Count                                 ;
+----------------------------------+---------------------------------------+
; arriav_ff                        ; 300                                   ;
;     CLR                          ; 2                                     ;
;     CLR SCLR                     ; 25                                    ;
;     ENA                          ; 2                                     ;
;     SCLR                         ; 14                                    ;
;     SLD                          ; 25                                    ;
;     plain                        ; 232                                   ;
; arriav_lcell_comb                ; 10776                                 ;
;     arith                        ; 4946                                  ;
;         0 data inputs            ; 430                                   ;
;         1 data inputs            ; 91                                    ;
;         2 data inputs            ; 215                                   ;
;         4 data inputs            ; 1500                                  ;
;         5 data inputs            ; 2710                                  ;
;     normal                       ; 5785                                  ;
;         0 data inputs            ; 2                                     ;
;         1 data inputs            ; 176                                   ;
;         2 data inputs            ; 2452                                  ;
;         3 data inputs            ; 444                                   ;
;         4 data inputs            ; 2528                                  ;
;         5 data inputs            ; 95                                    ;
;         6 data inputs            ; 88                                    ;
;     shared                       ; 45                                    ;
;         0 data inputs            ; 15                                    ;
;         2 data inputs            ; 15                                    ;
;         4 data inputs            ; 15                                    ;
; arriav_mac                       ; 5                                     ;
; blackbox                         ; 9                                     ;
;         ebounce_1:debounce_inst1 ; 1                                     ;
;         ebounce_1:debounce_inst2 ; 1                                     ;
;         ebounce_1:debounce_inst3 ; 1                                     ;
;         ebounce_1:debounce_inst4 ; 1                                     ;
;         easure:measure_i1        ; 1                                     ;
;         easure:measure_i2        ; 1                                     ;
;         easure:measure_i3        ; 1                                     ;
;         easure:measure_i4        ; 1                                     ;
;         easure:measure_i5        ; 1                                     ;
; boundary_port                    ; 261                                   ;
;                                  ;                                       ;
; Max LUT depth                    ; 138.50                                ;
; Average LUT depth                ; 125.84                                ;
+----------------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value                  ; From ; To                                                                                                                              ;
+---------------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF                    ; -    ; -                                                                                                                               ;
; POWER_UP_LEVEL                  ; LOW                    ; -    ; -                                                                                                                               ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                    ; -    ; -                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[0]                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[2]                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[1]                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[0]                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[1]                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[2]                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[0]                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[1]                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[2]                                                                                                            ;
+---------------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+---------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                ;
+-------------------------+-----------------+---------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                              ;
; lpm_hint                ; UNUSED          ; String                                                              ;
; sld_auto_instance_index ; YES             ; String                                                              ;
; sld_instance_index      ; 0               ; Signed Integer                                                      ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                      ;
; sld_ir_width            ; 4               ; Signed Integer                                                      ;
; instance_id             ; RST             ; String                                                              ;
; probe_width             ; 0               ; Signed Integer                                                      ;
; source_width            ; 3               ; Signed Integer                                                      ;
; source_initial_value    ;  0              ; String                                                              ;
; enable_metastability    ; YES             ; String                                                              ;
+-------------------------+-----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                      ;
+-----------------------------------------------------------+-----------------------+---------+----------------------------------+
; File                                                      ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------------------+-----------------------+---------+----------------------------------+
; ip/altsource_probe/hps_reset.v                            ; Project Directory     ; work    ; d83df1ea58a8cc82eeb79bf13ce39890 ;
; libraries/megafunctions/altsource_probe.v                 ; Quartus Prime Install ; work    ; 859bad2c48edeeb6b2440eb6a7861700 ;
; libraries/megafunctions/altsource_probe_body.vhd          ; Quartus Prime Install ; work    ; 3e16a83c4eaa7bb7d04965b85160815c ;
; libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ; Quartus Prime Install ; work    ; c9470442b497e59f424c132aaa5f1c62 ;
; libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ; Quartus Prime Install ; work    ; 5c888fd693c6d8dd940c5fb354eeafd0 ;
; libraries/megafunctions/sld_rom_sr.vhd                    ; Quartus Prime Install ; work    ; 1e4ae87ce53228110f53ff06bf3d4798 ;
+-----------------------------------------------------------+-----------------------+---------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "measure:measure_i1" Resource Utilization by Entity                                                                                                                                                                                ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                             ; Entity Name        ; Library Name ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------------+--------------+
; |DE10_Standard_GHRD           ; 150 (0)             ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD                                             ; DE10_Standard_GHRD ; work         ;
;    |f_measure:f_measure_inst| ; 150 (0)             ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst                    ; f_measure          ; work         ;
;       |measure:measure_i1|    ; 150 (150)           ; 105 (105)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|measure:measure_i1 ; measure            ; work         ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------+
; Partition Dependent Files                                                     ;
+--------------+-------------------+---------+----------------------------------+
; File         ; Location          ; Library ; Checksum                         ;
+--------------+-------------------+---------+----------------------------------+
; ../measure.v ; Project Directory ; work    ; 746f2cd8a2abafd1d830ec52aa30d657 ;
+--------------+-------------------+---------+----------------------------------+


+--------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition measure:measure_i1 ;
+-----------------------+--------------------------------------------+
; Type                  ; Count                                      ;
+-----------------------+--------------------------------------------+
; arriav_ff             ; 105                                        ;
;     CLR               ; 1                                          ;
;     CLR SCLR          ; 52                                         ;
;     ENA CLR           ; 52                                         ;
; arriav_lcell_comb     ; 150                                        ;
;     arith             ; 52                                         ;
;         1 data inputs ; 52                                         ;
;     normal            ; 98                                         ;
;         2 data inputs ; 6                                          ;
;         3 data inputs ; 15                                         ;
;         4 data inputs ; 15                                         ;
;         5 data inputs ; 21                                         ;
;         6 data inputs ; 41                                         ;
; boundary_port         ; 57                                         ;
;                       ;                                            ;
; Max LUT depth         ; 4.00                                       ;
; Average LUT depth     ; 2.68                                       ;
+-----------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "measure:measure_i2" Resource Utilization by Entity                                                                                                                                                                                ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                             ; Entity Name        ; Library Name ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------------+--------------+
; |DE10_Standard_GHRD           ; 150 (0)             ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD                                             ; DE10_Standard_GHRD ; work         ;
;    |f_measure:f_measure_inst| ; 150 (0)             ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst                    ; f_measure          ; work         ;
;       |measure:measure_i2|    ; 150 (150)           ; 105 (105)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|measure:measure_i2 ; measure            ; work         ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------+
; Partition Dependent Files                                                     ;
+--------------+-------------------+---------+----------------------------------+
; File         ; Location          ; Library ; Checksum                         ;
+--------------+-------------------+---------+----------------------------------+
; ../measure.v ; Project Directory ; work    ; 746f2cd8a2abafd1d830ec52aa30d657 ;
+--------------+-------------------+---------+----------------------------------+


+--------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition measure:measure_i2 ;
+-----------------------+--------------------------------------------+
; Type                  ; Count                                      ;
+-----------------------+--------------------------------------------+
; arriav_ff             ; 105                                        ;
;     CLR               ; 1                                          ;
;     CLR SCLR          ; 52                                         ;
;     ENA CLR           ; 52                                         ;
; arriav_lcell_comb     ; 150                                        ;
;     arith             ; 52                                         ;
;         1 data inputs ; 52                                         ;
;     normal            ; 98                                         ;
;         2 data inputs ; 6                                          ;
;         3 data inputs ; 15                                         ;
;         4 data inputs ; 15                                         ;
;         5 data inputs ; 21                                         ;
;         6 data inputs ; 41                                         ;
; boundary_port         ; 57                                         ;
;                       ;                                            ;
; Max LUT depth         ; 4.00                                       ;
; Average LUT depth     ; 2.68                                       ;
+-----------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "measure:measure_i3" Resource Utilization by Entity                                                                                                                                                                                ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                             ; Entity Name        ; Library Name ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------------+--------------+
; |DE10_Standard_GHRD           ; 150 (0)             ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD                                             ; DE10_Standard_GHRD ; work         ;
;    |f_measure:f_measure_inst| ; 150 (0)             ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst                    ; f_measure          ; work         ;
;       |measure:measure_i3|    ; 150 (150)           ; 105 (105)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|measure:measure_i3 ; measure            ; work         ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------+
; Partition Dependent Files                                                     ;
+--------------+-------------------+---------+----------------------------------+
; File         ; Location          ; Library ; Checksum                         ;
+--------------+-------------------+---------+----------------------------------+
; ../measure.v ; Project Directory ; work    ; 746f2cd8a2abafd1d830ec52aa30d657 ;
+--------------+-------------------+---------+----------------------------------+


+--------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition measure:measure_i3 ;
+-----------------------+--------------------------------------------+
; Type                  ; Count                                      ;
+-----------------------+--------------------------------------------+
; arriav_ff             ; 105                                        ;
;     CLR               ; 1                                          ;
;     CLR SCLR          ; 52                                         ;
;     ENA CLR           ; 52                                         ;
; arriav_lcell_comb     ; 150                                        ;
;     arith             ; 52                                         ;
;         1 data inputs ; 52                                         ;
;     normal            ; 98                                         ;
;         2 data inputs ; 6                                          ;
;         3 data inputs ; 15                                         ;
;         4 data inputs ; 15                                         ;
;         5 data inputs ; 21                                         ;
;         6 data inputs ; 41                                         ;
; boundary_port         ; 57                                         ;
;                       ;                                            ;
; Max LUT depth         ; 4.00                                       ;
; Average LUT depth     ; 2.68                                       ;
+-----------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "measure:measure_i4" Resource Utilization by Entity                                                                                                                                                                                ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                             ; Entity Name        ; Library Name ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------------+--------------+
; |DE10_Standard_GHRD           ; 150 (0)             ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD                                             ; DE10_Standard_GHRD ; work         ;
;    |f_measure:f_measure_inst| ; 150 (0)             ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst                    ; f_measure          ; work         ;
;       |measure:measure_i4|    ; 150 (150)           ; 105 (105)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|measure:measure_i4 ; measure            ; work         ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------+
; Partition Dependent Files                                                     ;
+--------------+-------------------+---------+----------------------------------+
; File         ; Location          ; Library ; Checksum                         ;
+--------------+-------------------+---------+----------------------------------+
; ../measure.v ; Project Directory ; work    ; 746f2cd8a2abafd1d830ec52aa30d657 ;
+--------------+-------------------+---------+----------------------------------+


+--------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition measure:measure_i4 ;
+-----------------------+--------------------------------------------+
; Type                  ; Count                                      ;
+-----------------------+--------------------------------------------+
; arriav_ff             ; 105                                        ;
;     CLR               ; 1                                          ;
;     CLR SCLR          ; 52                                         ;
;     ENA CLR           ; 52                                         ;
; arriav_lcell_comb     ; 150                                        ;
;     arith             ; 52                                         ;
;         1 data inputs ; 52                                         ;
;     normal            ; 98                                         ;
;         2 data inputs ; 6                                          ;
;         3 data inputs ; 15                                         ;
;         4 data inputs ; 15                                         ;
;         5 data inputs ; 21                                         ;
;         6 data inputs ; 41                                         ;
; boundary_port         ; 57                                         ;
;                       ;                                            ;
; Max LUT depth         ; 4.00                                       ;
; Average LUT depth     ; 2.68                                       ;
+-----------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "measure:measure_i5" Resource Utilization by Entity                                                                                                                                                                                ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                             ; Entity Name        ; Library Name ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------------+--------------+
; |DE10_Standard_GHRD           ; 150 (0)             ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD                                             ; DE10_Standard_GHRD ; work         ;
;    |f_measure:f_measure_inst| ; 150 (0)             ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst                    ; f_measure          ; work         ;
;       |measure:measure_i5|    ; 150 (150)           ; 105 (105)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|f_measure:f_measure_inst|measure:measure_i5 ; measure            ; work         ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------+
; Partition Dependent Files                                                     ;
+--------------+-------------------+---------+----------------------------------+
; File         ; Location          ; Library ; Checksum                         ;
+--------------+-------------------+---------+----------------------------------+
; ../measure.v ; Project Directory ; work    ; 746f2cd8a2abafd1d830ec52aa30d657 ;
+--------------+-------------------+---------+----------------------------------+


+--------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition measure:measure_i5 ;
+-----------------------+--------------------------------------------+
; Type                  ; Count                                      ;
+-----------------------+--------------------------------------------+
; arriav_ff             ; 105                                        ;
;     CLR               ; 1                                          ;
;     CLR SCLR          ; 52                                         ;
;     ENA CLR           ; 52                                         ;
; arriav_lcell_comb     ; 150                                        ;
;     arith             ; 52                                         ;
;         1 data inputs ; 52                                         ;
;     normal            ; 98                                         ;
;         2 data inputs ; 6                                          ;
;         3 data inputs ; 15                                         ;
;         4 data inputs ; 15                                         ;
;         5 data inputs ; 21                                         ;
;         6 data inputs ; 41                                         ;
; boundary_port         ; 57                                         ;
;                       ;                                            ;
; Max LUT depth         ; 4.00                                       ;
; Average LUT depth     ; 2.68                                       ;
+-----------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "pll:pllinst" Resource Utilization by Entity                                                                                                                                                                                                      ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                       ; Entity Name        ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------+--------------------+--------------+
; |DE10_Standard_GHRD                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD                                                       ; DE10_Standard_GHRD ; work         ;
;    |pll:pllinst|                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|pll:pllinst                                           ; pll                ; pll          ;
;       |pll_0002:pll_inst|          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|pll:pllinst|pll_0002:pll_inst                         ; pll_0002           ; pll          ;
;          |altera_pll:altera_pll_i| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|pll:pllinst|pll_0002:pll_inst|altera_pll:altera_pll_i ; altera_pll         ; work         ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pllinst|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------+
; Parameter Name                       ; Value                  ; Type                               ;
+--------------------------------------+------------------------+------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                             ;
; fractional_vco_multiplier            ; false                  ; String                             ;
; pll_type                             ; General                ; String                             ;
; pll_subtype                          ; General                ; String                             ;
; number_of_clocks                     ; 3                      ; Signed Integer                     ;
; operation_mode                       ; direct                 ; String                             ;
; deserialization_factor               ; 4                      ; Signed Integer                     ;
; data_rate                            ; 0                      ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                     ;
; output_clock_frequency0              ; 10.000000 MHz          ; String                             ;
; phase_shift0                         ; 0 ps                   ; String                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency1              ; 200.000000 MHz         ; String                             ;
; phase_shift1                         ; 0 ps                   ; String                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency2              ; 64.000000 MHz          ; String                             ;
; phase_shift2                         ; 0 ps                   ; String                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                             ;
; phase_shift3                         ; 0 ps                   ; String                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                             ;
; phase_shift4                         ; 0 ps                   ; String                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                             ;
; phase_shift5                         ; 0 ps                   ; String                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                             ;
; phase_shift6                         ; 0 ps                   ; String                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                             ;
; phase_shift7                         ; 0 ps                   ; String                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                             ;
; phase_shift8                         ; 0 ps                   ; String                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                             ;
; phase_shift9                         ; 0 ps                   ; String                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                             ;
; phase_shift10                        ; 0 ps                   ; String                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                             ;
; phase_shift11                        ; 0 ps                   ; String                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                             ;
; phase_shift12                        ; 0 ps                   ; String                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                             ;
; phase_shift13                        ; 0 ps                   ; String                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                             ;
; phase_shift14                        ; 0 ps                   ; String                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                             ;
; phase_shift15                        ; 0 ps                   ; String                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                             ;
; phase_shift16                        ; 0 ps                   ; String                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                             ;
; phase_shift17                        ; 0 ps                   ; String                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                     ;
; clock_name_0                         ;                        ; String                             ;
; clock_name_1                         ;                        ; String                             ;
; clock_name_2                         ;                        ; String                             ;
; clock_name_3                         ;                        ; String                             ;
; clock_name_4                         ;                        ; String                             ;
; clock_name_5                         ;                        ; String                             ;
; clock_name_6                         ;                        ; String                             ;
; clock_name_7                         ;                        ; String                             ;
; clock_name_8                         ;                        ; String                             ;
; clock_name_global_0                  ; false                  ; String                             ;
; clock_name_global_1                  ; false                  ; String                             ;
; clock_name_global_2                  ; false                  ; String                             ;
; clock_name_global_3                  ; false                  ; String                             ;
; clock_name_global_4                  ; false                  ; String                             ;
; clock_name_global_5                  ; false                  ; String                             ;
; clock_name_global_6                  ; false                  ; String                             ;
; clock_name_global_7                  ; false                  ; String                             ;
; clock_name_global_8                  ; false                  ; String                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false                  ; String                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false                  ; String                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false                  ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false                  ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false                  ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false                  ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false                  ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false                  ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false                  ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false                  ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false                  ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false                  ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false                  ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false                  ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false                  ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false                  ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false                  ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false                  ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false                  ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false                  ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                     ;
; pll_slf_rst                          ; false                  ; String                             ;
; pll_bw_sel                           ; low                    ; String                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                             ;
; mimic_fbclk_type                     ; gclk                   ; String                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
+--------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                 ;
+--------------------------------------+-----------------------+---------+----------------------------------+
; File                                 ; Location              ; Library ; Checksum                         ;
+--------------------------------------+-----------------------+---------+----------------------------------+
; pll.v                                ; Project Directory     ; pll     ; d6b316ce3f6d06ea78a0c05697a2ef79 ;
; pll/pll_0002.v                       ; Project Directory     ; pll     ; 24d7e42031626826be9c6669b2d6205e ;
; ../measure.v                         ; Project Directory     ; work    ; 746f2cd8a2abafd1d830ec52aa30d657 ;
; libraries/megafunctions/altera_pll.v ; Quartus Prime Install ; work    ; c3a7671bc58146a66b82d4964c7689e7 ;
+--------------------------------------+-----------------------+---------+----------------------------------+


+-------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pll:pllinst ;
+-------------------+-----------------------------------------+
; Type              ; Count                                   ;
+-------------------+-----------------------------------------+
; boundary_port     ; 6                                       ;
; generic_pll       ; 3                                       ;
;                   ;                                         ;
; Max LUT depth     ; 0.00                                    ;
; Average LUT depth ; 0.00                                    ;
+-------------------+-----------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 443                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 443                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_pipeline                                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 1355                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 443                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "soc_system:u0" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                            ; Entity Name                                ; Library Name ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; |DE10_Standard_GHRD                                                                           ; 4330 (0)            ; 4212 (0)                  ; 11520             ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD                                                                                                                                                                                                                                                                                                            ; DE10_Standard_GHRD                         ; work         ;
;    |soc_system:u0|                                                                            ; 4330 (1)            ; 4212 (0)                  ; 11520             ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0                                                                                                                                                                                                                                                                                              ; soc_system                                 ; work         ;
;       |altera_avalon_mm_bridge:mm_bridge_0|                                                   ; 11 (11)             ; 143 (143)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0                                                                                                                                                                                                                                                          ; altera_avalon_mm_bridge                    ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                   ; altera_reset_controller                    ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                        ; altera_reset_synchronizer                  ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                       ; altera_reset_controller                    ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                     ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                        ; altera_reset_synchronizer                  ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                            ; altera_reset_synchronizer                  ; soc_system   ;
;       |interrupt_latency_counter:ilc|                                                         ; 193 (181)           ; 275 (260)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|interrupt_latency_counter:ilc                                                                                                                                                                                                                                                                ; interrupt_latency_counter                  ; soc_system   ;
;          |irq_detector:irq_detector_cicuit[0].irq_detector|                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[0].irq_detector                                                                                                                                                                                                               ; irq_detector                               ; soc_system   ;
;          |irq_detector:irq_detector_cicuit[1].irq_detector|                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[1].irq_detector                                                                                                                                                                                                               ; irq_detector                               ; soc_system   ;
;          |irq_detector:irq_detector_cicuit[2].irq_detector|                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[2].irq_detector                                                                                                                                                                                                               ; irq_detector                               ; soc_system   ;
;          |state_machine_counter:state_machine[0].state_machine_counter|                       ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter                                                                                                                                                                                                   ; state_machine_counter                      ; soc_system   ;
;          |state_machine_counter:state_machine[1].state_machine_counter|                       ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter                                                                                                                                                                                                   ; state_machine_counter                      ; soc_system   ;
;          |state_machine_counter:state_machine[2].state_machine_counter|                       ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[2].state_machine_counter                                                                                                                                                                                                   ; state_machine_counter                      ; soc_system   ;
;       |soc_system_button_pio:button_pio|                                                      ; 13 (13)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_button_pio:button_pio                                                                                                                                                                                                                                                             ; soc_system_button_pio                      ; soc_system   ;
;       |soc_system_dipsw_pio:dipsw_pio|                                                        ; 27 (27)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_dipsw_pio:dipsw_pio                                                                                                                                                                                                                                                               ; soc_system_dipsw_pio                       ; soc_system   ;
;       |soc_system_f2sdram_only_master:f2sdram_only_master|                                    ; 549 (0)             ; 469 (0)                   ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master                                                                                                                                                                                                                                           ; soc_system_f2sdram_only_master             ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                          ; 206 (0)             ; 152 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                 ; altera_avalon_packets_to_master            ; soc_system   ;
;             |packets_to_master:p2m|                                                           ; 206 (206)           ; 152 (152)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                           ; packets_to_master                          ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                         ; 26 (26)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                ; altera_avalon_sc_fifo                      ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                           ; altsyncram                                 ; work         ;
;                |altsyncram_g0n1:auto_generated|                                               ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                            ; altsyncram_g0n1                            ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                              ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                     ; altera_avalon_st_bytes_to_packets          ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                   ; 279 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                          ; altera_avalon_st_jtag_interface            ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                               ; 276 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                        ; altera_jtag_dc_streaming                   ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                  ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                            ; altera_avalon_st_clock_crosser             ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                               ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                ; altera_avalon_st_pipeline_base             ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                       ; altera_std_synchronizer_nocut              ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                      ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                       ; altera_std_synchronizer_nocut              ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                       ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                 ; altera_jtag_src_crosser                    ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                      ; altera_jtag_control_signal_crosser         ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ; altera_std_synchronizer                    ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                         ; 266 (260)           ; 186 (167)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                   ; altera_jtag_streaming                      ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                              ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                      ; altera_avalon_st_idle_inserter             ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                        ; altera_avalon_st_idle_remover              ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                          ; altera_std_synchronizer                    ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                 ; altera_std_synchronizer                    ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                         ; altera_std_synchronizer                    ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                              ; altera_std_synchronizer                    ; work         ;
;                |altera_std_synchronizer:synchronizer|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                   ; altera_std_synchronizer                    ; work         ;
;             |altera_jtag_sld_node:node|                                                       ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                ; altera_jtag_sld_node                       ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                              ; sld_virtual_jtag_basic                     ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                              ; 26 (26)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                     ; altera_avalon_st_packets_to_bytes          ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                             ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                    ; altera_reset_controller                    ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                         ; altera_reset_synchronizer                  ; soc_system   ;
;       |soc_system_f2sdram_only_master:fpga_only_master|                                       ; 528 (0)             ; 447 (0)                   ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master                                                                                                                                                                                                                                              ; soc_system_f2sdram_only_master             ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                          ; 184 (0)             ; 130 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                    ; altera_avalon_packets_to_master            ; soc_system   ;
;             |packets_to_master:p2m|                                                           ; 184 (184)           ; 130 (130)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                              ; packets_to_master                          ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                         ; 26 (26)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                      ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                              ; altsyncram                                 ; work         ;
;                |altsyncram_g0n1:auto_generated|                                               ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                               ; altsyncram_g0n1                            ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                              ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                        ; altera_avalon_st_bytes_to_packets          ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                   ; 280 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                             ; altera_avalon_st_jtag_interface            ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                               ; 277 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                           ; altera_jtag_dc_streaming                   ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                  ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                               ; altera_avalon_st_clock_crosser             ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                               ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                   ; altera_avalon_st_pipeline_base             ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                          ; altera_std_synchronizer_nocut              ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                      ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                          ; altera_std_synchronizer_nocut              ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                       ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                    ; altera_jtag_src_crosser                    ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                         ; altera_jtag_control_signal_crosser         ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer    ; altera_std_synchronizer                    ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                         ; 267 (261)           ; 186 (167)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                      ; altera_jtag_streaming                      ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                              ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                         ; altera_avalon_st_idle_inserter             ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                           ; altera_avalon_st_idle_remover              ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                             ; altera_std_synchronizer                    ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                    ; altera_std_synchronizer                    ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                            ; altera_std_synchronizer                    ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                 ; altera_std_synchronizer                    ; work         ;
;                |altera_std_synchronizer:synchronizer|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                      ; altera_std_synchronizer                    ; work         ;
;             |altera_jtag_sld_node:node|                                                       ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                   ; altera_jtag_sld_node                       ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                 ; sld_virtual_jtag_basic                     ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                              ; 26 (26)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                        ; altera_avalon_st_packets_to_bytes          ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                             ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                       ; altera_reset_controller                    ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                            ; altera_reset_synchronizer                  ; soc_system   ;
;       |soc_system_f2sdram_only_master:hps_only_master|                                        ; 573 (0)             ; 469 (0)                   ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master                                                                                                                                                                                                                                               ; soc_system_f2sdram_only_master             ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                          ; 229 (0)             ; 152 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                     ; altera_avalon_packets_to_master            ; soc_system   ;
;             |packets_to_master:p2m|                                                           ; 229 (229)           ; 152 (152)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                               ; packets_to_master                          ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                         ; 26 (26)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                      ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                               ; altsyncram                                 ; work         ;
;                |altsyncram_g0n1:auto_generated|                                               ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                ; altsyncram_g0n1                            ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                              ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                         ; altera_avalon_st_bytes_to_packets          ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                   ; 280 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                              ; altera_avalon_st_jtag_interface            ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                               ; 277 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                            ; altera_jtag_dc_streaming                   ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                  ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                ; altera_avalon_st_clock_crosser             ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                               ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                    ; altera_avalon_st_pipeline_base             ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                           ; altera_std_synchronizer_nocut              ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                      ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                           ; altera_std_synchronizer_nocut              ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                       ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                     ; altera_jtag_src_crosser                    ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                          ; altera_jtag_control_signal_crosser         ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer     ; altera_std_synchronizer                    ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                         ; 267 (261)           ; 186 (167)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                       ; altera_jtag_streaming                      ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                              ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                          ; altera_avalon_st_idle_inserter             ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                            ; altera_avalon_st_idle_remover              ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                              ; altera_std_synchronizer                    ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                     ; altera_std_synchronizer                    ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                             ; altera_std_synchronizer                    ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                  ; altera_std_synchronizer                    ; work         ;
;                |altera_std_synchronizer:synchronizer|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                       ; altera_std_synchronizer                    ; work         ;
;             |altera_jtag_sld_node:node|                                                       ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                    ; altera_jtag_sld_node                       ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                  ; sld_virtual_jtag_basic                     ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                              ; 26 (26)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                         ; altera_avalon_st_packets_to_bytes          ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                             ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                        ; altera_reset_controller                    ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                             ; altera_reset_synchronizer                  ; soc_system   ;
;       |soc_system_hps_0:hps_0|                                                                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                       ; soc_system_hps_0                           ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                      ; soc_system_hps_0_fpga_interfaces           ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io                    ; soc_system   ;
;       |soc_system_jtag_uart:jtag_uart|                                                        ; 118 (37)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                               ; soc_system_jtag_uart                       ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|                           ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                      ; alt_jtag_atlantic                          ; work         ;
;          |soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r                                                                                                                                                                                               ; soc_system_jtag_uart_scfifo_r              ; soc_system   ;
;             |scfifo:rfifo|                                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                  ; scfifo                                     ; work         ;
;                |scfifo_3291:auto_generated|                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                       ; scfifo_3291                                ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                      ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                  ; a_dpfifo_5771                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                          ; a_fefifo_7cf                               ; work         ;
;                         |cntr_vg7:count_usedw|                                                ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                     ; cntr_vg7                                   ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                          ; altsyncram_7pu1                            ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                            ; cntr_jgb                                   ; work         ;
;                      |cntr_jgb:wr_ptr|                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                  ; cntr_jgb                                   ; work         ;
;          |soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w                                                                                                                                                                                               ; soc_system_jtag_uart_scfifo_w              ; soc_system   ;
;             |scfifo:wfifo|                                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                  ; scfifo                                     ; work         ;
;                |scfifo_3291:auto_generated|                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                       ; scfifo_3291                                ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                      ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                  ; a_dpfifo_5771                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                          ; a_fefifo_7cf                               ; work         ;
;                         |cntr_vg7:count_usedw|                                                ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                     ; cntr_vg7                                   ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                          ; altsyncram_7pu1                            ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                            ; cntr_jgb                                   ; work         ;
;                      |cntr_jgb:wr_ptr|                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                  ; cntr_jgb                                   ; work         ;
;       |soc_system_led_pio:led_pio|                                                            ; 12 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_led_pio:led_pio                                                                                                                                                                                                                                                                   ; soc_system_led_pio                         ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                        ; 415 (0)             ; 312 (0)                   ; 256               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                               ; soc_system_mm_interconnect_0               ; soc_system   ;
;          |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|                              ; 16 (16)             ; 42 (42)                   ; 256               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo                                                                                                                                                                                         ; altera_avalon_sc_fifo                      ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                    ; altsyncram                                 ; work         ;
;                |altsyncram_00n1:auto_generated|                                               ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated                                                                                                                                     ; altsyncram_00n1                            ; work         ;
;          |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|                                ; 37 (37)             ; 110 (110)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                           ; altera_avalon_sc_fifo                      ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 97 (47)             ; 24 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                     ; altera_merlin_axi_master_ni                ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 50 (50)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                               ; altera_merlin_address_alignment            ; soc_system   ;
;          |altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|                           ; 139 (0)             ; 124 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter                                                                                                                                                                                      ; altera_merlin_burst_adapter                ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 139 (138)           ; 124 (124)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                      ; altera_merlin_burst_adapter_13_1           ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                ; altera_merlin_address_alignment            ; soc_system   ;
;          |altera_merlin_slave_agent:mm_bridge_0_s0_agent|                                     ; 30 (12)             ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent                                                                                                                                                                                                ; altera_merlin_slave_agent                  ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 18 (18)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                  ; altera_merlin_burst_uncompressor           ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                       ; 94 (89)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_cmd_mux       ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                     ; altera_merlin_arbitrator                   ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                              ; soc_system_mm_interconnect_0_rsp_demux     ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                        ; 831 (0)             ; 327 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                               ; soc_system_mm_interconnect_1               ; soc_system   ;
;          |altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|                                 ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                                                            ; altera_avalon_sc_fifo                      ; soc_system   ;
;          |altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|                                  ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo                                                                                                                                                                                             ; altera_avalon_sc_fifo                      ; soc_system   ;
;          |altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|                              ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo                                                                                                                                                                                         ; altera_avalon_sc_fifo                      ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                   ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                              ; altera_avalon_sc_fifo                      ; soc_system   ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                    ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                               ; altera_avalon_sc_fifo                      ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                           ; 7 (7)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|                           ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                      ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                 ; altera_avalon_sc_fifo                      ; soc_system   ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                        ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                   ; altera_avalon_sc_fifo                      ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                      ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                 ; altera_avalon_sc_fifo                      ; soc_system   ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                     ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                ; altera_avalon_sc_fifo                      ; soc_system   ;
;          |altera_merlin_master_agent:fpga_only_master_master_agent|                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent                                                                                                                                                                                      ; altera_merlin_master_agent                 ; soc_system   ;
;          |altera_merlin_master_agent:mm_bridge_0_m0_agent|                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_agent                                                                                                                                                                                               ; altera_merlin_master_agent                 ; soc_system   ;
;          |altera_merlin_slave_agent:button_pio_s1_agent|                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent                                                                                                                                                                                                 ; altera_merlin_slave_agent                  ; soc_system   ;
;          |altera_merlin_slave_agent:dipsw_pio_s1_agent|                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent                                                                                                                                                                                                  ; altera_merlin_slave_agent                  ; soc_system   ;
;          |altera_merlin_slave_agent:ilc_avalon_slave_agent|                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ilc_avalon_slave_agent                                                                                                                                                                                              ; altera_merlin_slave_agent                  ; soc_system   ;
;          |altera_merlin_slave_agent:led_pio_s1_agent|                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                                                                                                                    ; altera_merlin_slave_agent                  ; soc_system   ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                ; 9 (6)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                           ; altera_merlin_slave_agent                  ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                             ; altera_merlin_burst_uncompressor           ; soc_system   ;
;          |altera_merlin_slave_agent:pio_0_s1_agent|                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                      ; altera_merlin_slave_agent                  ; soc_system   ;
;          |altera_merlin_slave_agent:spi_0_spi_control_port_agent|                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                                                        ; altera_merlin_slave_agent                  ; soc_system   ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                      ; altera_merlin_slave_agent                  ; soc_system   ;
;          |altera_merlin_slave_translator:button_pio_s1_translator|                            ; 6 (6)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                                                       ; altera_merlin_slave_translator             ; soc_system   ;
;          |altera_merlin_slave_translator:dipsw_pio_s1_translator|                             ; 6 (6)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator                                                                                                                                                                                        ; altera_merlin_slave_translator             ; soc_system   ;
;          |altera_merlin_slave_translator:ilc_avalon_slave_translator|                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ilc_avalon_slave_translator                                                                                                                                                                                    ; altera_merlin_slave_translator             ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|              ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                         ; altera_merlin_slave_translator             ; soc_system   ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                               ; 6 (6)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                          ; altera_merlin_slave_translator             ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                 ; altera_merlin_slave_translator             ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_memory2_1_s1_translator|                      ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_1_s1_translator                                                                                                                                                                                 ; altera_merlin_slave_translator             ; soc_system   ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                 ; 7 (7)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                            ; altera_merlin_slave_translator             ; soc_system   ;
;          |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                   ; 5 (5)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                              ; altera_merlin_slave_translator             ; soc_system   ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                            ; altera_merlin_slave_translator             ; soc_system   ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|                                ; 6 (6)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                           ; altera_merlin_slave_translator             ; soc_system   ;
;          |altera_merlin_traffic_limiter:fpga_only_master_master_limiter|                      ; 8 (8)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter                                                                                                                                                                                 ; altera_merlin_traffic_limiter              ; soc_system   ;
;          |altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|                               ; 9 (9)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter                                                                                                                                                                                          ; altera_merlin_traffic_limiter              ; soc_system   ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|                  ; 32 (32)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                                                             ; altera_merlin_width_adapter                ; soc_system   ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|                  ; 19 (19)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter                                                                                                                                                                             ; altera_merlin_width_adapter                ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux:cmd_demux|                                   ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                              ; soc_system_mm_interconnect_1_cmd_demux     ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux_001:cmd_demux_001|                           ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_001:cmd_demux_001                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_demux_001 ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|                                   ; 44 (40)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                              ; soc_system_mm_interconnect_1_cmd_mux       ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                 ; altera_merlin_arbitrator                   ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|                                   ; 16 (11)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                                                              ; soc_system_mm_interconnect_1_cmd_mux       ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                 ; altera_merlin_arbitrator                   ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|                                   ; 20 (15)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                                                              ; soc_system_mm_interconnect_1_cmd_mux       ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                 ; altera_merlin_arbitrator                   ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|                                   ; 26 (21)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004                                                                                                                                                                                              ; soc_system_mm_interconnect_1_cmd_mux       ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                 ; altera_merlin_arbitrator                   ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|                                   ; 25 (20)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005                                                                                                                                                                                              ; soc_system_mm_interconnect_1_cmd_mux       ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                 ; altera_merlin_arbitrator                   ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|                                   ; 22 (18)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006                                                                                                                                                                                              ; soc_system_mm_interconnect_1_cmd_mux       ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                 ; altera_merlin_arbitrator                   ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|                                   ; 47 (42)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007                                                                                                                                                                                              ; soc_system_mm_interconnect_1_cmd_mux       ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                 ; altera_merlin_arbitrator                   ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010|                                   ; 29 (25)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010                                                                                                                                                                                              ; soc_system_mm_interconnect_1_cmd_mux       ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                 ; altera_merlin_arbitrator                   ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux|                                       ; 18 (14)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_cmd_mux       ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                     ; altera_merlin_arbitrator                   ; soc_system   ;
;          |soc_system_mm_interconnect_1_router:router|                                         ; 41 (41)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router                                                                                                                                                                                                    ; soc_system_mm_interconnect_1_router        ; soc_system   ;
;          |soc_system_mm_interconnect_1_router_001:router_001|                                 ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001                                                                                                                                                                                            ; soc_system_mm_interconnect_1_router_001    ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                          ; soc_system_mm_interconnect_1_rsp_demux     ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_004|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_004                                                                                                                                                                                          ; soc_system_mm_interconnect_1_rsp_demux     ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_005|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_005                                                                                                                                                                                          ; soc_system_mm_interconnect_1_rsp_demux     ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_006|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_006                                                                                                                                                                                          ; soc_system_mm_interconnect_1_rsp_demux     ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_007|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_007                                                                                                                                                                                          ; soc_system_mm_interconnect_1_rsp_demux     ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_010|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_010                                                                                                                                                                                          ; soc_system_mm_interconnect_1_rsp_demux     ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux|                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                              ; soc_system_mm_interconnect_1_rsp_demux     ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux:rsp_mux|                                       ; 140 (140)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_mux       ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001|                               ; 79 (79)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001                                                                                                                                                                                          ; soc_system_mm_interconnect_1_rsp_mux_001   ; soc_system   ;
;       |soc_system_mm_interconnect_2:mm_interconnect_2|                                        ; 305 (0)             ; 699 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                               ; soc_system_mm_interconnect_2               ; soc_system   ;
;          |altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|                               ; 139 (8)             ; 690 (2)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                                                                                                          ; altera_merlin_axi_slave_ni                 ; soc_system   ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                             ; 34 (34)             ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                      ; altera_avalon_sc_fifo                      ; soc_system   ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                            ; 97 (97)             ; 600 (600)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                     ; altera_avalon_sc_fifo                      ; soc_system   ;
;          |altera_merlin_master_agent:hps_only_master_master_agent|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent                                                                                                                                                                                       ; altera_merlin_master_agent                 ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_only_master_master_limiter|                       ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter                                                                                                                                                                                  ; altera_merlin_traffic_limiter              ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|               ; 72 (72)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                                                          ; altera_merlin_width_adapter                ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_demux:cmd_demux|                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                              ; soc_system_mm_interconnect_2_cmd_demux     ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_mux:rsp_mux|                                       ; 72 (72)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                  ; soc_system_mm_interconnect_2_rsp_mux       ; soc_system   ;
;       |soc_system_mm_interconnect_3:mm_interconnect_3|                                        ; 476 (0)             ; 495 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3                                                                                                                                                                                                                                               ; soc_system_mm_interconnect_3               ; soc_system   ;
;          |altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|                         ; 50 (50)             ; 495 (495)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                    ; altera_avalon_sc_fifo                      ; soc_system   ;
;          |altera_merlin_master_agent:f2sdram_only_master_master_agent|                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:f2sdram_only_master_master_agent                                                                                                                                                                                   ; altera_merlin_master_agent                 ; soc_system   ;
;          |altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                                                                                                         ; altera_merlin_slave_agent                  ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|                ; 288 (288)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter                                                                                                                                                                           ; altera_merlin_width_adapter                ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter|                ; 128 (128)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter                                                                                                                                                                           ; altera_merlin_width_adapter                ; soc_system   ;
;       |soc_system_onchip_memory2_0:onchip_memory2_0|                                          ; 1 (1)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                 ; soc_system_onchip_memory2_0                ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                 ; work         ;
;             |altsyncram_g572:auto_generated|                                                  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated                                                                                                                                                                                        ; altsyncram_g572                            ; work         ;
;       |soc_system_onchip_memory2_1:onchip_memory2_1|                                          ; 2 (2)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1                                                                                                                                                                                                                                                 ; soc_system_onchip_memory2_1                ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                 ; work         ;
;             |altsyncram_j072:auto_generated|                                                  ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated                                                                                                                                                                                        ; altsyncram_j072                            ; work         ;
;       |soc_system_pio_0:pio_0|                                                                ; 101 (101)           ; 160 (160)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_pio_0:pio_0                                                                                                                                                                                                                                                                       ; soc_system_pio_0                           ; soc_system   ;
;       |soc_system_spi_0:spi_0|                                                                ; 71 (71)             ; 112 (112)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_spi_0:spi_0                                                                                                                                                                                                                                                                       ; soc_system_spi_0                           ; soc_system   ;
;       |soc_system_uart_0:uart_0|                                                              ; 96 (0)              ; 92 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_uart_0:uart_0                                                                                                                                                                                                                                                                     ; soc_system_uart_0                          ; soc_system   ;
;          |soc_system_uart_0_regs:the_soc_system_uart_0_regs|                                  ; 21 (21)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs                                                                                                                                                                                                                   ; soc_system_uart_0_regs                     ; soc_system   ;
;          |soc_system_uart_0_rx:the_soc_system_uart_0_rx|                                      ; 47 (47)             ; 37 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx                                                                                                                                                                                                                       ; soc_system_uart_0_rx                       ; soc_system   ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                   ; altera_std_synchronizer                    ; work         ;
;          |soc_system_uart_0_tx:the_soc_system_uart_0_tx|                                      ; 28 (28)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx                                                                                                                                                                                                                       ; soc_system_uart_0_tx                       ; soc_system   ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                           ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                           ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                           ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                           ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                                     ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                        ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                        ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                        ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                                    ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                        ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                        ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                        ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                        ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                                      ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                         ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                         ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                         ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                                     ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                         ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                         ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                         ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                         ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                       ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                                         ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                            ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                            ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                            ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                                        ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                            ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                            ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                            ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                            ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_GHRD|soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[2].state_machine_counter|state ;
+-------------+-------------+------------+-------------+---------------------------------------------------------------------------------------------+
; Name        ; state.STORE ; state.STOP ; state.START ; state.IDLE                                                                                  ;
+-------------+-------------+------------+-------------+---------------------------------------------------------------------------------------------+
; state.IDLE  ; 0           ; 0          ; 0           ; 0                                                                                           ;
; state.START ; 0           ; 0          ; 1           ; 1                                                                                           ;
; state.STOP  ; 0           ; 1          ; 0           ; 1                                                                                           ;
; state.STORE ; 1           ; 0          ; 0           ; 1                                                                                           ;
+-------------+-------------+------------+-------------+---------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_GHRD|soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter|state ;
+-------------+-------------+------------+-------------+---------------------------------------------------------------------------------------------+
; Name        ; state.STORE ; state.STOP ; state.START ; state.IDLE                                                                                  ;
+-------------+-------------+------------+-------------+---------------------------------------------------------------------------------------------+
; state.IDLE  ; 0           ; 0          ; 0           ; 0                                                                                           ;
; state.START ; 0           ; 0          ; 1           ; 1                                                                                           ;
; state.STOP  ; 0           ; 1          ; 0           ; 1                                                                                           ;
; state.STORE ; 1           ; 0          ; 0           ; 1                                                                                           ;
+-------------+-------------+------------+-------------+---------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_GHRD|soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter|state ;
+-------------+-------------+------------+-------------+---------------------------------------------------------------------------------------------+
; Name        ; state.STORE ; state.STOP ; state.START ; state.IDLE                                                                                  ;
+-------------+-------------+------------+-------------+---------------------------------------------------------------------------------------------+
; state.IDLE  ; 0           ; 0          ; 0           ; 0                                                                                           ;
; state.START ; 0           ; 0          ; 1           ; 1                                                                                           ;
; state.STOP  ; 0           ; 1          ; 0           ; 1                                                                                           ;
; state.STORE ; 1           ; 0          ; 0           ; 1                                                                                           ;
+-------------+-------------+------------+-------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6]     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6]    ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5]     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5]    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4]     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4]    ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3]     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3]    ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2]     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2]    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1]     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1]    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0]    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; Total number of protected registers is 185                                                                                                                                                                                                                                                                         ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][349]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][349]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][349]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][349]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][349]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][349]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][349]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][349]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][349]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][349]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][349]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][349]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][349]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][349]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_use_reg                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_use_reg                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][139]                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][139]                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][139]                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][139]                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][139]                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][139]                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][139]                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][139]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][139]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][139]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][139]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][139]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][139]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][139]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_use_reg                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010|locked[0,1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|av_chipselect_pre                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[10..31]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator|av_chipselect_pre                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_chipselect_pre                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_chipselect_pre                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[2..4,6,10,15,21,24,25,28]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[10..15]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[10..31]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[4..31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter|last_dest_id[0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][90]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][89]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10..15]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[10..31]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[4..31]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|internal_out_payload[32,33]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[32,33]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[61]                                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][349]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_endofpacket                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                            ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[0..31]                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[0..7]                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_cmpr_read                                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[34,59..63,67,70..76]                                                               ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_size[0..2]                                                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_out_lock_field                                                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_type_field[0,1]                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_endofpacket                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[0..31]                                                                             ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                            ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[0..31]                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[0..7]                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_cmpr_read                                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[33,34,59..63,67,70..76]                                                            ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_size[0..2]                                                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_out_lock_field                                                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_type_field[0,1]                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][139]                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][139]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                             ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_channel[0]                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                             ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][90]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                               ; Merged with soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                         ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                               ; Merged with soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                         ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                               ; Merged with soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                         ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                               ; Merged with soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                         ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                               ; Merged with soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                         ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                               ; Merged with soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                         ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                               ; Merged with soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                         ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                  ; Merged with soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                            ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                  ; Merged with soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                            ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                  ; Merged with soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                            ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                  ; Merged with soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                            ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                  ; Merged with soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                            ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                  ; Merged with soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                            ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                  ; Merged with soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                            ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                   ; Merged with soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                   ; Merged with soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                   ; Merged with soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                   ; Merged with soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                   ; Merged with soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                   ; Merged with soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                             ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                   ; Merged with soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_bwrap_field[0]                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_endofpacket                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_endofpacket                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byte_cnt_field[5,6]                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[1]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[0]                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[1]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byte_cnt_field[0,1,3,4,7..12]                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[1]                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[33]                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[34]                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][328]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][330]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][327]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][330]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][326]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][330]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][329]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][330]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][113]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][154]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][116]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][115]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][104]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][114]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][110]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][112]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[18..30]                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[31]                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[2,3]                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[31]                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][90]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][75]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][68]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][74]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][74]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][68]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][75]                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][74]                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[1][75]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[1][74]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][74]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][75]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][90]                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][90]                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][90]                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][88]                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[1][89]                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[1][90]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[1][90]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[1][90]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[1][90]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[1][90]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1,12,16,22,27]                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0,5,7,11,13,14,17,19]                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                        ;
; soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|delayed_unxsync_rxdxx2                                                                                                                            ; Merged with soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                      ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][90]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][48]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][90]                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][57]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][60]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][111]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[8,9,18,20,23,26,29]                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent|hold_waitrequest                                                                                                 ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_agent|hold_waitrequest                                                                                                          ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|waitrequest_reset_override                                                                                        ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|waitrequest_reset_override                                                                                         ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ilc_avalon_slave_translator|waitrequest_reset_override                                                                                     ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                          ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator|waitrequest_reset_override                                                                                           ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                  ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|waitrequest_reset_override                                                                                  ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                             ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                               ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                             ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                            ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent|hold_waitrequest                                                                                                  ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:f2sdram_only_master_master_agent|hold_waitrequest                                                                                              ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][60]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                        ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[0][74]                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[0][75]                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[0][88]                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[0][89]                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[0][90]                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][74]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][75]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][90]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[0][74]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[0][75]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[0][90]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][74]                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][75]                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][90]                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][110]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][111]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][112]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][114]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][115]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][116]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][117]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][154]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][113]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][60]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][57]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][327]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][328]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][329]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][330]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][74]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][75]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][110]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][111]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][112]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][114]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][115]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][116]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][117]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][154]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][113]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][60]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][57]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][327]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][328]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][329]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][330]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][48]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][49]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][110]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][111]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][112]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][114]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][115]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][116]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][117]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][154]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][113]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][60]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][57]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][327]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][328]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][329]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][330]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][110]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][111]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][112]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][114]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][115]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][116]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][117]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][154]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][113]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][327]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][328]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][329]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][330]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][110]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][111]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][112]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][114]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][115]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][116]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][117]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][154]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][113]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][327]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][328]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][329]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][330]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][110]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][111]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][112]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][114]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][115]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][116]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][117]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][154]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][113]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][327]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][328]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][329]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][330]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][110]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][111]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][112]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][114]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][115]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][116]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][117]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][154]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][113]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][327]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][328]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][329]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][330]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][327]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][328]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][329]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][330]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][327]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][328]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][329]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][330]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][327]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][328]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][329]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][330]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][326]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][327]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][326]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][328]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][326]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][329]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][326]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][330]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][326]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][327]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][326]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][328]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][326]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][329]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][326]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][330]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][326]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][327]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][326]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][328]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][326]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][329]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][326]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][330]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][326]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][327]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][326]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][328]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][326]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][329]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][326]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][330]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][326]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][74]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][75]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][89]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][90]                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                        ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[0,1]                          ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[2]                      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ilc_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ilc_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][63]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][64]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[1]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_cmpr_read                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..13]                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0,2..31]                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][330]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][105]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[0,31]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][90]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[1][90]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][86]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[0..31]                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[5..31]                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[34,35]                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0,2..31]                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][326]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][105]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][76]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                               ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                             ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][76]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                            ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[0][76]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                            ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][76]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                           ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[0][76]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ilc_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                        ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ilc_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                               ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                             ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                           ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][86]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][326]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][105]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][86]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][326]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][105]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][86]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][326]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][105]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][86]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][326]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][105]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][326]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][105]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][326]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][105]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[2..8]                         ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][326]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][326]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][326]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][326]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][326]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][326]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][326]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_use_reg                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_endofpacket                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[2..4]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][320]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][64]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[0..223]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[0..31]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][320]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][64]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][63]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][320]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][64]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][63]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][320]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][64]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][63]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][320]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][64]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][63]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][320]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][320]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][320]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][320]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][320]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][320]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][320]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][320]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][320]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][320]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][332]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][332]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][332]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][332]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][332]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][332]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][332]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][332]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][332]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][332]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][332]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][332]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][332]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][332]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][333]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][333]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][333]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][333]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][333]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][333]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][333]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][333]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][333]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][333]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][333]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][333]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][333]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][333]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][334]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][334]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][334]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][334]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][334]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][334]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][334]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][334]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][334]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][334]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][334]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][334]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][334]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][334]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][335]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][335]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][335]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][335]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][335]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][335]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][335]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][335]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][335]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][335]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][335]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][335]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][335]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][335]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][336]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][336]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][336]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][336]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][336]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][336]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][336]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][336]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][336]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][336]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][336]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][336]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][336]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][336]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][337]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][337]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][337]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][337]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][337]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][337]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][337]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][337]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][337]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][337]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][337]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][337]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][337]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][337]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][338]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][338]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][338]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][338]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][338]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][338]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][338]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][338]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][338]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][338]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][338]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][338]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][338]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][338]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][331]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][331]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][331]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][331]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][331]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][331]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][331]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][331]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][331]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][331]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][331]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][331]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][331]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][331]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5..13]                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][338]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][337]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][336]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][334]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][333]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][335]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][332]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][331]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][76]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                               ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_burstcount[0]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_burstcount[0]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][108]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][364]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[0][108]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][108]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][364]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][364]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][364]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][364]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][364]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][364]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][364]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][364]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][364]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][364]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][364]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][364]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][364]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][364]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|share_count[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|share_count[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|share_count[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|share_count[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|share_count[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|share_count[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010|share_count[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                 ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6     ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7     ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7    ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6 ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7 ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[2].state_machine_counter|state~4                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[2].state_machine_counter|state~5                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter|state~4                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter|state~5                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter|state~4                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter|state~5                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18..20]     ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18..31]                                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]             ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]             ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]             ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[17]                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[16]                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[15]                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[14]                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[13]                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[12]                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[11]                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[10]                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; Total Number of Removed Registers = 1756                                                                                                                                                                                               ;                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[1]                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                    ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[31],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[30],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[29],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[28],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[27],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[26],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[25],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[24],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[23],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[22],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[21],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[20],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[19],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[18],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[17],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[16],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[15],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[14],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[13],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[12],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[11],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[10],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[9],                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[8],                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[7],                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[6],                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[5],                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4],                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[223],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[222],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[221],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[220],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[219],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[218],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[217],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[216],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[215],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[214],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[213],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[212],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[211],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[210],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[209],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[208],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[207],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[206],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[205],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[204],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[203],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[202],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[201],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[200],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[199],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[198],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[197],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[196],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[195],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[194],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[193],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[192],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[191],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[190],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[189],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[188],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[187],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[186],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[185],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[184],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[183],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[182],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[181],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[180],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[179],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[178],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[177],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[176],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[175],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[174],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[173],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[172],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[171],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[170],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[169],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[168],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[167],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[166],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[165],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[164],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[163],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[162],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[161],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[160],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[159],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[158],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[157],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[156],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[155],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[154],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[153],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[152],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[151],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[150],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[149],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[148],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[147],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[146],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[145],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[144],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[143],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[142],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[141],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[140],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[139],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[138],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[137],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[136],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[135],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[134],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[133],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[132],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[131],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[130],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[129],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[128],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[127],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[126],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[125],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[124],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[123],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[122],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[121],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[120],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[119],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[118],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[117],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[116],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[115],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[114],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[113],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[112],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[111],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[110],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[109],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[108],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[107],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[106],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[105],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[104],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[103],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[102],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[101],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[100],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[99],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[98],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[97],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[96],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[95],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[94],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[93],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[92],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[91],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[90],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[89],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[88],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[87],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[86],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[85],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[84],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[83],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[82],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[81],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[80],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[79],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[78],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[77],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[76],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[75],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[74],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[73],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[72],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[71],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[70],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[69],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[68],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[67],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[66],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[65],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[64],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[63],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[62],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[61],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[60],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[59],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[58],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[57],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[56],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[55],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[54],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[53],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[52],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[51],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[50],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[49],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[48],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[47],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[46],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[45],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[44],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[43],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[42],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[41],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[40],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[39],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[38],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[37],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[36],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[35],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[34],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[33],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[32],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[31],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[30],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[29],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[28],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[27],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[26],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[25],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[24],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[23],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[22],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[21],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[20],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[19],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[18],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[17],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[16],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[15],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[14],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[13],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[12],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[11],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[10],                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[9],                                                                                       ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[8],                                                                                       ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[7],                                                                                       ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[6],                                                                                       ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[5],                                                                                       ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[4],                                                                                       ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[3],                                                                                       ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[2],                                                                                       ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[1],                                                                                       ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[0],                                                                                       ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[31],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[30],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[29],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[28],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[27],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[26],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[25],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[24],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[23],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[22],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[21],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[20],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[19],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[18],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[17],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[16],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[15],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[14],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[13],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[12],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[11],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[10],                                                                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[9],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[8],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[7],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[6],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[5],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[4],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[3],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[2],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[1],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[0],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][332],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][332],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][332],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][332],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][332],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][332],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][332],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][332],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][332],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][332],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][332],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][332],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][332],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][333],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][333],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][333],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][333],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][333],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][333],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][333],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][333],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][333],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][333],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][333],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][333],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][333],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][334],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][334],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][334],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][334],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][334],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][334],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][334],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][334],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][334],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][334],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][334],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][334],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][334],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][335],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][335],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][335],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][335],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][335],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][335],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][335],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][335],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][335],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][335],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][335],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][335],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][335],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][331],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][331],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][331],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][331],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][331],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][331],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][331],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][331],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][331],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][331],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][331],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][331],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][331],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][334],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][333],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][335],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][332],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][331]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_use_reg                                                                                         ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                   ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][139],                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][139],                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][139],                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][139],                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][139],                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][139],                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_endofpacket,                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[31],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[30],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[29],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[28],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[27],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[26],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[25],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[24],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[23],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[22],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[21],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[20],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[19],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[18],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[17],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[16],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[15],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[14],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[13],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[12],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[11],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[10],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[9],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[8],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[7],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[6],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[5],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[4],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[3],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[2],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[1],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[0],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[3],                                                                           ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[2],                                                                           ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[1],                                                                           ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[0],                                                                           ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[31],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[30],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[29],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[28],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[27],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[26],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[25],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[24],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[23],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[22],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[21],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[20],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[19],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[18],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[17],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[16],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[15],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[14],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[13],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[12],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[11],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[10],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[9],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[8],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[7],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[6],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[5],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[4],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[3],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[2],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[1],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[0],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[7],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[4],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[3],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[2],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[1],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_cmpr_read,                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[76],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[75],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[74],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[73],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[72],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[71],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[70],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[67],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[63],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[62],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[61],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[60],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[59],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[34],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[33],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_size[2],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_size[1],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_size[0],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_out_lock_field,                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_type_field[1],                                                                       ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_type_field[0],                                                                       ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][139],                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][105],                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][105],                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][105],                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][105],                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][105],                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][105],                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][105],                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][105]                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_use_reg                                                                                         ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                   ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][139],                                                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][139],                                                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][139],                                                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][139],                                                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][139],                                                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][139],                                                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_endofpacket,                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[3],                                                                           ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[2],                                                                           ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[1],                                                                           ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[0],                                                                           ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[31],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[30],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[29],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[28],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[27],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[26],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[25],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[24],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[23],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[22],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[21],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[20],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[19],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[18],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[17],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[16],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[15],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[14],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[13],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[12],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[11],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[10],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[9],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[8],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[7],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[6],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[5],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[4],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[3],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[2],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[1],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[0],                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[7],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[4],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[3],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[2],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[1],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[0],                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_cmpr_read,                                                                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[76],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[75],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[74],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[73],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[72],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[71],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[70],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[67],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[63],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[62],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[61],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[60],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[59],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[34],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_size[2],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_size[1],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_size[0],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_out_lock_field,                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_type_field[1],                                                                       ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_type_field[0],                                                                       ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][139]                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][35],                                                                                                   ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][34],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][33],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[17],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[16],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[15],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[14],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[13],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[12],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[11],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[10],                                                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                   ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_cmpr_read                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[13],                   ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[31],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[30],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[29],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[28],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[27],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[26],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[25],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[24],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[23],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[22],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[21],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[20],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[19],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[18],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[17],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[16],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[15],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[14],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[13],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[12],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[11],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[10],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[9],                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[8],                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[7],                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[6],                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[5],                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[4],                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[3],                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[2],                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[1],                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[0],                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byteen_field[3],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byteen_field[2],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byteen_field[1],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byteen_field[0],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[35],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[34],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][364],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][364],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][364],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][364],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][364],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][364],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][364],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][364],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][364],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][364],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][364],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][364],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][364],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][364],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][364]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][330]                                                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][326],                                                                                               ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][326],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][326],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][326],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][326],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][326],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][326],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][326],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][326],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][326],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][326],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][326],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][326],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][326],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][332],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][333],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][338],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][338],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][338],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][338],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][338],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][338],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][338],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][338],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][338],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][338],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][338],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][338],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][338],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][338],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][331],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][338]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[12],                   ;
;                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_use_reg,                                                                                        ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][336],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][336],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][336],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][336],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][336],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][336],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][336],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][336],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][336],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][336],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][336],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][336],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][336],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][337],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][337],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][337],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][337],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][337],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][337],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][337],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][337],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][337],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][337],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][337],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][337],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][337],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][337],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][336]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_use_reg                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69],                                                                                                   ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][349]                                                                                                  ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][349],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][349],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][349],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][349],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][349],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][349],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][349],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][349],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][349],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][349],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][349],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][349],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][349],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[61],                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][349]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][320]                                                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][320],                                                                                               ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][320],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][320],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][320],                                                                                               ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][320],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][320],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][320],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][320],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][320],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][320],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][320],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][320],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][320]                                                                                                 ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                            ; Lost Fanouts                   ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg       ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][64],                                                                                                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][64],                                                                                                        ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][63],                                                                                                        ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][64],                                                                                                        ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][63],                                                                                                        ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][64],                                                                                                        ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][63],                                                                                                        ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][64],                                                                                                        ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][63],                                                                                                        ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_burstcount[0]                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]       ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104],                                                                  ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104],                                                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104],                                                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104],                                                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104],                                                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104],                                                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                   ;
;                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                   ;
;                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                   ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                      ;
;                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                    ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][86],                                                                                                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][86],                                                                                                        ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][86],                                                                                                        ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][86],                                                                                                        ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][86]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][90]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68],                                                                                                ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][76],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][76],                                                                                                ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_burstcount[0]                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                   ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                 ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68],                                                                                           ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76],                                                                                           ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                       ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][76],                                                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][76],                                                                                                             ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][68],                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][76],                                                                                                            ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                        ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[0][68],                                                                                                          ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[0][76],                                                                                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][68],                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][76],                                                                                                         ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                     ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68],                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][76],                                                                                              ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                          ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][76]                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[1][90]                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[0][68],                                                                                                      ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[0][76],                                                                                                      ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ilc_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                  ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                     ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][87],                                                                                                   ;
;                                                                                                                                                                                                                                      ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[5],                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3]                         ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[17]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[17]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[16]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[16]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[15]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[15]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[14]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[14]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[13]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[13]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[12]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[12]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[11]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[11]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[10]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[10]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[31]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[31]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[30]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[30]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[29]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[29]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[28]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[28]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[27]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[27]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[26]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[26]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[25]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[25]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[24]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[24]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[23]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[23]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[21]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[21]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[20]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[20]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[19]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[19]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[18]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[18]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[17]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[17]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[16]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[16]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[15]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[15]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[14]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[14]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[13]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[13]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[12]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[12]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[11]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[11]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[10]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[10]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[9]                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[9]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[8]                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[8]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[31]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[31]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[6]                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[6]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[5]                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[5]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[4]                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[4]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[15]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15]                                                                                                ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][90]                                                                                                     ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][90]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][89]                                                                                                     ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                     ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                     ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                     ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                     ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|internal_out_payload[32]                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[32]                                                                                                  ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|internal_out_payload[33]                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[33]                                                                                                  ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[14]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14]                                                                                                ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[7]                                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[7]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[13]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[13]                                                                                                ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[12]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                                                ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[11]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[11]                                                                                                ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[31]                                                                                       ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                    ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[0]                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                    ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[10]                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10]                                                                                                ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                    ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[30]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[30]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[29]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[29]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[28]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[28]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[27]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[27]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[26]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[26]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[25]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[25]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[24]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[24]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[23]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[23]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]     ; Stuck at GND                   ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]     ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]    ; Stuck at GND                   ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]    ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND                   ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9] ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][76]                                                                                                     ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                    ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[22]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[22]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[21]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[21]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[20]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[20]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                           ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                                                       ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem[0][108]                                                                                                      ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][108]                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][108]                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                         ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                          ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[22]                                                                                                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[22]                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                                ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][108]                                                                                                   ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                      ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                      ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                            ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                  ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count[0]                                                                                                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                  ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|share_count[0]                                                                                                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                  ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|share_count[0]                                                                                                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                  ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|share_count[0]                                                                                                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                  ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|share_count[0]                                                                                                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                  ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|share_count[0]                                                                                                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                  ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|share_count[0]                                                                                                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                  ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010|share_count[0]                                                                                                        ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[19]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[19]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|readdata[18]                                                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|av_readdata_pre[18]                                                                                             ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                              ;
;                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                  ; Megafunction                                                                                                                 ; Type ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------+
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|internal_out_payload[0..31] ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7]                             ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|mem_rtl_0                            ; RAM  ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7]                            ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|mem_rtl_0                           ; RAM  ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7]                         ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|mem_rtl_0                        ; RAM  ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[0]                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_spi_0:spi_0|shift_reg[6]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|wait_latency_counter[1]                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[0]                                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[5]                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[8]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_pio_0:pio_0|data_out[28]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3] ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_spi_0:spi_0|data_to_cpu[11]                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_spi_0:spi_0|data_to_cpu[9]                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_spi_0:spi_0|data_to_cpu[2]                                                                                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_spi_0:spi_0|data_to_cpu[4]                                                                                                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|out_data[4]                                                                                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29]                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                                  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|out_data[0]                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                 ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                         ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                        ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                     ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                              ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                             ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[12]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[8]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[13]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[9]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[11]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[8]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[14]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector5                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector10                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001|src_channel[7]                                                                                                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001|src_channel[8]                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                  ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|src_data[93]                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                              ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|src_channel[6]                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                               ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                              ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                               ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                              ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE10_Standard_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                               ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                              ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                        ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                            ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                           ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                               ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                               ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                           ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                          ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_uart_0:uart_0 ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                ;
+-----------------------------+-------+------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_008:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_008:rsp_demux_009 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|interrupt_latency_counter:ilc ;
+----------------+----------+--------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                         ;
+----------------+----------+--------------------------------------------------------------+
; INTR_TYPE      ; 0        ; Signed Integer                                               ;
; CLOCK_RATE     ; 50000000 ; Signed Integer                                               ;
; IRQ_PORT_CNT   ; 3        ; Signed Integer                                               ;
+----------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[0].irq_detector ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; INTR_TYPE      ; 0     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[1].irq_detector ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; INTR_TYPE      ; 0     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[2].irq_detector ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; INTR_TYPE      ; 0     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; INTR_TYPE      ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; INTR_TYPE      ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[2].state_machine_counter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; INTR_TYPE      ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                       ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                       ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                  ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                  ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                  ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                  ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                                  ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                    ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                          ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                          ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                          ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                          ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                  ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                          ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                          ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                  ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                          ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                  ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                  ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                    ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                    ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                         ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                                 ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                                 ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                 ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                             ;
; ENCODING       ; 0     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                             ;
; ENCODING       ; 0     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                    ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                          ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                          ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                          ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                          ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                          ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                    ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                    ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                               ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                               ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                               ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                               ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                               ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                               ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                 ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                       ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                       ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                       ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                       ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                               ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                       ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                       ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                               ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                       ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                               ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                               ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                 ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                 ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                      ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                              ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                          ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                          ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                          ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                          ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                          ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                          ;
; ENCODING       ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                          ;
; ENCODING       ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                 ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                       ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                       ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                       ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                       ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                       ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                             ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                       ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                             ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                                           ;
; S2F_Width      ; 2     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                   ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                   ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                              ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                              ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                              ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                              ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                              ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                              ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                      ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                      ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                              ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                              ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                               ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                     ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                             ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                         ;
; ENCODING       ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                         ;
; ENCODING       ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                      ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                      ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                      ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                      ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                      ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                            ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                      ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                            ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                           ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                        ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                           ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                        ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0 ;
+-------------------+-------+--------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                               ;
+-------------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                     ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                     ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                     ;
; HDL_ADDR_WIDTH    ; 18    ; Signed Integer                                                     ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                     ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                     ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                     ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                     ;
+-------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 2                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 2                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 512                  ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_g572      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 16                   ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_j072      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 18    ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                  ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                  ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                  ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                  ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                  ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                  ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                  ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                  ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                  ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                  ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                          ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                                  ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 5     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                 ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                               ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                               ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                 ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_bridge_0_m0_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:fpga_only_master_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ilc_avalon_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 6     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_1_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ilc_avalon_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ilc_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:uart_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_1_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 8     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_003|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_004|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_005|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_006|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_007|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_008|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_009|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_010:router_010|soc_system_mm_interconnect_1_router_010_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_011:router_011|soc_system_mm_interconnect_1_router_011_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_012|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                             ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                             ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                             ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                             ;
; VALID_WIDTH               ; 11    ; Signed Integer                                                                                                             ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                             ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                             ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                             ;
; REORDER                   ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                      ;
; VALID_WIDTH               ; 11    ; Signed Integer                                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                              ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                      ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                      ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                      ;
; OUT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                           ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                           ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                           ;
; ST_DATA_W      ; 90    ; Signed Integer                                                                                                                                                                                                                                           ;
; ST_CHANNEL_W   ; 11    ; Signed Integer                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 11     ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 22    ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                      ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                      ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                      ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                      ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                      ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                      ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                      ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                      ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                      ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                      ;
; IN_PKT_BURSTWRAP_H            ; 59    ; Signed Integer                                                                                                                      ;
; IN_PKT_BURST_SIZE_L           ; 60    ; Signed Integer                                                                                                                      ;
; IN_PKT_BURST_SIZE_H           ; 62    ; Signed Integer                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_L      ; 85    ; Signed Integer                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_H      ; 86    ; Signed Integer                                                                                                                      ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                      ;
; IN_PKT_BURST_TYPE_L           ; 63    ; Signed Integer                                                                                                                      ;
; IN_PKT_BURST_TYPE_H           ; 64    ; Signed Integer                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_L       ; 87    ; Signed Integer                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_H       ; 89    ; Signed Integer                                                                                                                      ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                      ;
; IN_ST_DATA_W                  ; 90    ; Signed Integer                                                                                                                      ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                      ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                      ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                      ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                      ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                      ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                      ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                      ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                      ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W                  ; 11    ; Signed Integer                                                                                                                      ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                      ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                      ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                      ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                      ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                      ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                      ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                      ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                      ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                      ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                      ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                      ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                      ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                      ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                      ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                      ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                      ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                      ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                                      ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                      ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                      ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                                      ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                      ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                                      ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                      ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                      ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                      ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                      ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                      ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                      ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                      ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                      ;
; OUT_PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                      ;
; OUT_PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                      ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                      ;
; OUT_PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                      ;
; OUT_PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                      ;
; OUT_ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W                  ; 11    ; Signed Integer                                                                                                                      ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                      ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                      ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                      ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                      ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                      ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_008:avalon_st_adapter_008 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:hps_only_master_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 102   ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 102   ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 100   ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 100   ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 99    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 95    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 112   ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 109   ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 105   ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 105   ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 101   ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 103   ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 103   ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 104   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 255   ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 8     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_ORI_BURST_SIZE_H        ; 153   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L        ; 151   ; Signed Integer                                                                                                           ;
; PKT_QOS_H                   ; 138   ; Signed Integer                                                                                                           ;
; PKT_QOS_L                   ; 138   ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H             ; 141   ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L             ; 141   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H       ; 150   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L       ; 149   ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST             ; 137   ; Signed Integer                                                                                                           ;
; PKT_CACHE_H                 ; 148   ; Signed Integer                                                                                                           ;
; PKT_CACHE_L                 ; 145   ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H         ; 136   ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L         ; 136   ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H         ; 135   ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L         ; 131   ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H            ; 130   ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L            ; 129   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H            ; 144   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L            ; 142   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H            ; 128   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L            ; 126   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H             ; 125   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L             ; 118   ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H              ; 117   ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L              ; 110   ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                  ; 103   ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                  ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE         ; 109   ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK              ; 108   ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ   ; 104   ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED            ; 105   ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE             ; 106   ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ              ; 107   ; Signed Integer                                                                                                           ;
; PKT_DATA_H                  ; 63    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                  ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H                ; 71    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L                ; 64    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H                ; 139   ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L                ; 139   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H               ; 140   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L               ; 140   ; Signed Integer                                                                                                           ;
; ST_DATA_W                   ; 154   ; Signed Integer                                                                                                           ;
; ADDR_WIDTH                  ; 32    ; Signed Integer                                                                                                           ;
; RDATA_WIDTH                 ; 64    ; Signed Integer                                                                                                           ;
; WDATA_WIDTH                 ; 64    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W                ; 2     ; Signed Integer                                                                                                           ;
; AXI_SLAVE_ID_W              ; 8     ; Signed Integer                                                                                                           ;
; ADDR_USER_WIDTH             ; 5     ; Signed Integer                                                                                                           ;
; WRITE_ACCEPTANCE_CAPABILITY ; 8     ; Signed Integer                                                                                                           ;
; READ_ACCEPTANCE_CAPABILITY  ; 8     ; Signed Integer                                                                                                           ;
; PASS_ID_TO_SLAVE            ; 0     ; Signed Integer                                                                                                           ;
; AXI_VERSION                 ; AXI3  ; String                                                                                                                   ;
; RESPONSE_W                  ; 2     ; Signed Integer                                                                                                           ;
; AXI_WSTRB_W                 ; 8     ; Signed Integer                                                                                                           ;
; PKT_DATA_W                  ; 64    ; Signed Integer                                                                                                           ;
; NUMSYMBOLS                  ; 8     ; Signed Integer                                                                                                           ;
; DATA_USER_WIDTH             ; 1     ; Signed Integer                                                                                                           ;
; AXI_LOCK_WIDTH              ; 2     ; Signed Integer                                                                                                           ;
; AXI_BURST_LENGTH_WIDTH      ; 4     ; Signed Integer                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                                     ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                     ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                     ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                     ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                     ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                     ;
; IN_DATA_W         ; 44    ; Signed Integer                                                                                                                                                                                     ;
; OUT_DATA_W        ; 35    ; Signed Integer                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 8     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 155   ; Signed Integer                                                                                                                                                        ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                        ;
; DATA_WIDTH          ; 155   ; Signed Integer                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 155   ; Signed Integer                                                                                                                                                       ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                       ;
; DATA_WIDTH          ; 155   ; Signed Integer                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router|soc_system_mm_interconnect_2_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_002|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 104   ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 103   ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 103   ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                     ;
; MAX_OUTSTANDING_RESPONSES ; 16    ; Signed Integer                                                                                                                     ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                     ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                     ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                     ;
; PREVENT_HAZARDS           ; 1     ; Signed Integer                                                                                                                     ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                     ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                     ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 81    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 82    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 89    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 90    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 92    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 113   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 114   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 93    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 94    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 115   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 117   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 118   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 149   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 150   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 151   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 153   ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 154   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 81    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 82    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 89    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 90    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 92    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 113   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 114   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 93    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 94    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 115   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 117   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 118   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 149   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 150   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 151   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 153   ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 154   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 117   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 118   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 125   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 126   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 128   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 149   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 150   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 129   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 130   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 151   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 153   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 154   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 117   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 118   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 125   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 126   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 128   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 149   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 150   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 129   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 130   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 151   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 153   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 154   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_translator:f2sdram_only_master_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 27    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 256   ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 8     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 32    ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 32    ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 5     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 13    ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 256   ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:f2sdram_only_master_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 96    ; Signed Integer                                                                                                                    ;
; PKT_QOS_L                 ; 96    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 94    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 94    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 93    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 93    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                    ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 87    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 86    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 13    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 347   ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 255   ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 287   ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 256   ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 319   ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 288   ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 324   ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 320   ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 321   ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 322   ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 323   ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 349   ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 349   ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 350   ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 350   ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 339   ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 339   ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 338   ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 326   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 354   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 352   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 360   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 359   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 342   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 340   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 361   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 363   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 364   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 256   ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 13    ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 32    ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 32    ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 365   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 13    ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 365   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 15    ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 365   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router:router|soc_system_mm_interconnect_3_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router_001:router_001|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 86    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 87    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 87    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 88    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 90    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 107   ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 108   ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 91    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 92    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 109   ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 111   ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                        ;
; IN_ST_DATA_W                  ; 112   ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 288   ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 319   ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_H                ; 255   ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 256   ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 287   ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 320   ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 326   ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 338   ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 340   ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 342   ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 359   ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 360   ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 325   ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 343   ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 344   ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 361   ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 363   ; Signed Integer                                                                                                                        ;
; OUT_ST_DATA_W                 ; 364   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 13    ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 288   ; Signed Integer                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 319   ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_H                 ; 255   ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 256   ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 287   ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 320   ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 326   ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 338   ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 339   ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 339   ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 340   ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 342   ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 359   ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 360   ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 325   ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 343   ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 344   ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 361   ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 363   ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 322   ; Signed Integer                                                                                                                        ;
; IN_ST_DATA_W                  ; 364   ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 86    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                        ;
; OUT_ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 258   ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 258   ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 258   ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                      ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                      ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                      ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                      ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_00n1      ; Untyped                                                                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                           ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                           ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------+-----------------------+------------+----------------------------------+
; File                                                                                                  ; Location              ; Library    ; Checksum                         ;
+-------------------------------------------------------------------------------------------------------+-----------------------+------------+----------------------------------+
; soc_system/synthesis/submodules/altera_avalon_mm_bridge.v                                             ; Project Directory     ; soc_system ; fbaa390482dd7a1a7ceefc8ba660094f ;
; soc_system/synthesis/submodules/altera_avalon_packets_to_master.v                                     ; Project Directory     ; soc_system ; 5795a7a2c30fbafb73117c37dbc588f6 ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; Project Directory     ; soc_system ; 7ca9ebf5ee0927cc581c8ed8ca74d204 ;
; soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                   ; Project Directory     ; soc_system ; 59b4e93c5b17fe65ff37e0b2159fe03e ;
; soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                      ; Project Directory     ; soc_system ; 0f98076815ad09e58a930c39c18529f2 ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                                      ; Project Directory     ; soc_system ; 452aa3851ecf1935fa2102a5a315bb5a ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v                                       ; Project Directory     ; soc_system ; 051ba8af06196d32ffe0bc171b5a8d59 ;
; soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                                     ; Project Directory     ; soc_system ; 739669806284c84696d0dd10174dd69c ;
; soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                   ; Project Directory     ; soc_system ; 4e7ebdb84d7e731936b159f7783eec21 ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                      ; Project Directory     ; soc_system ; 9f8632ce8b795d9d32f8307cfd3b7d4a ;
; soc_system/synthesis/submodules/altera_jtag_dc_streaming.v                                            ; Project Directory     ; soc_system ; 889689b8e2222d3a85a80a15eb5c103c ;
; soc_system/synthesis/submodules/altera_jtag_sld_node.v                                                ; Project Directory     ; soc_system ; e183d956905b440118bdea0f3b772658 ;
; soc_system/synthesis/submodules/altera_jtag_streaming.v                                               ; Project Directory     ; soc_system ; 7521944ea4912110ceaae870aac54fd3 ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                    ; Project Directory     ; soc_system ; 3f9f37065ab697e9c554e8f38ae49ef7 ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; Project Directory     ; soc_system ; b43892e383992e1f0a37d461437990c2 ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                        ; Project Directory     ; soc_system ; d4c2754e9dace13e95bc70bc0bdee13f ;
; soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                         ; Project Directory     ; soc_system ; e05212c656c2ae481dc9d0c14842b051 ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; Project Directory     ; soc_system ; cdca7e12e78aaf1054c9b0926b8fab2a ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                   ; Project Directory     ; soc_system ; 7619891180918f0758d9317496fc235c ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; Project Directory     ; soc_system ; 51d9780fb8799afe06cd227a9d776308 ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; Project Directory     ; soc_system ; 6ea83f32545621f477bb913a7caeb047 ;
; soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                         ; Project Directory     ; soc_system ; 00a5933da97ef4c9571f5256a7da46b2 ;
; soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                    ; Project Directory     ; soc_system ; 2edbe68f975f3f141a90a04ce6453a51 ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; Project Directory     ; soc_system ; 4f2ae65403e9801e2e089343e98362b2 ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; Project Directory     ; soc_system ; 9bf67a94a015f8be15c85711f191c6c9 ;
; soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                      ; Project Directory     ; soc_system ; 0892a7c015545d6a36cff209e92e15d9 ;
; soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; Project Directory     ; soc_system ; ea5d3fadcd18445e3a1b39f8e45aae00 ;
; soc_system/synthesis/submodules/altera_reset_controller.v                                             ; Project Directory     ; soc_system ; ed2935609a7c24d7b757ab57a1e9dc96 ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                                           ; Project Directory     ; soc_system ; fa0c13e06be5ff8788b3854d9b2db8c6 ;
; soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                       ; Project Directory     ; soc_system ; 4297ddaf4676e917fc6c16045f7f1e3f ;
; soc_system/synthesis/submodules/interrupt_latency_counter.v                                           ; Project Directory     ; soc_system ; f2584354e910558482b19d4237d8c76f ;
; soc_system/synthesis/submodules/irq_detector.v                                                        ; Project Directory     ; soc_system ; 7a4ba039ab270f16028d69f372db0aa5 ;
; soc_system/synthesis/submodules/soc_system_button_pio.v                                               ; Project Directory     ; soc_system ; 21500352e3317abb9b33fd2ef70fd5fa ;
; soc_system/synthesis/submodules/soc_system_dipsw_pio.v                                                ; Project Directory     ; soc_system ; e799c276745d5d5bb9a6bd7e36908330 ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v                                      ; Project Directory     ; soc_system ; 388b47b6018ac54f27feef0a6fa0eef8 ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv                         ; Project Directory     ; soc_system ; 3ae9986dd13c4a06cc3adb5e50b970f1 ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv                         ; Project Directory     ; soc_system ; d3eaaf1c827064abc0c2b57f9bdaa3d1 ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv                          ; Project Directory     ; soc_system ; 3c74ed4e04b3e82a9ac0c83108beb441 ;
; soc_system/synthesis/submodules/soc_system_hps_0.v                                                    ; Project Directory     ; soc_system ; 3b3f1dcd3ce3fd0477cbf42a7837409d ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                                   ; Project Directory     ; soc_system ; b5511fca8cabbf82a6fdef834e8401b2 ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                             ; Project Directory     ; soc_system ; 3991cdedf9c96212c8a9cd9347ab7bd7 ;
; soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                              ; Project Directory     ; soc_system ; 00cf6c01cc21959c805e44b08ad4d78c ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv                                          ; Project Directory     ; soc_system ; 398c86aa765fe9cfacc60416186d4c14 ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv                                          ; Project Directory     ; soc_system ; 657d6e5422e0391ec1ef201f0258b264 ;
; soc_system/synthesis/submodules/soc_system_jtag_uart.v                                                ; Project Directory     ; soc_system ; 7a05eada359f371b50a991b0a5a67494 ;
; soc_system/synthesis/submodules/soc_system_led_pio.v                                                  ; Project Directory     ; soc_system ; 25b0d4b686a8638a0d997f13738f0895 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                        ; Project Directory     ; soc_system ; 2d2210930d4c8849e3c6747b12d271f8 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                      ; Project Directory     ; soc_system ; 0a1700ba99ccda626c54c1ec7c6f886f ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; Project Directory     ; soc_system ; f63ed00f7a98138fe57e818148773045 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                             ; Project Directory     ; soc_system ; 94c50ec864211d59489462164b17a193 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                               ; Project Directory     ; soc_system ; 9b5a141bf8fc90b9e33c0ef503a68281 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                                ; Project Directory     ; soc_system ; 54b9356b52b91f54679094044be7c9ed ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                            ; Project Directory     ; soc_system ; 9d6820791da6eb355e7749ab85a05ed8 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                             ; Project Directory     ; soc_system ; e28d65062d9b8e3fbb79145ff228a089 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                               ; Project Directory     ; soc_system ; 2f87685cb0d7c93635223d1fc69151a3 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                        ; Project Directory     ; soc_system ; 80e971cbace82f3ecc26a499ef482c11 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_008.v                  ; Project Directory     ; soc_system ; 084a483457fe88aa802852ff0804103d ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_008_error_adapter_0.sv ; Project Directory     ; soc_system ; f4b9d4fbd4ca953efe3391335072a9ae ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                             ; Project Directory     ; soc_system ; f0aec3c7152aca709d26bd075a604f24 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv                         ; Project Directory     ; soc_system ; d7c4fb2dc5949e51c681d26acabf5d97 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                               ; Project Directory     ; soc_system ; b08413fe053155840c4b4eb68c85bb59 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_008.sv                           ; Project Directory     ; soc_system ; 2f95e434e5ed28764d64d7eaaa6c0e89 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                                ; Project Directory     ; soc_system ; b55c1fbcb7365ff180ac3dd804f2f399 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv                            ; Project Directory     ; soc_system ; 28b1f0afb51dd49723a3267c9103557b ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv                            ; Project Directory     ; soc_system ; 266ac827758ad1a184ee39781137d1a2 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv                            ; Project Directory     ; soc_system ; 5fc223bef2b48a3c069edd856173374d ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv                            ; Project Directory     ; soc_system ; fd3b3ffde32f9d26b8b9906f39143b4e ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                             ; Project Directory     ; soc_system ; a69e36ba35abf0554c154420467134fc ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_008.sv                         ; Project Directory     ; soc_system ; 70b46016ef2ae60c0216cb02eb819702 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                               ; Project Directory     ; soc_system ; cdce5f0fddc5398337ec67812473b0a5 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv                           ; Project Directory     ; soc_system ; 2d200afccebc2b275adaf47b1f8bb071 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v                                        ; Project Directory     ; soc_system ; 8d8a732577ebcb1ed05685f9b0aa6215 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv                             ; Project Directory     ; soc_system ; 6a1408aecd025c41c23a9351febccad0 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv                               ; Project Directory     ; soc_system ; 78d8458d141ec4560b0ff21fdf5d0e31 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv                                ; Project Directory     ; soc_system ; 1a542261b32dd7a6528c656b3983c3f9 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv                            ; Project Directory     ; soc_system ; aa967dcd4f130f93df8c478cbb9d20cb ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv                             ; Project Directory     ; soc_system ; b566c28a0f0937c34bc87b3b0ca414dc ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv                               ; Project Directory     ; soc_system ; 019279b4d582011818df9b487477ffc3 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v                                        ; Project Directory     ; soc_system ; f511b54f1bb894d73ddc3ef4dd797ddd ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v                      ; Project Directory     ; soc_system ; 3a9c0755182ac8263357de7b7b6bb3ab ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv     ; Project Directory     ; soc_system ; 4a8fc3d70f6af144d2b15b0f42775bc0 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv                             ; Project Directory     ; soc_system ; 726d8cfa632433d293bfa5ec0996e27e ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv                               ; Project Directory     ; soc_system ; 4ff32a815582ba72da17c52f8dcd7cf1 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv                                ; Project Directory     ; soc_system ; ea9bba1d948a45125a1bbc491a2bc7b0 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv                            ; Project Directory     ; soc_system ; 3d88bfe169f77b00b94cd693d3be1f51 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv                               ; Project Directory     ; soc_system ; 4fd8e1cc989586f05bf48ef05400ef6d ;
; soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v                                         ; Project Directory     ; soc_system ; 10b65890189cdccf73b50adcbacb4310 ;
; soc_system/synthesis/submodules/soc_system_onchip_memory2_1.v                                         ; Project Directory     ; soc_system ; aa31262e6b9aeb600ad16c3681610013 ;
; soc_system/synthesis/submodules/soc_system_pio_0.v                                                    ; Project Directory     ; soc_system ; c4c7a042d636e11118c4972654355da8 ;
; soc_system/synthesis/submodules/soc_system_spi_0.v                                                    ; Project Directory     ; soc_system ; 8be430cde5ce0fc515e75123af4cbc58 ;
; soc_system/synthesis/submodules/soc_system_sysid_qsys.v                                               ; Project Directory     ; soc_system ; 93622989fe3cdc52ca0429ec2b727b93 ;
; soc_system/synthesis/submodules/soc_system_uart_0.v                                                   ; Project Directory     ; soc_system ; 1c18af01f0e3614d02e5e35c1c73f085 ;
; soc_system/synthesis/submodules/state_machine_counter.v                                               ; Project Directory     ; soc_system ; 66d910c39eb375d72672e285b25d829d ;
; db/a_dpfifo_5771.tdf                                                                                  ; Project Directory     ; work       ; 0ab54f678e6e4ba651ccd2ee4a17fc6c ;
; db/a_fefifo_7cf.tdf                                                                                   ; Project Directory     ; work       ; 505123d8523e2086da60ce053336170e ;
; db/altsyncram_7pu1.tdf                                                                                ; Project Directory     ; work       ; 8e9015fc26069bb0cb802245b9efb4a3 ;
; db/altsyncram_g572.tdf                                                                                ; Project Directory     ; work       ; 9237c068fde26dbb6b932367663ddb94 ;
; db/altsyncram_j072.tdf                                                                                ; Project Directory     ; work       ; 21016c28ff28eb09e23d63e951933e41 ;
; db/cntr_jgb.tdf                                                                                       ; Project Directory     ; work       ; 0e9c9e4d0a09f80e888fed1e83183709 ;
; db/cntr_vg7.tdf                                                                                       ; Project Directory     ; work       ; 9501a8d09cee6e51406d574e6d40c5d2 ;
; db/scfifo_3291.tdf                                                                                    ; Project Directory     ; work       ; eb765898974f0fbd819bb8fb07e578df ;
; soc_system/synthesis/soc_system.v                                                                     ; Project Directory     ; work       ; 24b97cbb6407dd39d280140de998c3d3 ;
; libraries/megafunctions/a_dpfifo.inc                                                                  ; Quartus Prime Install ; work       ; 37c2d0bb70d5a3f83a4aa09e62c75080 ;
; libraries/megafunctions/a_f2fifo.inc                                                                  ; Quartus Prime Install ; work       ; cebe3836bad826c95e765f77477e8a8b ;
; libraries/megafunctions/a_fffifo.inc                                                                  ; Quartus Prime Install ; work       ; aa34dd03c645beef0c31a3e4ef186db4 ;
; libraries/megafunctions/a_i2fifo.inc                                                                  ; Quartus Prime Install ; work       ; bfe272f05af0cf849bd8b4748efceffe ;
; libraries/megafunctions/a_rdenreg.inc                                                                 ; Quartus Prime Install ; work       ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/a_regfifo.inc                                                                 ; Quartus Prime Install ; work       ; 8b2977668c08752c10a1f1977c9b9ee6 ;
; libraries/megafunctions/aglobal181.inc                                                                ; Quartus Prime Install ; work       ; 5e51ccbc7a52298c3a01f3b5bfb59350 ;
; libraries/megafunctions/alt_jtag_atlantic.v                                                           ; Quartus Prime Install ; work       ; 3b7a746629bdaca6f63435e87fa10b78 ;
; libraries/megafunctions/altdpram.inc                                                                  ; Quartus Prime Install ; work       ; 229c034d72d6c571b2f9af0f2aa5d997 ;
; libraries/megafunctions/altera_std_synchronizer.v                                                     ; Quartus Prime Install ; work       ; dd6b942aa04464e017ab0b3420e78618 ;
; libraries/megafunctions/altram.inc                                                                    ; Quartus Prime Install ; work       ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc                                                                    ; Quartus Prime Install ; work       ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf                                                                ; Quartus Prime Install ; work       ; 48fbb9e7300eb083732aeb85f77fd8a1 ;
; libraries/megafunctions/lpm_decode.inc                                                                ; Quartus Prime Install ; work       ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc                                                                   ; Quartus Prime Install ; work       ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/scfifo.tdf                                                                    ; Quartus Prime Install ; work       ; 652ae8117a8bf29f3cb57aa20e025615 ;
; libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                 ; Quartus Prime Install ; work       ; c9470442b497e59f424c132aaa5f1c62 ;
; libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                             ; Quartus Prime Install ; work       ; 5c888fd693c6d8dd940c5fb354eeafd0 ;
; libraries/megafunctions/sld_virtual_jtag_basic.v                                                      ; Quartus Prime Install ; work       ; 0fdf495556fe43c24cb2e4eb80cdbb0d ;
; libraries/megafunctions/stratix_ram_block.inc                                                         ; Quartus Prime Install ; work       ; e3a03868917f0b3dd57b6ed1dd195f22 ;
+-------------------------------------------------------------------------------------------------------+-----------------------+------------+----------------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition soc_system:u0 ;
+------------------------------------------------------+--------+
; Type                                                 ; Count  ;
+------------------------------------------------------+--------+
; arriav_ff                                            ; 4212   ;
;     CLR                                              ; 964    ;
;     CLR SCLR                                         ; 32     ;
;     CLR SLD                                          ; 28     ;
;     ENA                                              ; 330    ;
;     ENA CLR                                          ; 1408   ;
;     ENA CLR SCLR                                     ; 47     ;
;     ENA CLR SLD                                      ; 1195   ;
;     ENA SCLR                                         ; 36     ;
;     ENA SLD                                          ; 78     ;
;     plain                                            ; 94     ;
; arriav_hps_interface_boot_from_fpga                  ; 1      ;
; arriav_hps_interface_clocks_resets                   ; 1      ;
; arriav_hps_interface_dbg_apb                         ; 1      ;
; arriav_hps_interface_fpga2hps                        ; 1      ;
; arriav_hps_interface_fpga2sdram                      ; 1      ;
; arriav_hps_interface_hps2fpga                        ; 1      ;
; arriav_hps_interface_hps2fpga_light_weight           ; 1      ;
; arriav_hps_interface_interrupts                      ; 1      ;
; arriav_hps_interface_stm_event                       ; 1      ;
; arriav_hps_interface_tpiu_trace                      ; 1      ;
; arriav_lcell_comb                                    ; 4330   ;
;     arith                                            ; 586    ;
;         0 data inputs                                ; 4      ;
;         1 data inputs                                ; 529    ;
;         2 data inputs                                ; 27     ;
;         3 data inputs                                ; 10     ;
;         4 data inputs                                ; 14     ;
;         5 data inputs                                ; 2      ;
;     extend                                           ; 45     ;
;         7 data inputs                                ; 45     ;
;     normal                                           ; 3699   ;
;         0 data inputs                                ; 2      ;
;         1 data inputs                                ; 52     ;
;         2 data inputs                                ; 390    ;
;         3 data inputs                                ; 567    ;
;         4 data inputs                                ; 1268   ;
;         5 data inputs                                ; 756    ;
;         6 data inputs                                ; 664    ;
; blackbox                                             ; 1      ;
;                 oc_system_hps_0_hps_io_border:border ; 1      ;
; boundary_port                                        ; 482    ;
; stratixv_ram_block                                   ; 120    ;
;                                                      ;        ;
; Max LUT depth                                        ; 7.00   ;
; Average LUT depth                                    ; 2.30   ;
+------------------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "soc_system_hps_0_hps_io_border:border" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |DE10_Standard_GHRD                                                                           ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD                                                                                                                                                                                                                                                                                                                                                    ; DE10_Standard_GHRD                                ; work         ;
;    |soc_system:u0|                                                                            ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0                                                                                                                                                                                                                                                                                                                                      ; soc_system                                        ; work         ;
;       |soc_system_hps_0:hps_0|                                                                ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0                                  ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                     ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io                           ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                           ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border                    ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                           ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                   ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                    ;
; IP_TOOL_VERSION                       ; 18.1                  ; -    ; -                                                                                                    ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                    ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                    ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                    ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                      ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                       ;
; IP_TOOL_VERSION                       ; 18.1                             ; -    ; -                                                                                       ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                       ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                      ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                     ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                     ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                     ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                   ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                   ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                   ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                   ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                   ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                   ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                   ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                   ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                  ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                        ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                        ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                        ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                        ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                        ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                        ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                        ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                        ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                        ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                        ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                                        ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                        ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                        ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                        ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                ;
; TB_RATE                              ; FULL             ; String                                                                                                                                ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                            ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                          ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                          ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                  ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                  ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                  ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                  ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                  ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                                  ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                                  ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                                  ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                          ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                          ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                          ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                          ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                          ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                          ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                  ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                          ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                  ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                          ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                          ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                          ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                        ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                        ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                        ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                       ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                     ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                     ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                          ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                          ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                          ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                          ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                          ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                    ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                          ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                          ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                          ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                          ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                          ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                          ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                          ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                          ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                          ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                          ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                          ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                          ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                          ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                          ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                  ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                  ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                  ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                  ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                  ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                  ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                  ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                  ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                  ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                  ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                  ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                  ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                  ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                  ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                  ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                  ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                  ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                  ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                  ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                  ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                  ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                  ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                  ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TCWL                        ; TCWL_7                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TFAW                        ; TFAW_18                                                          ; String                                                                                                                  ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                  ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                  ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                  ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                  ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                  ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                  ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                  ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                  ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                  ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                  ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                  ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                          ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                          ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                          ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                          ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                          ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                    ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                          ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                  ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                          ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                  ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                          ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border ;
+------------------------------------+--------------------------------------------------+
; Type                               ; Count                                            ;
+------------------------------------+--------------------------------------------------+
; arriav_clk_phase_select            ; 46                                               ;
; arriav_ddio_in                     ; 32                                               ;
; arriav_ddio_oe                     ; 4                                                ;
; arriav_ddio_out                    ; 252                                              ;
; arriav_delay_chain                 ; 124                                              ;
; arriav_dll                         ; 1                                                ;
; arriav_dqs_config                  ; 4                                                ;
; arriav_dqs_delay_chain             ; 4                                                ;
; arriav_dqs_enable_ctrl             ; 4                                                ;
; arriav_ff                          ; 36                                               ;
;     plain                          ; 36                                               ;
; arriav_hps_peripheral_emac         ; 1                                                ;
; arriav_hps_peripheral_gpio         ; 1                                                ;
; arriav_hps_peripheral_i2c          ; 2                                                ;
; arriav_hps_peripheral_qspi         ; 1                                                ;
; arriav_hps_peripheral_sdmmc        ; 1                                                ;
; arriav_hps_peripheral_spi_master   ; 2                                                ;
; arriav_hps_peripheral_uart         ; 1                                                ;
; arriav_hps_peripheral_usb          ; 1                                                ;
; arriav_hps_sdram_pll               ; 1                                                ;
; arriav_io_config                   ; 40                                               ;
; arriav_io_ibuf                     ; 36                                               ;
; arriav_io_obuf                     ; 80                                               ;
; arriav_ir_fifo_userdes             ; 32                                               ;
; arriav_lcell_comb                  ; 1                                                ;
;     normal                         ; 1                                                ;
;         0 data inputs              ; 1                                                ;
; arriav_leveling_delay_chain        ; 40                                               ;
; arriav_lfifo                       ; 4                                                ;
; arriav_mem_phy                     ; 1                                                ;
; arriav_read_fifo_read_clock_select ; 32                                               ;
; arriav_vfifo                       ; 4                                                ;
; boundary_port                      ; 134                                              ;
; cyclonev_hmc                       ; 1                                                ;
; cyclonev_termination               ; 1                                                ;
; cyclonev_termination_logic         ; 1                                                ;
; stratixv_pseudo_diff_out           ; 5                                                ;
;                                    ;                                                  ;
; Max LUT depth                      ; 0.00                                             ;
; Average LUT depth                  ; 0.00                                             ;
+------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_reset:hps_reset_inst"                                                                                                                                                                                       ;
+-------+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type            ; Severity ; Details                                                                                                                                                                                               ;
+-------+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; probe ; Partition Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. Constants will not propagate across partition boundaries ;
+-------+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_irq_mapper_002:irq_mapper_002" ;
+-------+-------+----------+---------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                 ;
+-------+-------+----------+---------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                  ;
; reset ; Input ; Info     ; Explicitly unconnected                                  ;
+-------+-------+----------+---------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_irq_mapper_001:irq_mapper_001" ;
+-------+-------+----------+---------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                 ;
+-------+-------+----------+---------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                  ;
; reset ; Input ; Info     ; Explicitly unconnected                                  ;
+-------+-------+----------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                            ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                         ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                            ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router_001:router_001|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router:router|soc_system_mm_interconnect_3_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:f2sdram_only_master_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_translator:f2sdram_only_master_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                          ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router|soc_system_mm_interconnect_2_router_default_decode:the_default_decode" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                         ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_src_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[150..149] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; out_data[63..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; out_data[136]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; out_valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; csr_address        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_read           ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_write          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_readdata       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; csr_writedata      ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; almost_full_data   ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; almost_empty_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; out_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_empty          ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_error          ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_channel        ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[150..149] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; out_data[136]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; csr_address        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_read           ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_write          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_readdata       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_writedata      ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; almost_full_data   ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; almost_empty_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; out_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_error          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_channel        ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[43..35]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; out_data[34..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; awqos    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; awregion ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wuser    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; buser    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; arqos    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; arregion ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ruser    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:hps_only_master_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                          ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                     ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                       ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                          ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                     ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[21..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_011:router_011|soc_system_mm_interconnect_1_router_011_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_010:router_010|soc_system_mm_interconnect_1_router_010_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_1_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:uart_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ilc_avalon_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_1_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ilc_avalon_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:fpga_only_master_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_bridge_0_m0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                 ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                 ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                 ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                 ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                          ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                     ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                     ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                     ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                     ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                     ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_uart_0:uart_0"                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_spi_0:spi_0"                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; irq           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0" ;
+-------------+--------+----------+---------------------------------------------+
; Port        ; Type   ; Severity ; Details                                     ;
+-------------+--------+----------+---------------------------------------------+
; s0_response ; Output ; Info     ; Explicitly unconnected                      ;
; m0_response ; Input  ; Info     ; Stuck at GND                                ;
+-------------+--------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic"                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart:jtag_uart"                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:hps_only_master" ;
+--------------------+--------+----------+-------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                         ;
+--------------------+--------+----------+-------------------------------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected                          ;
+--------------------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                      ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                        ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                        ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                   ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                               ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                              ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                              ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                              ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                        ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"                   ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0" ;
+-------------+--------+----------+--------------------------------+
; Port        ; Type   ; Severity ; Details                        ;
+-------------+--------+----------+--------------------------------+
; h2f_AWID    ; Output ; Info     ; Explicitly unconnected         ;
; h2f_AWADDR  ; Output ; Info     ; Explicitly unconnected         ;
; h2f_AWLEN   ; Output ; Info     ; Explicitly unconnected         ;
; h2f_AWSIZE  ; Output ; Info     ; Explicitly unconnected         ;
; h2f_AWBURST ; Output ; Info     ; Explicitly unconnected         ;
; h2f_AWLOCK  ; Output ; Info     ; Explicitly unconnected         ;
; h2f_AWCACHE ; Output ; Info     ; Explicitly unconnected         ;
; h2f_AWPROT  ; Output ; Info     ; Explicitly unconnected         ;
; h2f_AWVALID ; Output ; Info     ; Explicitly unconnected         ;
; h2f_AWREADY ; Input  ; Info     ; Explicitly unconnected         ;
; h2f_WID     ; Output ; Info     ; Explicitly unconnected         ;
; h2f_WDATA   ; Output ; Info     ; Explicitly unconnected         ;
; h2f_WSTRB   ; Output ; Info     ; Explicitly unconnected         ;
; h2f_WLAST   ; Output ; Info     ; Explicitly unconnected         ;
; h2f_WVALID  ; Output ; Info     ; Explicitly unconnected         ;
; h2f_WREADY  ; Input  ; Info     ; Explicitly unconnected         ;
; h2f_BID     ; Input  ; Info     ; Explicitly unconnected         ;
; h2f_BRESP   ; Input  ; Info     ; Explicitly unconnected         ;
; h2f_BVALID  ; Input  ; Info     ; Explicitly unconnected         ;
; h2f_BREADY  ; Output ; Info     ; Explicitly unconnected         ;
; h2f_ARID    ; Output ; Info     ; Explicitly unconnected         ;
; h2f_ARADDR  ; Output ; Info     ; Explicitly unconnected         ;
; h2f_ARLEN   ; Output ; Info     ; Explicitly unconnected         ;
; h2f_ARSIZE  ; Output ; Info     ; Explicitly unconnected         ;
; h2f_ARBURST ; Output ; Info     ; Explicitly unconnected         ;
; h2f_ARLOCK  ; Output ; Info     ; Explicitly unconnected         ;
; h2f_ARCACHE ; Output ; Info     ; Explicitly unconnected         ;
; h2f_ARPROT  ; Output ; Info     ; Explicitly unconnected         ;
; h2f_ARVALID ; Output ; Info     ; Explicitly unconnected         ;
; h2f_ARREADY ; Input  ; Info     ; Explicitly unconnected         ;
; h2f_RID     ; Input  ; Info     ; Explicitly unconnected         ;
; h2f_RDATA   ; Input  ; Info     ; Explicitly unconnected         ;
; h2f_RRESP   ; Input  ; Info     ; Explicitly unconnected         ;
; h2f_RLAST   ; Input  ; Info     ; Explicitly unconnected         ;
; h2f_RVALID  ; Input  ; Info     ; Explicitly unconnected         ;
; h2f_RREADY  ; Output ; Info     ; Explicitly unconnected         ;
+-------------+--------+----------+--------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master" ;
+--------------------+--------+----------+--------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                          ;
+--------------------+--------+----------+--------------------------------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected                           ;
+--------------------+--------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                        ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                   ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                          ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                             ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                            ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                            ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                            ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                            ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                            ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                            ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                            ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                            ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                            ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                            ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                            ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                            ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                            ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                            ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                            ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                            ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                            ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master" ;
+--------------------+--------+----------+-----------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                             ;
+--------------------+--------+----------+-----------------------------------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected                              ;
+--------------------+--------+----------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[2].state_machine_counter" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                 ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------+
; c_idle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                 ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------+
; c_idle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                 ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------+
; c_idle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0"                                                                                                                                                                                           ;
+----------------------------------------------+------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                         ; Type             ; Severity ; Details                                                                                                                                                ;
+----------------------------------------------+------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n                                ; Partition Input  ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                                 ;
; pio_0_external_connection_out_port[31..27]   ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away.                                       ;
; pio_0_external_connection_out_port[24..2]    ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away.                                       ;
; pio_0_external_connection_out_port[0]        ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away.                                       ;
; onchip_memory2_0_s2_chipselect               ; Partition Input  ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                                 ;
; onchip_memory2_0_s2_clken                    ; Partition Input  ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                                 ;
; onchip_memory2_0_s2_readdata                 ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away.                                       ;
; onchip_memory2_0_s2_byteenable               ; Partition Input  ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                                 ;
; onchip_memory2_1_s2_chipselect               ; Partition Input  ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                                 ;
; onchip_memory2_1_s2_clken                    ; Partition Input  ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                                 ;
; onchip_memory2_1_s2_readdata[31..18]         ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away.                                       ;
; onchip_memory2_1_s2_byteenable               ; Partition Input  ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                                 ;
; led_pio_external_connection_export           ; Partition Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "led_pio_external_connection_export[9..9]" have no fanouts ;
; hps_0_f2h_stm_hw_events_stm_hwevents[27..23] ; Partition Input  ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                                 ;
; spi_0_external_MOSI                          ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away.                                       ;
; spi_0_external_SCLK                          ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away.                                       ;
; spi_0_external_SS_n                          ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away.                                       ;
+----------------------------------------------+------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pllinst"                                                                                                                                        ;
+----------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type             ; Severity ; Details                                                                                                                               ;
+----------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; rst      ; Partition Input  ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                ;
; outclk_2 ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away.                      ;
; locked   ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+----------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "f_measure:f_measure_inst|measure:measure_i5"                                                                                                        ;
+----------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type             ; Severity ; Details                                                                                                                               ;
+----------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; gate_out ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+----------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "f_measure:f_measure_inst|measure:measure_i4"                                                                                                        ;
+----------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type             ; Severity ; Details                                                                                                                               ;
+----------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; gate_out ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+----------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "f_measure:f_measure_inst|measure:measure_i3"                                                                                                        ;
+----------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type             ; Severity ; Details                                                                                                                               ;
+----------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; gate_out ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+----------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "f_measure:f_measure_inst|measure:measure_i2"                                                                                                        ;
+----------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type             ; Severity ; Details                                                                                                                               ;
+----------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; gate_out ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+----------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "f_measure:f_measure_inst|measure:measure_i1"                                                                                                        ;
+----------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type             ; Severity ; Details                                                                                                                               ;
+----------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; gate_out ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+----------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "f_measure:f_measure_inst|debounce_1:debounce_inst4"                                                                                                                                                    ;
+----------------+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type            ; Severity ; Details                                                                                                                                                                             ;
+----------------+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TIMEOUT        ; Partition Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TIMEOUT[2..1]  ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[15..3] ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[0]     ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                                                              ;
+----------------+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "f_measure:f_measure_inst|debounce_1:debounce_inst3"                                                                                                                                                    ;
+----------------+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type            ; Severity ; Details                                                                                                                                                                             ;
+----------------+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TIMEOUT        ; Partition Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TIMEOUT[7..6]  ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[15..8] ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[5..4]  ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[2..0]  ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[3]     ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                                                              ;
+----------------+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "f_measure:f_measure_inst|debounce_1:debounce_inst2"                                                                                                                                                     ;
+-----------------+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type            ; Severity ; Details                                                                                                                                                                             ;
+-----------------+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TIMEOUT         ; Partition Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TIMEOUT[8..6]   ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[4..2]   ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[15..11] ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[1..0]   ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[10]     ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[9]      ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[5]      ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                                                              ;
+-----------------+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "f_measure:f_measure_inst|debounce_1:debounce_inst1"                                                                                                                                                     ;
+-----------------+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type            ; Severity ; Details                                                                                                                                                                             ;
+-----------------+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TIMEOUT         ; Partition Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TIMEOUT[14..13] ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[8..7]   ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[12..9]  ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[2..0]   ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[15]     ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[6]      ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[5]      ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[4]      ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                                                              ;
; TIMEOUT[3]      ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                                                              ;
+-----------------+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 443                 ; 443              ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+------------------------------------------------------+
; Elapsed Time Per Partition                           ;
+---------------------------------------+--------------+
; Partition Name                        ; Elapsed Time ;
+---------------------------------------+--------------+
; soc_system:u0                         ; 00:00:16     ;
; soc_system_hps_0_hps_io_border:border ; 00:00:01     ;
+---------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Sep 02 15:47:02 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v
    Info (12023): Found entity 1: debounce File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/ip/debounce/debounce.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v
    Info (12023): Found entity 1: hps_reset File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v
    Info (12023): Found entity 1: altera_edge_detector File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/ip/edge_detect/altera_edge_detector.v Line: 1
Warning (12019): Can't analyze file -- file ip/intr_capturer/intr_capturer.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv
    Info (12023): Found entity 1: soc_system_irq_mapper_002 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv
    Info (12023): Found entity 1: soc_system_irq_mapper_001 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_3 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_avalon_st_adapter File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_rsp_mux File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_cmd_mux File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_cmd_demux File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_router_001_default_decode File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_3_router_001 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_router_default_decode File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_3_router File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_2 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_rsp_mux File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_rsp_demux File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_cmd_mux File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_cmd_demux File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_2_router_001 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_router_default_decode File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_2_router File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_008.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_008 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_008.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_008_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_008_error_adapter_0 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_008_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux_001 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_008.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_demux_008 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_008.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_demux File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_008.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux_008 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_008.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux_001 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_011_default_decode File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_011 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_010_default_decode File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_010 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_002 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_001 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_default_decode File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_uart_0.v
    Info (12023): Found entity 1: soc_system_uart_0_tx File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_uart_0.v Line: 21
    Info (12023): Found entity 2: soc_system_uart_0_rx_stimulus_source File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_uart_0.v Line: 194
    Info (12023): Found entity 3: soc_system_uart_0_rx File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_uart_0.v Line: 288
    Info (12023): Found entity 4: soc_system_uart_0_regs File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_uart_0.v Line: 547
    Info (12023): Found entity 5: soc_system_uart_0 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_uart_0.v Line: 793
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v
    Info (12023): Found entity 1: soc_system_sysid_qsys File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_spi_0.v
    Info (12023): Found entity 1: soc_system_spi_0 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_spi_0.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pio_0.v
    Info (12023): Found entity 1: soc_system_pio_0 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory2_1.v
    Info (12023): Found entity 1: soc_system_onchip_memory2_1 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v
    Info (12023): Found entity 1: soc_system_onchip_memory2_0 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v
    Info (12023): Found entity 1: soc_system_led_pio File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_led_pio.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v
    Info (12023): Found entity 1: soc_system_jtag_uart_sim_scfifo_w File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 21
    Info (12023): Found entity 2: soc_system_jtag_uart_scfifo_w File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 78
    Info (12023): Found entity 3: soc_system_jtag_uart_sim_scfifo_r File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 164
    Info (12023): Found entity 4: soc_system_jtag_uart_scfifo_r File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 243
    Info (12023): Found entity 5: soc_system_jtag_uart File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v
    Info (12023): Found entity 1: soc_system_hps_0 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_0_hps_io File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_0_hps_io_border File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_0_fpga_interfaces File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v
    Info (12023): Found entity 1: soc_system_f2sdram_only_master File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv
    Info (12023): Found entity 1: soc_system_f2sdram_only_master_p2b_adapter File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv
    Info (12023): Found entity 1: soc_system_f2sdram_only_master_b2p_adapter File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv
    Info (12023): Found entity 1: soc_system_f2sdram_only_master_timing_adt File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_dipsw_pio.v
    Info (12023): Found entity 1: soc_system_dipsw_pio File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_dipsw_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v
    Info (12023): Found entity 1: soc_system_button_pio File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_button_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/interrupt_latency_counter.v
    Info (12023): Found entity 1: interrupt_latency_counter File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/irq_detector.v
    Info (12023): Found entity 1: irq_detector File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/irq_detector.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/state_machine_counter.v
    Info (12023): Found entity 1: state_machine_counter File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/state_machine_counter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file ramtest.v
    Info (12023): Found entity 1: RAM_TEST File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/ramtest.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /whu/ei/cyclone5de10/project/osc/debounce_1.v
    Info (12023): Found entity 1: debounce_1 File: A:/whu/EI/Cyclone5DE10/project/osc/debounce_1.v Line: 13
Warning (10275): Verilog HDL Module Instantiation warning at f_measure.v(71): ignored dangling comma in List of Port Connections File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 71
Warning (10275): Verilog HDL Module Instantiation warning at f_measure.v(80): ignored dangling comma in List of Port Connections File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 80
Warning (10275): Verilog HDL Module Instantiation warning at f_measure.v(89): ignored dangling comma in List of Port Connections File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 89
Warning (10275): Verilog HDL Module Instantiation warning at f_measure.v(98): ignored dangling comma in List of Port Connections File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 98
Warning (10275): Verilog HDL Module Instantiation warning at f_measure.v(107): ignored dangling comma in List of Port Connections File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 107
Info (12021): Found 1 design units, including 1 entities, in source file /whu/ei/cyclone5de10/project/osc/f_measure.v
    Info (12023): Found entity 1: f_measure File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /whu/ei/cyclone5de10/project/osc/measure.v
    Info (12023): Found entity 1: measure File: A:/whu/EI/Cyclone5DE10/project/osc/measure.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /whu/ei/cyclone5de10/project/osc/ads8861.v
    Info (12023): Found entity 1: ADS8861 File: A:/whu/EI/Cyclone5DE10/project/osc/ADS8861.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for "reset_qual_n" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/ip/edge_detect/altera_edge_detector.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10037): Verilog HDL or VHDL warning at soc_system_spi_0.v(384): conditional expression evaluates to a constant File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_spi_0.v Line: 384
Warning (12125): Using design file de10_standard_ghrd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE10_Standard_GHRD File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 37
Info (12127): Elaborating entity "DE10_Standard_GHRD" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at de10_standard_ghrd.v(319): truncated value with size 32 to match size of target (6) File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 319
Warning (10230): Verilog HDL assignment warning at de10_standard_ghrd.v(337): truncated value with size 32 to match size of target (18) File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 337
Warning (10230): Verilog HDL assignment warning at de10_standard_ghrd.v(338): truncated value with size 32 to match size of target (1) File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 338
Warning (10230): Verilog HDL assignment warning at de10_standard_ghrd.v(339): truncated value with size 32 to match size of target (1) File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 339
Warning (10230): Verilog HDL assignment warning at de10_standard_ghrd.v(362): truncated value with size 32 to match size of target (10) File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 362
Warning (10230): Verilog HDL assignment warning at de10_standard_ghrd.v(406): truncated value with size 32 to match size of target (9) File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 406
Warning (10230): Verilog HDL assignment warning at de10_standard_ghrd.v(421): truncated value with size 32 to match size of target (9) File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 421
Warning (10034): Output port "HEX0" at de10_standard_ghrd.v(56) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 56
Warning (10034): Output port "HEX1" at de10_standard_ghrd.v(57) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 57
Warning (10034): Output port "HEX2" at de10_standard_ghrd.v(58) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 58
Warning (10034): Output port "HEX3" at de10_standard_ghrd.v(59) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 59
Warning (10034): Output port "HEX4" at de10_standard_ghrd.v(60) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 60
Warning (10034): Output port "HEX5" at de10_standard_ghrd.v(61) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 61
Warning (10034): Output port "DRAM_ADDR" at de10_standard_ghrd.v(66) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 66
Warning (10034): Output port "DRAM_BA" at de10_standard_ghrd.v(67) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 67
Warning (10034): Output port "VGA_R" at de10_standard_ghrd.v(87) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 87
Warning (10034): Output port "VGA_G" at de10_standard_ghrd.v(88) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 88
Warning (10034): Output port "VGA_B" at de10_standard_ghrd.v(89) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 89
Warning (10034): Output port "DRAM_CLK" at de10_standard_ghrd.v(64) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 64
Warning (10034): Output port "DRAM_CKE" at de10_standard_ghrd.v(65) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 65
Warning (10034): Output port "DRAM_LDQM" at de10_standard_ghrd.v(69) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 69
Warning (10034): Output port "DRAM_UDQM" at de10_standard_ghrd.v(70) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 70
Warning (10034): Output port "DRAM_CS_N" at de10_standard_ghrd.v(71) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 71
Warning (10034): Output port "DRAM_WE_N" at de10_standard_ghrd.v(72) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 72
Warning (10034): Output port "DRAM_CAS_N" at de10_standard_ghrd.v(73) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 73
Warning (10034): Output port "DRAM_RAS_N" at de10_standard_ghrd.v(74) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 74
Warning (10034): Output port "TD_RESET_N" at de10_standard_ghrd.v(81) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 81
Warning (10034): Output port "VGA_CLK" at de10_standard_ghrd.v(84) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 84
Warning (10034): Output port "VGA_HS" at de10_standard_ghrd.v(85) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 85
Warning (10034): Output port "VGA_VS" at de10_standard_ghrd.v(86) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 86
Warning (10034): Output port "VGA_BLANK_N" at de10_standard_ghrd.v(90) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 90
Warning (10034): Output port "VGA_SYNC_N" at de10_standard_ghrd.v(91) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 91
Warning (10034): Output port "AUD_XCK" at de10_standard_ghrd.v(95) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 95
Warning (10034): Output port "AUD_DACDAT" at de10_standard_ghrd.v(99) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 99
Warning (10034): Output port "ADC_SCLK" at de10_standard_ghrd.v(108) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 108
Warning (10034): Output port "ADC_DIN" at de10_standard_ghrd.v(110) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 110
Warning (10034): Output port "ADC_CONVST" at de10_standard_ghrd.v(111) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 111
Warning (10034): Output port "FPGA_I2C_SCLK" at de10_standard_ghrd.v(114) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 114
Warning (10034): Output port "IRDA_TXD" at de10_standard_ghrd.v(204) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 204
Info (12128): Elaborating entity "f_measure" for hierarchy "f_measure:f_measure_inst" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 308
Warning (10230): Verilog HDL assignment warning at f_measure.v(113): truncated value with size 32 to match size of target (14) File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 113
Warning (10230): Verilog HDL assignment warning at f_measure.v(114): truncated value with size 32 to match size of target (1) File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 114
Warning (10230): Verilog HDL assignment warning at f_measure.v(120): truncated value with size 32 to match size of target (26) File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 120
Warning (10230): Verilog HDL assignment warning at f_measure.v(156): truncated value with size 46 to match size of target (26) File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 156
Warning (10230): Verilog HDL assignment warning at f_measure.v(158): truncated value with size 46 to match size of target (26) File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 158
Warning (10230): Verilog HDL assignment warning at f_measure.v(160): truncated value with size 46 to match size of target (26) File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 160
Warning (10230): Verilog HDL assignment warning at f_measure.v(162): truncated value with size 46 to match size of target (26) File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 162
Warning (10230): Verilog HDL assignment warning at f_measure.v(163): truncated value with size 46 to match size of target (26) File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 163
Info (12128): Elaborating entity "debounce_1" for hierarchy "f_measure:f_measure_inst|debounce_1:debounce_inst1" File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 40
Info (12128): Elaborating entity "measure" for hierarchy "f_measure:f_measure_inst|measure:measure_i1" File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 71
Warning (10230): Verilog HDL assignment warning at measure.v(13): truncated value with size 32 to match size of target (26) File: A:/whu/EI/Cyclone5DE10/project/osc/measure.v Line: 13
Warning (10230): Verilog HDL assignment warning at measure.v(28): truncated value with size 32 to match size of target (26) File: A:/whu/EI/Cyclone5DE10/project/osc/measure.v Line: 28
Info (12128): Elaborating entity "pll" for hierarchy "pll:pllinst" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 315
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:pllinst|pll_0002:pll_inst" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/pll.v Line: 24
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:pllinst|pll_0002:pll_inst|altera_pll:altera_pll_i" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/pll/pll_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:pllinst|pll_0002:pll_inst|altera_pll:altera_pll_i" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/pll/pll_0002.v Line: 91
Info (12133): Instantiated megafunction "pll:pllinst|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/pll/pll_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "64.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:u0" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 556
Info (12128): Elaborating entity "interrupt_latency_counter" for hierarchy "soc_system:u0|interrupt_latency_counter:ilc" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 331
Warning (10230): Verilog HDL assignment warning at interrupt_latency_counter.v(93): truncated value with size 32 to match size of target (1) File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v Line: 93
Warning (10230): Verilog HDL assignment warning at interrupt_latency_counter.v(94): truncated value with size 32 to match size of target (6) File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v Line: 94
Info (12128): Elaborating entity "irq_detector" for hierarchy "soc_system:u0|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[0].irq_detector" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v Line: 235
Info (12128): Elaborating entity "state_machine_counter" for hierarchy "soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v Line: 277
Info (12128): Elaborating entity "soc_system_button_pio" for hierarchy "soc_system:u0|soc_system_button_pio:button_pio" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 343
Info (12128): Elaborating entity "soc_system_dipsw_pio" for hierarchy "soc_system:u0|soc_system_dipsw_pio:dipsw_pio" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 355
Info (12128): Elaborating entity "soc_system_f2sdram_only_master" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 373
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "soc_system_f2sdram_only_master_timing_adt" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|soc_system_f2sdram_only_master_timing_adt:timing_adt" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at soc_system_f2sdram_only_master_timing_adt.sv(82): object "in_ready" assigned a value but never read File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "soc_system_f2sdram_only_master_b2p_adapter" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|soc_system_f2sdram_only_master_b2p_adapter:b2p_adapter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at soc_system_f2sdram_only_master_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at soc_system_f2sdram_only_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "soc_system_f2sdram_only_master_p2b_adapter" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|soc_system_f2sdram_only_master_p2b_adapter:p2b_adapter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "soc_system_hps_0" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 605
Info (12128): Elaborating entity "soc_system_hps_0_fpga_interfaces" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 380
Info (12128): Elaborating entity "soc_system_hps_0_hps_io" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 461
Info (12128): Elaborating entity "soc_system_hps_0_hps_io_border" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 169
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 501
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "soc_system_jtag_uart" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 636
Info (12128): Elaborating entity "soc_system_jtag_uart_scfifo_w" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "soc_system_jtag_uart_scfifo_r" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic" with the following parameter: File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "soc_system_led_pio" for hierarchy "soc_system:u0|soc_system_led_pio:led_pio" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 647
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 681
Info (12128): Elaborating entity "soc_system_onchip_memory2_0" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 702
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v Line: 94
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v Line: 94
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v Line: 94
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "512"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
    Info (12134): Parameter "width_byteena_b" = "2"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g572.tdf
    Info (12023): Found entity 1: altsyncram_g572 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_g572" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_onchip_memory2_1" for hierarchy "soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 723
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_1.v Line: 94
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_1.v Line: 94
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram" with the following parameter: File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_1.v Line: 94
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "16"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j072.tdf
    Info (12023): Found entity 1: altsyncram_j072 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_j072.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j072" for hierarchy "soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_pio_0" for hierarchy "soc_system:u0|soc_system_pio_0:pio_0" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 735
Info (12128): Elaborating entity "soc_system_spi_0" for hierarchy "soc_system:u0|soc_system_spi_0:spi_0" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 751
Info (12128): Elaborating entity "soc_system_sysid_qsys" for hierarchy "soc_system:u0|soc_system_sysid_qsys:sysid_qsys" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 758
Info (12128): Elaborating entity "soc_system_uart_0" for hierarchy "soc_system:u0|soc_system_uart_0:uart_0" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 773
Info (12128): Elaborating entity "soc_system_uart_0_tx" for hierarchy "soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_uart_0.v Line: 867
Info (12128): Elaborating entity "soc_system_uart_0_rx" for hierarchy "soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_uart_0.v Line: 885
Info (12128): Elaborating entity "soc_system_uart_0_rx_stimulus_source" for hierarchy "soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|soc_system_uart_0_rx_stimulus_source:the_soc_system_uart_0_rx_stimulus_source" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_uart_0.v Line: 366
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_uart_0.v Line: 374
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_uart_0.v Line: 374
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_uart_0.v Line: 374
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "soc_system_uart_0_regs" for hierarchy "soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_uart_0.v Line: 916
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 825
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 236
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 364
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 448
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 489
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 530
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 546
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 578
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 628
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 645
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 685
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 708
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 725
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 771
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_system_mm_interconnect_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 910
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_bridge_0_m0_translator" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 986
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:fpga_only_master_master_translator" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1046
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1110
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ilc_avalon_slave_translator" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1174
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1238
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1302
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:uart_0_s1_translator" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1494
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1558
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1622
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_1_s1_translator" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1686
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_agent" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1831
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1912
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1996
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2037
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2996
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3037
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3303
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 194
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3319
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_001_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 192
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3335
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_002_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 173
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_010" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_010:router_010" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3463
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_010_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_010:router_010|soc_system_mm_interconnect_1_router_010_default_decode:the_default_decode" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv Line: 173
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_011" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_011:router_011" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3479
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_011_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_011:router_011|soc_system_mm_interconnect_1_router_011_default_decode:the_default_decode" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3545
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3595
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3645
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3722
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_demux_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_001:cmd_demux_001" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3787
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3810
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_mux_008" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_008:cmd_mux_008" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3988
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 4051
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_demux_008" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_008:rsp_demux_008" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 4229
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 4346
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 454
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_mux_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 4411
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 4477
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 4543
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_avalon_st_adapter_008" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_008:avalon_st_adapter_008" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 4804
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_avalon_st_adapter_008_error_adapter_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_008:avalon_st_adapter_008|soc_system_mm_interconnect_1_avalon_st_adapter_008_error_adapter_0:error_adapter_0" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_008.v Line: 200
Info (12128): Elaborating entity "soc_system_mm_interconnect_2" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 963
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 324
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 443
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 798
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 459
Warning (10036): Verilog HDL or VHDL warning at soc_system_mm_interconnect_2_router.sv(154): object "address" assigned a value but never read File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 154
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router|soc_system_mm_interconnect_2_router_default_decode:the_default_decode" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 188
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_router_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 475
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_router_001_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 541
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 564
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 581
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 615
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 655
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 721
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 853
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "soc_system_mm_interconnect_3" for hierarchy "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 987
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v Line: 253
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:f2sdram_only_master_master_agent" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v Line: 334
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v Line: 418
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v Line: 459
Info (12128): Elaborating entity "soc_system_mm_interconnect_3_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router:router" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v Line: 475
Info (12128): Elaborating entity "soc_system_mm_interconnect_3_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router:router|soc_system_mm_interconnect_3_router_default_decode:the_default_decode" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv Line: 174
Info (12128): Elaborating entity "soc_system_mm_interconnect_3_router_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router_001:router_001" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v Line: 491
Info (12128): Elaborating entity "soc_system_mm_interconnect_3_router_001_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router_001:router_001|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv Line: 173
Info (12128): Elaborating entity "soc_system_mm_interconnect_3_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_demux:cmd_demux" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v Line: 508
Info (12128): Elaborating entity "soc_system_mm_interconnect_3_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_mux:cmd_mux" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v Line: 525
Info (12128): Elaborating entity "soc_system_mm_interconnect_3_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_rsp_mux:rsp_mux" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v Line: 559
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v Line: 625
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v Line: 691
Info (12128): Elaborating entity "soc_system_mm_interconnect_3_avalon_st_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v Line: 720
Info (12128): Elaborating entity "soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0:error_adapter_0" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_system_irq_mapper" for hierarchy "soc_system:u0|soc_system_irq_mapper:irq_mapper" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 996
Info (12128): Elaborating entity "soc_system_irq_mapper_001" for hierarchy "soc_system:u0|soc_system_irq_mapper_001:irq_mapper_001" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 1006
Info (12128): Elaborating entity "soc_system_irq_mapper_002" for hierarchy "soc_system:u0|soc_system_irq_mapper_002:irq_mapper_002" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 1012
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 1075
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller_001" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 1138
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debounce_inst" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 575
Info (12128): Elaborating entity "hps_reset" for hierarchy "hps_reset:hps_reset_inst" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 585
Info (12128): Elaborating entity "altsource_probe" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v Line: 74
Info (12130): Elaborated megafunction instantiation "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v Line: 74
Info (12133): Instantiated megafunction "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" with the following parameter: File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v Line: 74
    Info (12134): Parameter "enable_metastability" = "YES"
    Info (12134): Parameter "instance_id" = "RST"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "3"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsource_probe.v Line: 168
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsource_probe.v Line: 242
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 535
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 755
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "altera_edge_detector:pulse_cold_reset" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 592
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "altera_edge_detector:pulse_warm_reset" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 602
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "altera_edge_detector:pulse_debug_reset" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 612
Warning (12010): Port "probe" on the entity instantiation of "altsource_probe_component" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND. File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v Line: 74
Warning (12010): Port "ir_out" on the entity instantiation of "node" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND. File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Warning (12010): Port "ir_out" on the entity instantiation of "node" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND. File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4l84.tdf
    Info (12023): Found entity 1: altsyncram_4l84 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_4l84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/mux_flc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sai.tdf
    Info (12023): Found entity 1: cntr_sai File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/cntr_sai.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/cmpr_h9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf
    Info (12023): Found entity 1: cntr_82j File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/cntr_82j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/cntr_29i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.09.02.15:48:28 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/ip/slda7f67b63/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 302
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12210): Partition "soc_system:u0" requires synthesis because its netlist type is Source File
Info (12208): 19 design partitions do not require synthesis
    Info (12229): Partition "Top" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "f_measure:f_measure_inst" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "debounce_1:debounce_inst1" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "debounce_1:debounce_inst2" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "debounce_1:debounce_inst3" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "debounce_1:debounce_inst4" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "measure:measure_i1" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "measure:measure_i2" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "measure:measure_i3" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "measure:measure_i4" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "measure:measure_i5" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "pll:pllinst" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "debounce:debounce_inst" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "hps_reset:hps_reset_inst" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_hub:auto_hub" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "altera_edge_detector:pulse_cold_reset" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "altera_edge_detector:pulse_warm_reset" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "altera_edge_detector:pulse_debug_reset" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_00n1.tdf
    Info (12023): Found entity 1: altsyncram_00n1 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_00n1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_g0n1.tdf Line: 27
Warning (12241): 52 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281019): Starting Logic Optimization and Technology Mapping for Partition soc_system:u0 File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 556
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_MDIO~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 21
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_qspi_inst_IO0~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 29
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_qspi_inst_IO1~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 30
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_qspi_inst_IO2~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 31
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_qspi_inst_IO3~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 32
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_sdio_inst_CMD~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 35
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_sdio_inst_D0~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 36
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_sdio_inst_D1~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 37
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_sdio_inst_D2~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 39
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_sdio_inst_D3~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 40
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D0~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 41
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D1~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 42
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D2~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 43
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D3~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 44
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D4~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 45
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D5~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 46
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D6~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 47
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D7~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 48
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_i2c0_inst_SDA~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 63
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_i2c0_inst_SCL~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 64
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_i2c1_inst_SDA~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 65
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_i2c1_inst_SCL~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 66
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO09~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 67
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO35~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 68
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO37~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 69
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO40~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 70
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO41~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 71
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO44~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 72
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO48~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 73
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO53~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 74
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO54~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 75
    Warning (13010): Node "soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO61~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 76
    Warning (13010): Node "soc_system:u0|memory_mem_dq[0]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[1]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[2]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[3]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[4]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[5]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[6]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[7]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[8]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[9]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[10]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[11]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[12]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[13]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[14]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[15]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[16]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[17]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[18]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[19]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[20]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[21]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[22]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[23]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[24]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[25]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[26]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[27]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[28]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[29]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[30]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dq[31]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 88
    Warning (13010): Node "soc_system:u0|memory_mem_dqs[0]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 89
    Warning (13010): Node "soc_system:u0|memory_mem_dqs[1]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 89
    Warning (13010): Node "soc_system:u0|memory_mem_dqs[2]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 89
    Warning (13010): Node "soc_system:u0|memory_mem_dqs[3]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 89
    Warning (13010): Node "soc_system:u0|memory_mem_dqs_n[0]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 90
    Warning (13010): Node "soc_system:u0|memory_mem_dqs_n[1]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 90
    Warning (13010): Node "soc_system:u0|memory_mem_dqs_n[2]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 90
    Warning (13010): Node "soc_system:u0|memory_mem_dqs_n[3]~synth" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 90
Info (286031): Timing-Driven Synthesis is running on partition "soc_system:u0"
Info (17049): 562 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 7620 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 252 input pins
    Info (21059): Implemented 158 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 7007 logic cells
    Info (21064): Implemented 120 RAM segments
    Info (21071): Implemented 1 partitions
Info (281019): Starting Logic Optimization and Technology Mapping for Partition soc_system_hps_0_hps_io_border:border File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 169
Info (286031): Timing-Driven Synthesis is running on partition "soc_system_hps_0_hps_io_border:border"
Info (21057): Implemented 814 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 49 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 37 logic cells
    Info (21066): Implemented 1 delay-locked loops
Info (144001): Generated suppressed messages file A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 170 warnings
    Info: Peak virtual memory: 5465 megabytes
    Info: Processing ended: Sat Sep 02 15:53:08 2023
    Info: Elapsed time: 00:06:06
    Info: Total CPU time (on all processors): 00:06:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.map.smsg.


