# FFT Core

This FFT is going to be used in conjunction with the ADC Core and Nokia5110 driver to create an FPGA based FFT plotter, and later on an auto triggering and time scaling oscilliscope.



## Resources Used

Plan: 3 LSRAM, 2 DSP, minimum 100Mhz, 2 clock cycles per butterfly calculation.