module apb_dsp_op #(
    parameter ADDR_WIDTH = 'd8,
    parameter DATA_WIDTH = 'd32
) (
    input  logic                  clk_dsp,    // Faster clock to DSP operation
    input  logic                  en_clk_dsp,    // Enable faster DSP clock
    input  logic                  PCLK,         // APB clock
    input  logic                  PRESETn,       // Active low asynchronous APB Reset
    input  logic [ADDR_WIDTH-1:0] PADDR,      // APB address
    input  logic                  PWRITE,        // Write/Read enable
    input  logic [DATA_WIDTH-1:0] PWDATA,     // Write data
    input  logic                  PSEL,          // DSP selector
    input  logic                  PENABLE,       // APB enable
    output logic [DATA_WIDTH-1:0] PRDATA,     // Read data
    output logic                  PREADY,        // Ready signal
    output logic PSLVERR           // Error signal
);

    // Clock domain synchronizer for clk_dsp to PCLK
    logic sync_clk_dsp;
    always_ff @(posedge PCLK) begin
        sync_clk_dsp <= PCLK;
    end

    // Error flag for invalid APB address
    logic PSLVERR = 1'b0;

    // Internal registers address map
    localparam ADDRESS_A         = 32'h0;  // 0x00
    localparam ADDRESS_B         = 32'h4;  // 0x04
    localparam ADDRESS_C         = 32'h8;  // 0x08
    localparam ADDRESS_O         = 32'hC;  // 0x0C
    localparam ADDRESS_CONTROL   = 32'h10; // 0x10
    localparam ADDRESS_WDATA     = 32'h14; // 0x14
    localparam ADDRESS_SRAM_ADDR = 32'h18; // 0x18

    // Control modes
    localparam SRAM_WRITE     = 32'd1;
    localparam SRAM_READ      = 32'd2;
    localparam DSP_READ_OP_A  = 32'd3;
    localparam DSP_READ_OP_B  = 32'd4;
    localparam DSP_READ_OP_C  = 32'd5;
    localparam DSP_WRITE_OP_O = 32'd6;

    // Internal signals
    logic [DATA_WIDTH-1:0] reg_operand_a;
    logic [DATA_WIDTH-1:0] reg_operand_b;
    logic [DATA_WIDTH-1:0] reg_operand_c;
    logic [DATA_WIDTH-1:0] reg_operand_o;
    logic [DATA_WIDTH-1:0] reg_control;
    logic [DATA_WIDTH-1:0] reg_wdata_sram;
    logic [DATA_WIDTH-1:0] reg_addr_sram;

    logic signed [DATA_WIDTH-1:0] wire_op_a;
    logic signed [DATA_WIDTH-1:0] wire_op_b;
    logic signed [DATA_WIDTH-1:0] wire_op_c;
    logic signed [DATA_WIDTH-1:0] wire_op_o;
    logic        [DATA_WIDTH-1:0] sram_data_in;
    logic                         sram_we;
    logic        [DATA_WIDTH-1:0] sram_addr;
    logic        [DATA_WIDTH-1:0] sram_data_out;

    // APB interface logic
    always_ff @(posedge PCLK or negedge PRESETn) begin
        if (!PRESETn) begin
            reg_operand_a  <= 'd0;
            reg_operand_b  <= 'd0;
            reg_operand_c  <= 'd0;
            reg_operand_o  <= 'd0;
            reg_control    <= 'd0;
            reg_wdata_sram <= 'd0;
            reg_addr_sram  <= 'd0;
            PREADY <= 1'b0;
        end else if (PENABLE & PSEL) begin
            reg_control <= reg_control; // Keep existing control value
            if (PWRITE) begin
                case (PADDR)
                    ADDRESS_A         : reg_operand_a  <= PWDATA;
                    ADDRESS_B         : reg_operand_b  <= PWDATA;
                    ADDRESS_C         : reg_operand_c  <= PWDATA;
                    ADDRESS_O         : reg_operand_o  <= PWDATA;
                    ADDRESS_CONTROL   : reg_control    <= PWDATA;
                    ADDRESS_WDATA     : reg_wdata_sram <= PWDATA;
                    ADDRESS_SRAM_ADDR : reg_addr_sram  <= PWDATA;
                endcase
                PSLVERR <= (PADDR < ADDRESS_A || PADDR > ADDRESS_SRAM_ADDR) ? 1'b1 : 1'b0; // Set PSLVERR on invalid address
            end
        end
    end

    // SRAM logic
    logic [DATA_WIDTH-1:0] mem [63:0];

    always_comb begin
        sram_data_in = (reg_control == SRAM_WRITE) ? reg_wdata_sram : wire_op_o;

        if ((reg_control == SRAM_WRITE) || (reg_control == DSP_WRITE_OP_O)) begin
            sram_we = 1'b1;
        end else begin
            sram_we = 1'b0;
        end

        case (reg_control)
            DSP_READ_OP_A  : sram_addr = reg_operand_a;
            DSP_READ_OP_B  : sram_addr = reg_operand_b;
            DSP_READ_OP_C  : sram_addr = reg_operand_c;
            DSP_WRITE_OP_O : sram_addr = reg_operand_o;
            default        : sram_addr = reg_addr_sram;
        endcase
    end

    always_ff @(posedge sync_clk_dsp) begin // Use the synchronized clk_dsp for memory operations
        if (sram_we) begin
            mem[sram_addr] <= sram_data_in;
        end else begin
            sram_data_out <= mem[sram_addr];
        end
    end
    
    // DSP operation
    always_ff @(posedge clk_dsp_sel) begin
        case (reg_control)
            DSP_READ_OP_A  : wire_op_a <= sram_data_out;
            DSP_READ_OP_B  : wire_op_b <= sram_data_out;
            DSP_READ_OP_C  : wire_op_c <= sram_data_out;
        endcase
    end
    
    assign wire_op_o = (wire_op_a * wire_op_b) + wire_op_c;

    // Synchronize PREADY with clk_dsp
    always_comb begin
        PREADY <= (PSEL & PENABLE) ? 1'b1 : 1'b0; // Ensure PREADY is only asserted when PSEL and PENABLE are asserted
    end

endmodule
