C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\bin64\c_hdl.exe  -osyn  C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\synwork\BaseDesign_comp.srs  -top  BaseDesign  -hdllog  C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\synlog\BaseDesign_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel   -I C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\  -I C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\lib   -sysv  -devicelib  C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\lib\generic\acg5.v  -encrypt  -pro  -dmgen  C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v -lib COREJTAGDEBUG_LIB C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v -lib COREJTAGDEBUG_LIB C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v -lib COREJTAGDEBUG_LIB C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_ujtag_wrapper.v -lib COREJTAGDEBUG_LIB C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CoreJTAGDebug_TRSTN_C0\CoreJTAGDebug_TRSTN_C0.v -lib CORETIMER_LIB C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CoreTimer_C0\CoreTimer_C0.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_ESS_APB_TO_APB\2.0.100\rtl\MIV_ESS_APB_TO_APB.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\rtl\RESET_CTRL.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\rtl\MIV_ESS_RESET_CTRL.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\apb_interface.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_claim_complete.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_enable_register.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_pending_register.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\plic_gateway.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\miv_plic.v -lib MIV_APB3_LIB C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3_muxptob3.v -lib MIV_APB3_LIB C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3_iaddr_reg.v -lib MIV_APB3_LIB C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\MIV_ESS_C0.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_hart_cfg_pkg.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_subsys_pkg.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp_ecc.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0_0\rtl\miv_rv32.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_CCC_C0\PF_CCC_C0.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC_RT.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_RT.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\PF_SRAM_AHB_C0.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\hdl\sram_test_module.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\BaseDesign\BaseDesign.v -lib work C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\MSS_syn_comps.v  -jobname  "compiler" 
relcom:..\..\..\..\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\bin64\c_hdl.exe -osyn ..\synwork\BaseDesign_comp.srs -top BaseDesign -hdllog ..\synlog\BaseDesign_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -I ..\ -I ..\..\..\..\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\lib -sysv -devicelib ..\..\..\..\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\lib\generic\acg5.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\component\syn_comps.v -lib work ..\..\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v -lib work ..\..\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v -lib COREJTAGDEBUG_LIB ..\..\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v -lib COREJTAGDEBUG_LIB ..\..\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v -lib COREJTAGDEBUG_LIB ..\..\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_ujtag_wrapper.v -lib COREJTAGDEBUG_LIB ..\..\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v -lib work ..\..\component\work\CoreJTAGDebug_TRSTN_C0\CoreJTAGDebug_TRSTN_C0.v -lib CORETIMER_LIB ..\..\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v -lib work ..\..\component\work\CoreTimer_C0\CoreTimer_C0.v -lib work ..\..\component\Microchip\MiV\MIV_ESS_APB_TO_APB\2.0.100\rtl\MIV_ESS_APB_TO_APB.v -lib work ..\..\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v -lib work ..\..\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v -lib work ..\..\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v -lib work ..\..\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v -lib work ..\..\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v -lib work ..\..\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v -lib work ..\..\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v -lib work ..\..\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\rtl\RESET_CTRL.v -lib work ..\..\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\rtl\MIV_ESS_RESET_CTRL.v -lib work ..\..\component\Microchip\MiV\MIV_PLIC\2.0.100\core\apb_interface.v -lib work ..\..\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_claim_complete.v -lib work ..\..\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_enable_register.v -lib work ..\..\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_pending_register.v -lib work ..\..\component\Microchip\MiV\MIV_PLIC\2.0.100\core\plic_gateway.v -lib work ..\..\component\Microchip\MiV\MIV_PLIC\2.0.100\core\miv_plic.v -lib MIV_APB3_LIB ..\..\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3_muxptob3.v -lib MIV_APB3_LIB ..\..\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3_iaddr_reg.v -lib MIV_APB3_LIB ..\..\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3.v -lib work ..\..\component\work\MIV_ESS_C0\MIV_ESS_C0.v -lib work ..\..\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_hart_cfg_pkg.v -lib work ..\..\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v -lib work ..\..\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v -lib work ..\..\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_subsys_pkg.v -lib work ..\..\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v -lib work ..\..\component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp_ecc.v -lib work ..\..\component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp.v -lib work ..\..\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0_0\rtl\miv_rv32.v -lib work ..\..\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0.v -lib work ..\..\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v -lib work ..\..\component\work\PF_CCC_C0\PF_CCC_C0.v -lib work ..\..\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.v -lib work ..\..\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.v -lib work ..\..\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v -lib work ..\..\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v -lib work ..\..\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v -lib work ..\..\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC_RT.v -lib work ..\..\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v -lib work ..\..\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_RT.v -lib work ..\..\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v -lib work ..\..\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v -lib work ..\..\component\work\PF_SRAM_AHB_C0\PF_SRAM_AHB_C0.v -lib work ..\..\hdl\sram_test_module.v -lib work ..\..\component\work\BaseDesign\BaseDesign.v -lib work ..\..\component\MSS_syn_comps.v -jobname "compiler"
rc:0 success:1 runtime:51
file:..\synwork\basedesign_comp.srs|io:o|time:1768776473|size:486570|exec:0|csum:
file:..\synlog\basedesign_compiler.srr|io:o|time:1768776473|size:286011|exec:0|csum:
file:..\..\..\..\microchip\libero_soc_2025.2\libero_soc\synplify_pro\lib\generic\acg5.v|io:i|time:1763475222|size:43686|exec:0|csum:C5B8CD150154D193C7B0D4301122DDFB
file:..\..\component\syn_comps.v|io:i|time:1768776402|size:503210|exec:0|csum:61997591488512FD15E995A0BA926A34
file:..\..\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v|io:i|time:1767614727|size:2667|exec:0|csum:B4148674597D641DA5FF0DCB51A3E00B
file:..\..\component\work\corereset_pf_c0\corereset_pf_c0.v|io:i|time:1767614727|size:3421|exec:0|csum:3B969B1415FA9DE6792AEC2DF23480D8
file:..\..\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug_bufd.v|io:i|time:1767453909|size:1033|exec:0|csum:28EB13D1C0DABA4C84B6D6F5D6B624DB
file:..\..\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug_uj_jtag.v|io:i|time:1767453909|size:18296|exec:0|csum:34065F00937041F8F4CDF1D3A764A7F5
file:..\..\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug_ujtag_wrapper.v|io:i|time:1767453909|size:6203|exec:0|csum:6DE1B54A6BB0949154549E037D419ADA
file:..\..\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v|io:i|time:1767453909|size:24714|exec:0|csum:4FA4FDE2E2EB463F654B256326BBF3B3
file:..\..\component\work\corejtagdebug_trstn_c0\corejtagdebug_trstn_c0.v|io:i|time:1767614727|size:12102|exec:0|csum:27D7CC761927AD9D158D9382DF38B28A
file:..\..\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v|io:i|time:1767879952|size:13865|exec:0|csum:984B8F42D53C81E8366DD50DDDF41262
file:..\..\component\work\coretimer_c0\coretimer_c0.v|io:i|time:1768507476|size:3047|exec:0|csum:C85505A170AC69273A5EAF80BC3760A8
file:..\..\component\microchip\miv\miv_ess_apb_to_apb\2.0.100\rtl\miv_ess_apb_to_apb.v|io:i|time:1768212486|size:10038|exec:0|csum:A2E56B936C425874194F7E4965547033
file:..\..\component\work\miv_ess_c0\coregpio_0\rtl\vlog\core\coregpio.v|io:i|time:1768763217|size:29298|exec:0|csum:65EB7BF7B8571EE0497E6C11C415DD47
file:..\..\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\clock_gen.v|io:i|time:1768763217|size:13252|exec:0|csum:632FBF53B7A0CCDECA95351F978CAD66
file:..\..\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\rx_async.v|io:i|time:1768763217|size:21161|exec:0|csum:642150DF78449C018A13F581CA5E74CC
file:..\..\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\tx_async.v|io:i|time:1768763217|size:8863|exec:0|csum:FB8803092D98F46D6F1EB9FE64F293B2
file:..\..\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\fifo_256x8_g5.v|io:i|time:1768763217|size:8275|exec:0|csum:5EB315CC09DAD653F91C89D509B5E6FD
file:..\..\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\coreuart.v|io:i|time:1768763217|size:14290|exec:0|csum:33C2AFB44153AF04CFA1EA1B287BE2ED
file:..\..\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\coreuartapb.v|io:i|time:1768763217|size:13957|exec:0|csum:2F730672AD3F802B3AAAF3CFFC41F53E
file:..\..\component\microchip\miv\miv_ess_reset_ctrl\2.0.101\rtl\reset_ctrl.v|io:i|time:1768212486|size:3573|exec:0|csum:A70FBCF1D3F49C31E9433B9B4467E9D1
file:..\..\component\microchip\miv\miv_ess_reset_ctrl\2.0.101\rtl\miv_ess_reset_ctrl.v|io:i|time:1768212486|size:3355|exec:0|csum:7BA266BBFA12ACE4AF3F4AE4C7CE3A81
file:..\..\component\microchip\miv\miv_plic\2.0.100\core\apb_interface.v|io:i|time:1768508280|size:5859|exec:0|csum:4357471D1DCF12EF8516B54207FA528B
file:..\..\component\microchip\miv\miv_plic\2.0.100\core\interrupt_claim_complete.v|io:i|time:1768508280|size:13849|exec:0|csum:610319335912A53B3B66CF5CFDA7D1ED
file:..\..\component\microchip\miv\miv_plic\2.0.100\core\interrupt_enable_register.v|io:i|time:1768508280|size:2941|exec:0|csum:0980D1AAF567C017C7FFB8E71B89CD3A
file:..\..\component\microchip\miv\miv_plic\2.0.100\core\interrupt_pending_register.v|io:i|time:1768508280|size:3335|exec:0|csum:9FE3192AECC0B9FDE06FEF783F7BC150
file:..\..\component\microchip\miv\miv_plic\2.0.100\core\plic_gateway.v|io:i|time:1768508280|size:3113|exec:0|csum:E9F8776B7F77CE0F0FFF04FC866096AE
file:..\..\component\microchip\miv\miv_plic\2.0.100\core\miv_plic.v|io:i|time:1768508280|size:8401|exec:0|csum:E8087F7C0A5E3AB62CF8EB7D3F5A085C
file:..\..\component\microchip\miv\miv_apb3\2.0.100\rtl\vlog\core\miv_apb3_muxptob3.v|io:i|time:1768212486|size:7249|exec:0|csum:9EA18EA42D70B826E8D6ED9C6EDC656E
file:..\..\component\microchip\miv\miv_apb3\2.0.100\rtl\vlog\core\miv_apb3_iaddr_reg.v|io:i|time:1768212486|size:6222|exec:0|csum:3AC3BA4003329EA40CEC348EB623AC72
file:..\..\component\microchip\miv\miv_apb3\2.0.100\rtl\vlog\core\miv_apb3.v|io:i|time:1768212486|size:33998|exec:0|csum:A66F39275290EB667DAD061DF62ACB12
file:..\..\component\work\miv_ess_c0\miv_ess_c0.v|io:i|time:1768763218|size:37604|exec:0|csum:57B3B17F60C44467AAAECF9728179B51
file:..\..\component\microsemi\miv\miv_rv32\3.1.200\pkg\miv_rv32_hart_cfg_pkg.v|io:i|time:1768212460|size:8274|exec:0|csum:24141E53E61B64B2A72BB0A4DF2B4080
file:..\..\component\microsemi\miv\miv_rv32\3.1.200\pkg\miv_rv32_pkg.v|io:i|time:1768212460|size:91878|exec:0|csum:02D23117CB25D3A34B6814334FF3B18A
file:..\..\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v|io:i|time:1768212460|size:2231213|exec:0|csum:83DB46D03606EB2BB9BC16407D2C0C00
file:..\..\component\microsemi\miv\miv_rv32\3.1.200\pkg\miv_rv32_subsys_pkg.v|io:i|time:1768212460|size:18418|exec:0|csum:087AFF031ECCC6EFE85E5D38E0979882
file:..\..\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v|io:i|time:1768212460|size:769533|exec:0|csum:BEC9DF5BE15918D9BFED9F8AB2B4567F
file:..\..\component\microsemi\miv\miv_rv32\3.1.200\memory\miv_rv32_ram_singleport_lp_ecc.v|io:i|time:1768212460|size:2731825|exec:0|csum:AE0518B0A8233BE3FD9C713892BEB72E
file:..\..\component\microsemi\miv\miv_rv32\3.1.200\memory\miv_rv32_ram_singleport_lp.v|io:i|time:1768212460|size:2646538|exec:0|csum:468204FEE3443C3386696F2B78BDD0E3
file:..\..\component\work\miv_rv32_cfg1_c0\miv_rv32_cfg1_c0_0\rtl\miv_rv32.v|io:i|time:1768573363|size:33269|exec:0|csum:7D609DFDF9ED8ACC686585E671EFE55E
file:..\..\component\work\miv_rv32_cfg1_c0\miv_rv32_cfg1_c0.v|io:i|time:1768573363|size:17527|exec:0|csum:3B9C817D0FA0EA7B1305E073A5B07B9D
file:..\..\component\work\pf_ccc_c0\pf_ccc_c0_0\pf_ccc_c0_pf_ccc_c0_0_pf_ccc.v|io:i|time:1768398262|size:3827|exec:0|csum:32477976A6DB6C7D2ED0C14EDA671D0C
file:..\..\component\work\pf_ccc_c0\pf_ccc_c0.v|io:i|time:1768398262|size:10172|exec:0|csum:FF67630F7E8E38F3FE93C83652FB2C0E
file:..\..\component\work\pf_dpsram_c0\pf_dpsram_c0_0\pf_dpsram_c0_pf_dpsram_c0_0_pf_dpsram.v|io:i|time:1768773970|size:3102|exec:0|csum:1970262329F0DB81F1EB6E4DEDFF9705
file:..\..\component\work\pf_dpsram_c0\pf_dpsram_c0.v|io:i|time:1768773970|size:4584|exec:0|csum:FA9D785AC61C0F2BFF926B21B866C6E7
file:..\..\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pfsoc_init_monitor.v|io:i|time:1767614752|size:1743|exec:0|csum:FD056AD4D9555351221DED7DD69F2B5B
file:..\..\component\work\pf_init_monitor_c0\pf_init_monitor_c0.v|io:i|time:1767614752|size:8539|exec:0|csum:755B54062692C5740F7D9E1AFEF0AA10
file:..\..\component\work\pf_sram_ahb_c0\pf_tpsram_ahb_axi_0\pf_sram_ahb_c0_pf_tpsram_ahb_axi_0_pf_tpsram.v|io:i|time:1768559070|size:392455|exec:0|csum:5C0ECF7EF8D0ED580C1B9B6F10CD009B
file:..\..\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram_ecc_rt.v|io:i|time:1768559067|size:35620|exec:0|csum:082E266289B9BCDAD79CB159A0AB5275
file:..\..\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram_ecc.v|io:i|time:1768559067|size:31970|exec:0|csum:2010F8A05B94BC97FC10C8BB5BDAF562
file:..\..\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram_rt.v|io:i|time:1768559067|size:28023|exec:0|csum:ED4799AF6D09EC3A18C57B7190DC8F74
file:..\..\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v|io:i|time:1768559067|size:24653|exec:0|csum:14FFB0673B550DF95EC04D14E72842B1
file:..\..\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_pf.v|io:i|time:1768559067|size:10166|exec:0|csum:33B941F618A5629C5A44132C87536BC5
file:..\..\component\work\pf_sram_ahb_c0\pf_sram_ahb_c0.v|io:i|time:1768559070|size:21203|exec:0|csum:2447AFC272F2C19B770640B4B2834B0F
file:..\..\hdl\sram_test_module.v|io:i|time:1768776267|size:3460|exec:0|csum:CF53415BD7B9E478D731EF36FC8B882E
file:..\..\component\work\basedesign\basedesign.v|io:i|time:1768776318|size:17224|exec:0|csum:417923AFE7129C71A6ABA35F9F291079
file:..\..\component\mss_syn_comps.v|io:i|time:1768776402|size:229847|exec:0|csum:B628E42F03AC3A66D7845811767F6446
file:..\..\..\..\microchip\libero_soc_2025.2\libero_soc\synplify_pro\bin64\c_hdl.exe|io:i|time:1763485758|size:7677440|exec:1|csum:99A6C5AF16F6318F1C0BD83B2ACE0C84
