
SensorArrayReadoutEtherCAT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005d08  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000154  20000000  00005d08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  00020154  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  00020154  2**0
                  CONTENTS
  4 .bss          00000d08  20000160  00005e70  00020160  2**4
                  ALLOC
  5 .stack        00010000  20000e68  00006b78  00020160  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020154  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020182  2**0
                  CONTENTS, READONLY
  8 .debug_info   0002f0f7  00000000  00000000  000201db  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003524  00000000  00000000  0004f2d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000fe1b  00000000  00000000  000527f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000cc8  00000000  00000000  00062611  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000dc0  00000000  00000000  000632d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000341e6  00000000  00000000  00064099  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00014a33  00000000  00000000  0009827f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00121b04  00000000  00000000  000accb2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002868  00000000  00000000  001ce7b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	68 0e 01 20 e1 02 00 00 dd 02 00 00 dd 02 00 00     h.. ............
      10:	dd 02 00 00 dd 02 00 00 dd 02 00 00 00 00 00 00     ................
	...
      2c:	dd 02 00 00 dd 02 00 00 00 00 00 00 dd 02 00 00     ................
      3c:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
      4c:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
      5c:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
      6c:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
      7c:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
      8c:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
      9c:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
      ac:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
      bc:	a9 0f 00 00 b5 0f 00 00 c1 0f 00 00 cd 0f 00 00     ................
      cc:	d9 0f 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
      dc:	dd 02 00 00 dd 02 00 00 dd 02 00 00 00 00 00 00     ................
	...
      f4:	b5 10 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     104:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     114:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     124:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     134:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     144:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     154:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     164:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     174:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     184:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     194:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     1a4:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     1b4:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     1c4:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     1d4:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     1e4:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     1f4:	dd 02 00 00 9d 21 00 00 dd 02 00 00 dd 02 00 00     .....!..........
     204:	dd 02 00 00 39 07 00 00 dd 02 00 00 dd 02 00 00     ....9...........
     214:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     224:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     234:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     244:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................
     254:	dd 02 00 00 dd 02 00 00 dd 02 00 00 dd 02 00 00     ................

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	20000160 	.word	0x20000160
     280:	00000000 	.word	0x00000000
     284:	00005d08 	.word	0x00005d08

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	00005d08 	.word	0x00005d08
     2c4:	20000164 	.word	0x20000164
     2c8:	00005d08 	.word	0x00005d08
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b508      	push	{r3, lr}
	system_init();
     2d2:	4b01      	ldr	r3, [pc, #4]	; (2d8 <atmel_start_init+0x8>)
     2d4:	4798      	blx	r3
     2d6:	bd08      	pop	{r3, pc}
     2d8:	00000555 	.word	0x00000555

000002dc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     2dc:	e7fe      	b.n	2dc <Dummy_Handler>
	...

000002e0 <Reset_Handler>:
{
     2e0:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
     2e2:	4b15      	ldr	r3, [pc, #84]	; (338 <Reset_Handler+0x58>)
     2e4:	4a15      	ldr	r2, [pc, #84]	; (33c <Reset_Handler+0x5c>)
     2e6:	429a      	cmp	r2, r3
     2e8:	d009      	beq.n	2fe <Reset_Handler+0x1e>
     2ea:	4b13      	ldr	r3, [pc, #76]	; (338 <Reset_Handler+0x58>)
     2ec:	4a13      	ldr	r2, [pc, #76]	; (33c <Reset_Handler+0x5c>)
     2ee:	e003      	b.n	2f8 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
     2f0:	6811      	ldr	r1, [r2, #0]
     2f2:	6019      	str	r1, [r3, #0]
     2f4:	3304      	adds	r3, #4
     2f6:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     2f8:	4911      	ldr	r1, [pc, #68]	; (340 <Reset_Handler+0x60>)
     2fa:	428b      	cmp	r3, r1
     2fc:	d3f8      	bcc.n	2f0 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
     2fe:	4b11      	ldr	r3, [pc, #68]	; (344 <Reset_Handler+0x64>)
     300:	e002      	b.n	308 <Reset_Handler+0x28>
                *pDest++ = 0;
     302:	2200      	movs	r2, #0
     304:	601a      	str	r2, [r3, #0]
     306:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
     308:	4a0f      	ldr	r2, [pc, #60]	; (348 <Reset_Handler+0x68>)
     30a:	4293      	cmp	r3, r2
     30c:	d3f9      	bcc.n	302 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     30e:	4b0f      	ldr	r3, [pc, #60]	; (34c <Reset_Handler+0x6c>)
     310:	4a0f      	ldr	r2, [pc, #60]	; (350 <Reset_Handler+0x70>)
     312:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     316:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
     318:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
     31c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
     320:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     324:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     328:	f3bf 8f6f 	isb	sy
        __libc_init_array();
     32c:	4b09      	ldr	r3, [pc, #36]	; (354 <Reset_Handler+0x74>)
     32e:	4798      	blx	r3
        main();
     330:	4b09      	ldr	r3, [pc, #36]	; (358 <Reset_Handler+0x78>)
     332:	4798      	blx	r3
     334:	e7fe      	b.n	334 <Reset_Handler+0x54>
     336:	bf00      	nop
     338:	20000000 	.word	0x20000000
     33c:	00005d08 	.word	0x00005d08
     340:	20000154 	.word	0x20000154
     344:	20000160 	.word	0x20000160
     348:	20000e68 	.word	0x20000e68
     34c:	e000ed00 	.word	0xe000ed00
     350:	00000000 	.word	0x00000000
     354:	00005a31 	.word	0x00005a31
     358:	0000203d 	.word	0x0000203d

0000035c <I2C_0_PORT_init>:
}

static inline void hri_port_clear_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     35c:	4b16      	ldr	r3, [pc, #88]	; (3b8 <I2C_0_PORT_init+0x5c>)
     35e:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
     362:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     366:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     36a:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
	tmp &= ~PORT_PINCFG_PMUXEN;
     36e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     372:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     376:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     37a:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     37e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     382:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     386:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     38a:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
     38e:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     392:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     396:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
	tmp &= ~PORT_PINCFG_PMUXEN;
     39a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     39e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3a2:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3a6:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     3aa:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     3ae:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3b2:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
     3b6:	4770      	bx	lr
     3b8:	41008000 	.word	0x41008000

000003bc <I2C_0_CLOCK_init>:
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     3bc:	4b06      	ldr	r3, [pc, #24]	; (3d8 <I2C_0_CLOCK_init+0x1c>)
     3be:	2240      	movs	r2, #64	; 0x40
     3c0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
     3c4:	2243      	movs	r2, #67	; 0x43
     3c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}

static inline void hri_mclk_set_APBBMASK_SERCOM3_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
     3ca:	4a04      	ldr	r2, [pc, #16]	; (3dc <I2C_0_CLOCK_init+0x20>)
     3cc:	6993      	ldr	r3, [r2, #24]
     3ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     3d2:	6193      	str	r3, [r2, #24]
     3d4:	4770      	bx	lr
     3d6:	bf00      	nop
     3d8:	40001c00 	.word	0x40001c00
     3dc:	40000800 	.word	0x40000800

000003e0 <I2C_0_init>:

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
}

void I2C_0_init(void)
{
     3e0:	b508      	push	{r3, lr}
	I2C_0_CLOCK_init();
     3e2:	4b04      	ldr	r3, [pc, #16]	; (3f4 <I2C_0_init+0x14>)
     3e4:	4798      	blx	r3
	i2c_m_sync_init(&I2C_0, SERCOM3);
     3e6:	4904      	ldr	r1, [pc, #16]	; (3f8 <I2C_0_init+0x18>)
     3e8:	4804      	ldr	r0, [pc, #16]	; (3fc <I2C_0_init+0x1c>)
     3ea:	4b05      	ldr	r3, [pc, #20]	; (400 <I2C_0_init+0x20>)
     3ec:	4798      	blx	r3
	I2C_0_PORT_init();
     3ee:	4b05      	ldr	r3, [pc, #20]	; (404 <I2C_0_init+0x24>)
     3f0:	4798      	blx	r3
     3f2:	bd08      	pop	{r3, pc}
     3f4:	000003bd 	.word	0x000003bd
     3f8:	41014000 	.word	0x41014000
     3fc:	200003b0 	.word	0x200003b0
     400:	00000a45 	.word	0x00000a45
     404:	0000035d 	.word	0x0000035d

00000408 <SPI_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     408:	4b2c      	ldr	r3, [pc, #176]	; (4bc <SPI_0_PORT_init+0xb4>)
     40a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
     40e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     412:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     416:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
     41a:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     41e:	4a28      	ldr	r2, [pc, #160]	; (4c0 <SPI_0_PORT_init+0xb8>)
     420:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     424:	f893 20d0 	ldrb.w	r2, [r3, #208]	; 0xd0
	tmp &= ~PORT_PINCFG_PMUXEN;
     428:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     42c:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     430:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     434:	f893 20b8 	ldrb.w	r2, [r3, #184]	; 0xb8
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     438:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     43c:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     440:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     444:	f44f 3200 	mov.w	r2, #131072	; 0x20000
     448:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     44c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     450:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     454:	4a1b      	ldr	r2, [pc, #108]	; (4c4 <SPI_0_PORT_init+0xbc>)
     456:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     45a:	f893 20d1 	ldrb.w	r2, [r3, #209]	; 0xd1
	tmp &= ~PORT_PINCFG_PMUXEN;
     45e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     462:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     466:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     46a:	f893 20b8 	ldrb.w	r2, [r3, #184]	; 0xb8
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     46e:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     472:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     476:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     47a:	2202      	movs	r2, #2
     47c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     480:	4a11      	ldr	r2, [pc, #68]	; (4c8 <SPI_0_PORT_init+0xc0>)
     482:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     486:	4a11      	ldr	r2, [pc, #68]	; (4cc <SPI_0_PORT_init+0xc4>)
     488:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     48c:	f893 20c1 	ldrb.w	r2, [r3, #193]	; 0xc1
     490:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     494:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     498:	f893 20c1 	ldrb.w	r2, [r3, #193]	; 0xc1
	tmp &= ~PORT_PINCFG_PMUXEN;
     49c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     4a0:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     4a4:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     4a8:	f893 20b0 	ldrb.w	r2, [r3, #176]	; 0xb0
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     4ac:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     4b0:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     4b4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
     4b8:	4770      	bx	lr
     4ba:	bf00      	nop
     4bc:	41008000 	.word	0x41008000
     4c0:	c0000001 	.word	0xc0000001
     4c4:	c0000002 	.word	0xc0000002
     4c8:	40020002 	.word	0x40020002
     4cc:	c0020000 	.word	0xc0020000

000004d0 <SPI_0_CLOCK_init>:
     4d0:	4b06      	ldr	r3, [pc, #24]	; (4ec <SPI_0_CLOCK_init+0x1c>)
     4d2:	2240      	movs	r2, #64	; 0x40
     4d4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
     4d8:	2243      	movs	r2, #67	; 0x43
     4da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}

static inline void hri_mclk_set_APBDMASK_SERCOM5_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
     4de:	4a04      	ldr	r2, [pc, #16]	; (4f0 <SPI_0_CLOCK_init+0x20>)
     4e0:	6a13      	ldr	r3, [r2, #32]
     4e2:	f043 0302 	orr.w	r3, r3, #2
     4e6:	6213      	str	r3, [r2, #32]
     4e8:	4770      	bx	lr
     4ea:	bf00      	nop
     4ec:	40001c00 	.word	0x40001c00
     4f0:	40000800 	.word	0x40000800

000004f4 <SPI_0_init>:

	hri_mclk_set_APBDMASK_SERCOM5_bit(MCLK);
}

void SPI_0_init(void)
{
     4f4:	b508      	push	{r3, lr}
	SPI_0_CLOCK_init();
     4f6:	4b04      	ldr	r3, [pc, #16]	; (508 <SPI_0_init+0x14>)
     4f8:	4798      	blx	r3
	spi_m_dma_init(&SPI_0, SERCOM5);
     4fa:	4904      	ldr	r1, [pc, #16]	; (50c <SPI_0_init+0x18>)
     4fc:	4804      	ldr	r0, [pc, #16]	; (510 <SPI_0_init+0x1c>)
     4fe:	4b05      	ldr	r3, [pc, #20]	; (514 <SPI_0_init+0x20>)
     500:	4798      	blx	r3
	SPI_0_PORT_init();
     502:	4b05      	ldr	r3, [pc, #20]	; (518 <SPI_0_init+0x24>)
     504:	4798      	blx	r3
     506:	bd08      	pop	{r3, pc}
     508:	000004d1 	.word	0x000004d1
     50c:	43000400 	.word	0x43000400
     510:	20000380 	.word	0x20000380
     514:	00000b79 	.word	0x00000b79
     518:	00000409 	.word	0x00000409

0000051c <TIMER_1_CLOCK_init>:
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
     51c:	4a04      	ldr	r2, [pc, #16]	; (530 <TIMER_1_CLOCK_init+0x14>)
     51e:	6993      	ldr	r3, [r2, #24]
     520:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     524:	6193      	str	r3, [r2, #24]
     526:	2240      	movs	r2, #64	; 0x40
     528:	4b02      	ldr	r3, [pc, #8]	; (534 <TIMER_1_CLOCK_init+0x18>)
     52a:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
     52e:	4770      	bx	lr
     530:	40000800 	.word	0x40000800
     534:	40001c00 	.word	0x40001c00

00000538 <TIMER_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_TC7_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_TC7;
     538:	4a04      	ldr	r2, [pc, #16]	; (54c <TIMER_0_CLOCK_init+0x14>)
     53a:	6a13      	ldr	r3, [r2, #32]
     53c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     540:	6213      	str	r3, [r2, #32]
     542:	2240      	movs	r2, #64	; 0x40
     544:	4b02      	ldr	r3, [pc, #8]	; (550 <TIMER_0_CLOCK_init+0x18>)
     546:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
     54a:	4770      	bx	lr
     54c:	40000800 	.word	0x40000800
     550:	40001c00 	.word	0x40001c00

00000554 <system_init>:
	hri_mclk_set_APBDMASK_TC7_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC7_GCLK_ID, CONF_GCLK_TC7_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void system_init(void)
{
     554:	b508      	push	{r3, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     556:	4b18      	ldr	r3, [pc, #96]	; (5b8 <system_init+0x64>)
     558:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     55a:	4b18      	ldr	r3, [pc, #96]	; (5bc <system_init+0x68>)
     55c:	2240      	movs	r2, #64	; 0x40
     55e:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     560:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     562:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     566:	629a      	str	r2, [r3, #40]	; 0x28
     568:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
     56c:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     56e:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
	tmp &= ~PORT_PINCFG_PMUXEN;
     572:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     576:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     57a:	2201      	movs	r2, #1
     57c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     580:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     584:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     588:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     58c:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     590:	f893 20c0 	ldrb.w	r2, [r3, #192]	; 0xc0
	tmp &= ~PORT_PINCFG_PMUXEN;
     594:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     598:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
	// Set pin direction to output
	gpio_set_pin_direction(ECAT_SPI_CS_PIN, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(ECAT_SPI_CS_PIN, GPIO_PIN_FUNCTION_OFF);

	I2C_0_init();
     59c:	4b08      	ldr	r3, [pc, #32]	; (5c0 <system_init+0x6c>)
     59e:	4798      	blx	r3

	SPI_0_init();
     5a0:	4b08      	ldr	r3, [pc, #32]	; (5c4 <system_init+0x70>)
     5a2:	4798      	blx	r3

	TIMER_1_CLOCK_init();
     5a4:	4b08      	ldr	r3, [pc, #32]	; (5c8 <system_init+0x74>)
     5a6:	4798      	blx	r3

	TIMER_1_init();
     5a8:	4b08      	ldr	r3, [pc, #32]	; (5cc <system_init+0x78>)
     5aa:	4798      	blx	r3

	TIMER_0_CLOCK_init();
     5ac:	4b08      	ldr	r3, [pc, #32]	; (5d0 <system_init+0x7c>)
     5ae:	4798      	blx	r3

	TIMER_0_init();
     5b0:	4b08      	ldr	r3, [pc, #32]	; (5d4 <system_init+0x80>)
     5b2:	4798      	blx	r3
     5b4:	bd08      	pop	{r3, pc}
     5b6:	bf00      	nop
     5b8:	00000c69 	.word	0x00000c69
     5bc:	41008000 	.word	0x41008000
     5c0:	000003e1 	.word	0x000003e1
     5c4:	000004f5 	.word	0x000004f5
     5c8:	0000051d 	.word	0x0000051d
     5cc:	00001cdd 	.word	0x00001cdd
     5d0:	00000539 	.word	0x00000539
     5d4:	00001da1 	.word	0x00001da1

000005d8 <LAN9252_rx_susp>:
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     5d8:	2201      	movs	r2, #1
     5da:	4b10      	ldr	r3, [pc, #64]	; (61c <LAN9252_rx_susp+0x44>)
     5dc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
static void LAN9252_rx_susp(struct _dma_resource *resource)
{
	gpio_set_pin_level(ECAT_SPI_CS_PIN, true);
	
	//volatile uint32_t *pointer = ((DMAC->WRBADDR.reg)+0x10*resource->channel_id+12);
	volatile uint32_t *pointer = ((DMAC->WRBADDR.reg)+12);
     5e0:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
     5e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38

	if (*pointer != &spi_rx_write_fifo_dma_descriptor){
     5e6:	68da      	ldr	r2, [r3, #12]
     5e8:	4b0d      	ldr	r3, [pc, #52]	; (620 <LAN9252_rx_susp+0x48>)
     5ea:	429a      	cmp	r2, r3
     5ec:	d00d      	beq.n	60a <LAN9252_rx_susp+0x32>
		DMAC->Channel[0].CHCTRLB.reg = 0x2; // Resume
     5ee:	4b0d      	ldr	r3, [pc, #52]	; (624 <LAN9252_rx_susp+0x4c>)
     5f0:	2202      	movs	r2, #2
     5f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     5f6:	2001      	movs	r0, #1
     5f8:	4908      	ldr	r1, [pc, #32]	; (61c <LAN9252_rx_susp+0x44>)
     5fa:	f8c1 0094 	str.w	r0, [r1, #148]	; 0x94
		gpio_set_pin_level(ECAT_SPI_CS_PIN, false);
		DMAC->Channel[1].CHCTRLB.reg = 0x2; // Resume
     5fe:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		tx_ethercat_done = false;
     602:	2200      	movs	r2, #0
     604:	4b08      	ldr	r3, [pc, #32]	; (628 <LAN9252_rx_susp+0x50>)
     606:	701a      	strb	r2, [r3, #0]
     608:	4770      	bx	lr
	}
	else{
		tx_ethercat_done = true;
     60a:	2201      	movs	r2, #1
     60c:	4b06      	ldr	r3, [pc, #24]	; (628 <LAN9252_rx_susp+0x50>)
     60e:	701a      	strb	r2, [r3, #0]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     610:	f44f 2280 	mov.w	r2, #262144	; 0x40000
     614:	4b05      	ldr	r3, [pc, #20]	; (62c <LAN9252_rx_susp+0x54>)
     616:	60da      	str	r2, [r3, #12]
     618:	4770      	bx	lr
     61a:	bf00      	nop
     61c:	41008000 	.word	0x41008000
     620:	20000558 	.word	0x20000558
     624:	4100a000 	.word	0x4100a000
     628:	20000568 	.word	0x20000568
     62c:	e000e100 	.word	0xe000e100

00000630 <setup_transfer_descriptor>:
	
}

static void setup_transfer_descriptor(enum dma_transfer_descriptor_type type, DmacDescriptor *descriptor, const uint32_t start, 
										const uint32_t lenght, const uint32_t next_descriptor, uint16_t block_action)
{
     630:	b430      	push	{r4, r5}
}

static inline void hri_dmacdescriptor_set_BTCTRL_VALID_bit(const void *const hw)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((DmacDescriptor *)hw)->BTCTRL.reg |= DMAC_BTCTRL_VALID;
     632:	880c      	ldrh	r4, [r1, #0]
     634:	b2a4      	uxth	r4, r4
     636:	f044 0401 	orr.w	r4, r4, #1
     63a:	800c      	strh	r4, [r1, #0]

static inline void hri_dmacdescriptor_write_BTCTRL_EVOSEL_bf(const void *const hw, hri_dmacdescriptor_btctrl_reg_t data)
{
	uint16_t tmp;
	DMAC_CRITICAL_SECTION_ENTER();
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
     63c:	880c      	ldrh	r4, [r1, #0]
     63e:	b2a4      	uxth	r4, r4
	tmp &= ~DMAC_BTCTRL_EVOSEL_Msk;
	tmp |= DMAC_BTCTRL_EVOSEL(data);
     640:	f044 0406 	orr.w	r4, r4, #6
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
     644:	800c      	strh	r4, [r1, #0]
static inline void hri_dmacdescriptor_write_BTCTRL_BLOCKACT_bf(const void *const               hw,
                                                               hri_dmacdescriptor_btctrl_reg_t data)
{
	uint16_t tmp;
	DMAC_CRITICAL_SECTION_ENTER();
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
     646:	880c      	ldrh	r4, [r1, #0]
     648:	b2a4      	uxth	r4, r4
	tmp &= ~DMAC_BTCTRL_BLOCKACT_Msk;
     64a:	f024 0418 	bic.w	r4, r4, #24
	tmp |= DMAC_BTCTRL_BLOCKACT(data);
     64e:	f8bd 500c 	ldrh.w	r5, [sp, #12]
     652:	00ed      	lsls	r5, r5, #3
     654:	f005 0518 	and.w	r5, r5, #24
     658:	432c      	orrs	r4, r5
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
     65a:	800c      	strh	r4, [r1, #0]
static inline void hri_dmacdescriptor_write_BTCTRL_BEATSIZE_bf(const void *const               hw,
                                                               hri_dmacdescriptor_btctrl_reg_t data)
{
	uint16_t tmp;
	DMAC_CRITICAL_SECTION_ENTER();
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
     65c:	880c      	ldrh	r4, [r1, #0]
     65e:	b2a4      	uxth	r4, r4
	tmp &= ~DMAC_BTCTRL_BEATSIZE_Msk;
     660:	f424 7440 	bic.w	r4, r4, #768	; 0x300
     664:	b2a4      	uxth	r4, r4
	tmp |= DMAC_BTCTRL_BEATSIZE(data);
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
     666:	800c      	strh	r4, [r1, #0]
	hri_dmacdescriptor_set_BTCTRL_VALID_bit(descriptor);										// 1.Validate the Descriptor
	hri_dmacdescriptor_write_BTCTRL_EVOSEL_bf(descriptor, DMAC_BTCTRL_EVOSEL_BURST_Val);		// 2. Define mentions 0x3 as Burst, but 0x3 = BEAT (Event strobe when beat transfer complete)
	hri_dmacdescriptor_write_BTCTRL_BLOCKACT_bf(descriptor, block_action);						// 3. block_action
	hri_dmacdescriptor_write_BTCTRL_BEATSIZE_bf(descriptor, DMAC_BTCTRL_BEATSIZE_BYTE_Val);		// 4. beat_size
		
	switch (type){
     668:	2803      	cmp	r0, #3
     66a:	d814      	bhi.n	696 <setup_transfer_descriptor+0x66>
     66c:	e8df f000 	tbb	[pc, r0]
     670:	4b253902 	.word	0x4b253902
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
     674:	8808      	ldrh	r0, [r1, #0]
     676:	b280      	uxth	r0, r0
	tmp |= value << DMAC_BTCTRL_SRCINC_Pos;
     678:	f440 6080 	orr.w	r0, r0, #1024	; 0x400
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
     67c:	8008      	strh	r0, [r1, #0]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
     67e:	8808      	ldrh	r0, [r1, #0]
     680:	b280      	uxth	r0, r0
	tmp &= ~DMAC_BTCTRL_DSTINC;
     682:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
     686:	b280      	uxth	r0, r0
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
     688:	8008      	strh	r0, [r1, #0]
		case DMA_TRANSFER_DESCRIPTOR_TX:
			hri_dmacdescriptor_write_BTCTRL_SRCINC_bit(descriptor, true);						// 5. src_increment_enable = true
			hri_dmacdescriptor_write_BTCTRL_DSTINC_bit(descriptor, false);						// 6. dst_increment_enable = false
			hri_dmacdescriptor_write_SRCADDR_SRCADDR_bf(descriptor, start+lenght);				// 10. source_address
     68a:	441a      	add	r2, r3
static inline void hri_dmacdescriptor_write_SRCADDR_SRCADDR_bf(const void *const                hw,
                                                               hri_dmacdescriptor_srcaddr_reg_t data)
{
	uint32_t tmp;
	DMAC_CRITICAL_SECTION_ENTER();
	tmp = ((DmacDescriptor *)hw)->SRCADDR.reg;
     68c:	6848      	ldr	r0, [r1, #4]
	tmp &= ~DMAC_SRCADDR_SRCADDR_Msk;
	tmp |= DMAC_SRCADDR_SRCADDR(data);
	((DmacDescriptor *)hw)->SRCADDR.reg = tmp;
     68e:	604a      	str	r2, [r1, #4]
static inline void hri_dmacdescriptor_write_DSTADDR_DSTADDR_bf(const void *const                hw,
                                                               hri_dmacdescriptor_dstaddr_reg_t data)
{
	uint32_t tmp;
	DMAC_CRITICAL_SECTION_ENTER();
	tmp = ((DmacDescriptor *)hw)->DSTADDR.reg;
     690:	688a      	ldr	r2, [r1, #8]
	tmp &= ~DMAC_DSTADDR_DSTADDR_Msk;
	tmp |= DMAC_DSTADDR_DSTADDR(data);
	((DmacDescriptor *)hw)->DSTADDR.reg = tmp;
     692:	4a26      	ldr	r2, [pc, #152]	; (72c <setup_transfer_descriptor+0xfc>)
     694:	608a      	str	r2, [r1, #8]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
     696:	880a      	ldrh	r2, [r1, #0]
     698:	b292      	uxth	r2, r2
	tmp &= ~DMAC_BTCTRL_STEPSEL;
     69a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
     69e:	b292      	uxth	r2, r2
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
     6a0:	800a      	strh	r2, [r1, #0]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
     6a2:	880a      	ldrh	r2, [r1, #0]
	tmp &= ~DMAC_BTCTRL_STEPSIZE_Msk;
     6a4:	f3c2 020c 	ubfx	r2, r2, #0, #13
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
     6a8:	800a      	strh	r2, [r1, #0]
		break;		
	}
	
	hri_dmacdescriptor_write_BTCTRL_STEPSEL_bit(descriptor, false);								// 7. step_selection = DMA_STEPSEL_DST
	hri_dmacdescriptor_write_BTCTRL_STEPSIZE_bf(descriptor, DMAC_BTCTRL_STEPSIZE_X1_Val);		// 8. step_size = DMA_ADDRESS_INCREMENT_STEP_SIZE_1
	hri_dmacdescriptor_write_BTCNT_BTCNT_bf(descriptor, lenght);								// 9. block_transfer_count;
     6aa:	b29b      	uxth	r3, r3
	tmp = ((DmacDescriptor *)hw)->BTCNT.reg;
     6ac:	884a      	ldrh	r2, [r1, #2]
	((DmacDescriptor *)hw)->BTCNT.reg = tmp;
     6ae:	804b      	strh	r3, [r1, #2]
static inline void hri_dmacdescriptor_write_DESCADDR_DESCADDR_bf(const void *const                 hw,
                                                                 hri_dmacdescriptor_descaddr_reg_t data)
{
	uint32_t tmp;
	DMAC_CRITICAL_SECTION_ENTER();
	tmp = ((DmacDescriptor *)hw)->DESCADDR.reg;
     6b0:	68cb      	ldr	r3, [r1, #12]
	tmp &= ~DMAC_DESCADDR_DESCADDR_Msk;
	tmp |= DMAC_DESCADDR_DESCADDR(data);
	((DmacDescriptor *)hw)->DESCADDR.reg = tmp;
     6b2:	9b02      	ldr	r3, [sp, #8]
     6b4:	60cb      	str	r3, [r1, #12]
	hri_dmacdescriptor_write_DESCADDR_DESCADDR_bf(descriptor, next_descriptor);					// 12. next_descriptor_address = 0;
     6b6:	bc30      	pop	{r4, r5}
     6b8:	4770      	bx	lr
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
     6ba:	880a      	ldrh	r2, [r1, #0]
     6bc:	b292      	uxth	r2, r2
	tmp &= ~DMAC_BTCTRL_SRCINC;
     6be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
     6c2:	b292      	uxth	r2, r2
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
     6c4:	800a      	strh	r2, [r1, #0]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
     6c6:	880a      	ldrh	r2, [r1, #0]
     6c8:	b292      	uxth	r2, r2
	tmp &= ~DMAC_BTCTRL_DSTINC;
     6ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
     6ce:	b292      	uxth	r2, r2
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
     6d0:	800a      	strh	r2, [r1, #0]
			hri_dmacdescriptor_write_SRCADDR_SRCADDR_bf(descriptor, dummy_register);			// 10. source_address
     6d2:	4a17      	ldr	r2, [pc, #92]	; (730 <setup_transfer_descriptor+0x100>)
     6d4:	6812      	ldr	r2, [r2, #0]
	tmp = ((DmacDescriptor *)hw)->SRCADDR.reg;
     6d6:	6848      	ldr	r0, [r1, #4]
	((DmacDescriptor *)hw)->SRCADDR.reg = tmp;
     6d8:	604a      	str	r2, [r1, #4]
	tmp = ((DmacDescriptor *)hw)->DSTADDR.reg;
     6da:	688a      	ldr	r2, [r1, #8]
	((DmacDescriptor *)hw)->DSTADDR.reg = tmp;
     6dc:	4a13      	ldr	r2, [pc, #76]	; (72c <setup_transfer_descriptor+0xfc>)
     6de:	608a      	str	r2, [r1, #8]
     6e0:	e7d9      	b.n	696 <setup_transfer_descriptor+0x66>
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
     6e2:	8808      	ldrh	r0, [r1, #0]
     6e4:	b280      	uxth	r0, r0
	tmp &= ~DMAC_BTCTRL_SRCINC;
     6e6:	f420 6080 	bic.w	r0, r0, #1024	; 0x400
     6ea:	b280      	uxth	r0, r0
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
     6ec:	8008      	strh	r0, [r1, #0]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
     6ee:	8808      	ldrh	r0, [r1, #0]
     6f0:	b280      	uxth	r0, r0
	tmp |= value << DMAC_BTCTRL_DSTINC_Pos;
     6f2:	f440 6000 	orr.w	r0, r0, #2048	; 0x800
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
     6f6:	8008      	strh	r0, [r1, #0]
	tmp = ((DmacDescriptor *)hw)->SRCADDR.reg;
     6f8:	6848      	ldr	r0, [r1, #4]
	((DmacDescriptor *)hw)->SRCADDR.reg = tmp;
     6fa:	480c      	ldr	r0, [pc, #48]	; (72c <setup_transfer_descriptor+0xfc>)
     6fc:	6048      	str	r0, [r1, #4]
			hri_dmacdescriptor_write_DSTADDR_DSTADDR_bf(descriptor, start+lenght);				// 11. destination_address
     6fe:	441a      	add	r2, r3
	tmp = ((DmacDescriptor *)hw)->DSTADDR.reg;
     700:	6888      	ldr	r0, [r1, #8]
	((DmacDescriptor *)hw)->DSTADDR.reg = tmp;
     702:	608a      	str	r2, [r1, #8]
     704:	e7c7      	b.n	696 <setup_transfer_descriptor+0x66>
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
     706:	880a      	ldrh	r2, [r1, #0]
     708:	b292      	uxth	r2, r2
	tmp &= ~DMAC_BTCTRL_SRCINC;
     70a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
     70e:	b292      	uxth	r2, r2
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
     710:	800a      	strh	r2, [r1, #0]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
     712:	880a      	ldrh	r2, [r1, #0]
     714:	b292      	uxth	r2, r2
	tmp &= ~DMAC_BTCTRL_DSTINC;
     716:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
     71a:	b292      	uxth	r2, r2
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
     71c:	800a      	strh	r2, [r1, #0]
	tmp = ((DmacDescriptor *)hw)->SRCADDR.reg;
     71e:	684a      	ldr	r2, [r1, #4]
	((DmacDescriptor *)hw)->SRCADDR.reg = tmp;
     720:	4a02      	ldr	r2, [pc, #8]	; (72c <setup_transfer_descriptor+0xfc>)
     722:	604a      	str	r2, [r1, #4]
	tmp = ((DmacDescriptor *)hw)->DSTADDR.reg;
     724:	688a      	ldr	r2, [r1, #8]
	((DmacDescriptor *)hw)->DSTADDR.reg = tmp;
     726:	4a03      	ldr	r2, [pc, #12]	; (734 <setup_transfer_descriptor+0x104>)
     728:	608a      	str	r2, [r1, #8]
     72a:	e7b4      	b.n	696 <setup_transfer_descriptor+0x66>
     72c:	43000428 	.word	0x43000428
     730:	00005a78 	.word	0x00005a78
     734:	20000420 	.word	0x20000420

00000738 <TC7_Handler>:
void TC7_Handler(void){
     738:	b5f0      	push	{r4, r5, r6, r7, lr}
     73a:	b083      	sub	sp, #12
	TC7->COUNT16.INTFLAG.bit.OVF =1;
     73c:	4a16      	ldr	r2, [pc, #88]	; (798 <TC7_Handler+0x60>)
     73e:	7a93      	ldrb	r3, [r2, #10]
     740:	f043 0301 	orr.w	r3, r3, #1
     744:	7293      	strb	r3, [r2, #10]
		tx_ethercat = true;
     746:	2201      	movs	r2, #1
     748:	4b14      	ldr	r3, [pc, #80]	; (79c <TC7_Handler+0x64>)
     74a:	701a      	strb	r2, [r3, #0]
	if(tx_ethercat_done){
     74c:	4b14      	ldr	r3, [pc, #80]	; (7a0 <TC7_Handler+0x68>)
     74e:	781b      	ldrb	r3, [r3, #0]
     750:	b183      	cbz	r3, 774 <TC7_Handler+0x3c>
		volatile int i=0;
     752:	2300      	movs	r3, #0
     754:	9301      	str	r3, [sp, #4]
     756:	4611      	mov	r1, r2
     758:	4a12      	ldr	r2, [pc, #72]	; (7a4 <TC7_Handler+0x6c>)
     75a:	f8c2 1094 	str.w	r1, [r2, #148]	; 0x94
		DMAC->Channel[0].CHCTRLB.reg = 0x2; // Resume		
     75e:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
     762:	2102      	movs	r1, #2
     764:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
		DMAC->Channel[1].CHCTRLB.reg = 0x2; // Resume
     768:	f882 1054 	strb.w	r1, [r2, #84]	; 0x54
		tx_ethercat_done = false;
     76c:	4a0c      	ldr	r2, [pc, #48]	; (7a0 <TC7_Handler+0x68>)
     76e:	7013      	strb	r3, [r2, #0]
	};
     770:	b003      	add	sp, #12
     772:	bdf0      	pop	{r4, r5, r6, r7, pc}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     774:	4b0b      	ldr	r3, [pc, #44]	; (7a4 <TC7_Handler+0x6c>)
     776:	2501      	movs	r5, #1
     778:	f8c3 5098 	str.w	r5, [r3, #152]	; 0x98
		tx_ethercat_done = false;
     77c:	4e08      	ldr	r6, [pc, #32]	; (7a0 <TC7_Handler+0x68>)
     77e:	2400      	movs	r4, #0
     780:	7034      	strb	r4, [r6, #0]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     782:	f8c3 5094 	str.w	r5, [r3, #148]	; 0x94
		_dma_enable_transaction(0,false);
     786:	4621      	mov	r1, r4
     788:	4620      	mov	r0, r4
     78a:	4f07      	ldr	r7, [pc, #28]	; (7a8 <TC7_Handler+0x70>)
     78c:	47b8      	blx	r7
		_dma_enable_transaction(1,false);
     78e:	4621      	mov	r1, r4
     790:	4628      	mov	r0, r5
     792:	47b8      	blx	r7
		tx_ethercat_done = false;
     794:	7034      	strb	r4, [r6, #0]
	};
     796:	e7eb      	b.n	770 <TC7_Handler+0x38>
     798:	43001800 	.word	0x43001800
     79c:	20000520 	.word	0x20000520
     7a0:	20000568 	.word	0x20000568
     7a4:	41008000 	.word	0x41008000
     7a8:	00000f5d 	.word	0x00000f5d

000007ac <configure_ethercat_dma_descriptors>:
{
     7ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     7b0:	b083      	sub	sp, #12
	setup_transfer_descriptor(DMA_TRANSFER_DESCRIPTOR_TX, &spi_abort_fifo_dma_descriptor, abort_fifo_start, abort_fifo_length, &spi_clear_rd_fifo_dma_descriptor, DMAC_BTCTRL_BLOCKACT_SUSPEND_Val);			//DMA_BLOCK_ACTION_SUSPEND
     7b2:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 96c <configure_ethercat_dma_descriptors+0x1c0>
     7b6:	4f61      	ldr	r7, [pc, #388]	; (93c <configure_ethercat_dma_descriptors+0x190>)
     7b8:	2602      	movs	r6, #2
     7ba:	9601      	str	r6, [sp, #4]
     7bc:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 970 <configure_ethercat_dma_descriptors+0x1c4>
     7c0:	f8cd 9000 	str.w	r9, [sp]
     7c4:	2313      	movs	r3, #19
     7c6:	f8d8 2004 	ldr.w	r2, [r8, #4]
     7ca:	4639      	mov	r1, r7
     7cc:	2000      	movs	r0, #0
     7ce:	4d5c      	ldr	r5, [pc, #368]	; (940 <configure_ethercat_dma_descriptors+0x194>)
     7d0:	47a8      	blx	r5
	setup_transfer_descriptor(DMA_TRANSFER_DESCRIPTOR_TX,&spi_clear_rd_fifo_dma_descriptor,wr_pdram_start,wr_pdram_lenght+4*write_var_num,&spi_write_cl_fifo_dma_descriptor,DMAC_BTCTRL_BLOCKACT_SUSPEND_Val);	//DMA_BLOCK_ACTION_SUSPEND
     7d2:	f8d8 b008 	ldr.w	fp, [r8, #8]
     7d6:	9601      	str	r6, [sp, #4]
     7d8:	4c5a      	ldr	r4, [pc, #360]	; (944 <configure_ethercat_dma_descriptors+0x198>)
     7da:	9400      	str	r4, [sp, #0]
     7dc:	2343      	movs	r3, #67	; 0x43
     7de:	465a      	mov	r2, fp
     7e0:	4649      	mov	r1, r9
     7e2:	2000      	movs	r0, #0
     7e4:	47a8      	blx	r5
	setup_transfer_descriptor(DMA_TRANSFER_DESCRIPTOR_TX,&spi_write_cl_fifo_dma_descriptor,cl_pdram_start,cl_pdram_lenght,&spi_write_fifo_dma_descriptor,DMAC_BTCTRL_BLOCKACT_SUSPEND_Val);						//DMA_BLOCK_ACTION_SUSPEND
     7e6:	4b58      	ldr	r3, [pc, #352]	; (948 <configure_ethercat_dma_descriptors+0x19c>)
     7e8:	681a      	ldr	r2, [r3, #0]
     7ea:	f8df 9188 	ldr.w	r9, [pc, #392]	; 974 <configure_ethercat_dma_descriptors+0x1c8>
     7ee:	9601      	str	r6, [sp, #4]
     7f0:	f8cd 9000 	str.w	r9, [sp]
     7f4:	230b      	movs	r3, #11
     7f6:	4621      	mov	r1, r4
     7f8:	2000      	movs	r0, #0
     7fa:	47a8      	blx	r5
	setup_transfer_descriptor(DMA_TRANSFER_DESCRIPTOR_TX,&spi_write_fifo_dma_descriptor,wr_pdram_start,wr_pdram_lenght,&spi_write2ram_dma_descriptor,DMAC_BTCTRL_BLOCKACT_NOACT_Val);							//DMA_BLOCK_ACTION_NOACT
     7fc:	2400      	movs	r4, #0
     7fe:	9401      	str	r4, [sp, #4]
     800:	f8df a174 	ldr.w	sl, [pc, #372]	; 978 <configure_ethercat_dma_descriptors+0x1cc>
     804:	f8cd a000 	str.w	sl, [sp]
     808:	2303      	movs	r3, #3
     80a:	465a      	mov	r2, fp
     80c:	4649      	mov	r1, r9
     80e:	4620      	mov	r0, r4
     810:	47a8      	blx	r5
	setup_transfer_descriptor(DMA_TRANSFER_DESCRIPTOR_TX,&spi_write2ram_dma_descriptor,&ram_buffer[ram_real_wr_start],4*write_var_num,&spi_config_fifo_dma_descriptor,DMAC_BTCTRL_BLOCKACT_SUSPEND_Val);		//DMA_BLOCK_ACTION_SUSPEND
     812:	9601      	str	r6, [sp, #4]
     814:	f8df b164 	ldr.w	fp, [pc, #356]	; 97c <configure_ethercat_dma_descriptors+0x1d0>
     818:	f8cd b000 	str.w	fp, [sp]
     81c:	2340      	movs	r3, #64	; 0x40
     81e:	4a4b      	ldr	r2, [pc, #300]	; (94c <configure_ethercat_dma_descriptors+0x1a0>)
     820:	4651      	mov	r1, sl
     822:	4620      	mov	r0, r4
     824:	47a8      	blx	r5
	setup_transfer_descriptor(DMA_TRANSFER_DESCRIPTOR_TX,&spi_config_fifo_dma_descriptor,cf_pdram_start,cf_pdram_lenght,&spi_read_fifo_dma_descriptor,DMAC_BTCTRL_BLOCKACT_SUSPEND_Val);						//DMA_BLOCK_ACTION_SUSPEND		
     826:	9601      	str	r6, [sp, #4]
     828:	f8df a154 	ldr.w	sl, [pc, #340]	; 980 <configure_ethercat_dma_descriptors+0x1d4>
     82c:	f8cd a000 	str.w	sl, [sp]
     830:	2313      	movs	r3, #19
     832:	f8d8 200c 	ldr.w	r2, [r8, #12]
     836:	4659      	mov	r1, fp
     838:	4620      	mov	r0, r4
     83a:	47a8      	blx	r5
	setup_transfer_descriptor(DMA_TRANSFER_DESCRIPTOR_TX,&spi_read_fifo_dma_descriptor,rd_pdram_start,rd_pdram_lenght,&spi_read2ram_dma_descriptor,DMAC_BTCTRL_BLOCKACT_NOACT_Val);								//DMA_BLOCK_ACTION_NOACT
     83c:	f8d8 2010 	ldr.w	r2, [r8, #16]
     840:	9401      	str	r4, [sp, #4]
     842:	f8df 8140 	ldr.w	r8, [pc, #320]	; 984 <configure_ethercat_dma_descriptors+0x1d8>
     846:	f8cd 8000 	str.w	r8, [sp]
     84a:	2303      	movs	r3, #3
     84c:	4651      	mov	r1, sl
     84e:	4620      	mov	r0, r4
     850:	47a8      	blx	r5
	setup_transfer_descriptor(DMA_TRANSFER_DESCRIPTOR_TX_DUMMY,&spi_read2ram_dma_descriptor,0,4*read_var_num,&spi_write_fifo_dma_descriptor,DMAC_BTCTRL_BLOCKACT_SUSPEND_Val);									//DMA_BLOCK_ACTION_SUSPEND
     852:	9601      	str	r6, [sp, #4]
     854:	f8cd 9000 	str.w	r9, [sp]
     858:	2340      	movs	r3, #64	; 0x40
     85a:	4622      	mov	r2, r4
     85c:	4641      	mov	r1, r8
     85e:	4630      	mov	r0, r6
     860:	47a8      	blx	r5
	setup_transfer_descriptor(DMA_TRANSFER_DESCRIPTOR_RX_DUMMY,&spi_rx_abort_fifo_dma_descriptor,0,cf_pdram_lenght,&spi_rx_clear_rd_fifo_dma_descriptor,DMAC_BTCTRL_BLOCKACT_SUSPEND_Val);						//DMA_BLOCK_ACTION_SUSPEND
     862:	f8df 8124 	ldr.w	r8, [pc, #292]	; 988 <configure_ethercat_dma_descriptors+0x1dc>
     866:	9601      	str	r6, [sp, #4]
     868:	f8df 9120 	ldr.w	r9, [pc, #288]	; 98c <configure_ethercat_dma_descriptors+0x1e0>
     86c:	f8cd 9000 	str.w	r9, [sp]
     870:	2313      	movs	r3, #19
     872:	4622      	mov	r2, r4
     874:	4641      	mov	r1, r8
     876:	2003      	movs	r0, #3
     878:	47a8      	blx	r5
	setup_transfer_descriptor(DMA_TRANSFER_DESCRIPTOR_RX_DUMMY,&spi_rx_clear_rd_fifo_dma_descriptor,0,wr_pdram_lenght+4*write_var_num,&spi_rx_write_cl_fifo_dma_descriptor,DMAC_BTCTRL_BLOCKACT_SUSPEND_Val);	//DMA_BLOCK_ACTION_SUSPEND
     87a:	9601      	str	r6, [sp, #4]
     87c:	f8df a110 	ldr.w	sl, [pc, #272]	; 990 <configure_ethercat_dma_descriptors+0x1e4>
     880:	f8cd a000 	str.w	sl, [sp]
     884:	2343      	movs	r3, #67	; 0x43
     886:	4622      	mov	r2, r4
     888:	4649      	mov	r1, r9
     88a:	2003      	movs	r0, #3
     88c:	47a8      	blx	r5
	setup_transfer_descriptor(DMA_TRANSFER_DESCRIPTOR_RX_DUMMY,&spi_rx_write_cl_fifo_dma_descriptor,0,cl_pdram_lenght,&spi_rx_write_fifo_dma_descriptor,DMAC_BTCTRL_BLOCKACT_SUSPEND_Val);						//DMA_BLOCK_ACTION_SUSPEND
     88e:	f8df 9104 	ldr.w	r9, [pc, #260]	; 994 <configure_ethercat_dma_descriptors+0x1e8>
     892:	9601      	str	r6, [sp, #4]
     894:	f8cd 9000 	str.w	r9, [sp]
     898:	230b      	movs	r3, #11
     89a:	4622      	mov	r2, r4
     89c:	4651      	mov	r1, sl
     89e:	2003      	movs	r0, #3
     8a0:	47a8      	blx	r5
	setup_transfer_descriptor(DMA_TRANSFER_DESCRIPTOR_RX_DUMMY,&spi_rx_write_fifo_dma_descriptor,0,spi_head+4*write_var_num,&spi_rx_config_fifo_dma_descriptor,DMAC_BTCTRL_BLOCKACT_SUSPEND_Val);				//DMA_BLOCK_ACTION_SUSPEND
     8a2:	9601      	str	r6, [sp, #4]
     8a4:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 998 <configure_ethercat_dma_descriptors+0x1ec>
     8a8:	f8cd a000 	str.w	sl, [sp]
     8ac:	2343      	movs	r3, #67	; 0x43
     8ae:	4622      	mov	r2, r4
     8b0:	4649      	mov	r1, r9
     8b2:	2003      	movs	r0, #3
     8b4:	47a8      	blx	r5
	setup_transfer_descriptor(DMA_TRANSFER_DESCRIPTOR_RX_DUMMY,&spi_rx_config_fifo_dma_descriptor,0,cf_pdram_lenght,&spi_rx_read_fifo_dma_descriptor,DMAC_BTCTRL_BLOCKACT_SUSPEND_Val);							//DMA_BLOCK_ACTION_SUSPEND
     8b6:	9601      	str	r6, [sp, #4]
     8b8:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 99c <configure_ethercat_dma_descriptors+0x1f0>
     8bc:	f8cd b000 	str.w	fp, [sp]
     8c0:	2313      	movs	r3, #19
     8c2:	4622      	mov	r2, r4
     8c4:	4651      	mov	r1, sl
     8c6:	2003      	movs	r0, #3
     8c8:	47a8      	blx	r5
	setup_transfer_descriptor(DMA_TRANSFER_DESCRIPTOR_RX_DUMMY,&spi_rx_read_fifo_dma_descriptor,0,spi_head,&spi_rx_read2ram_dma_descriptor,DMAC_BTCTRL_BLOCKACT_NOACT_Val);										//DMA_BLOCK_ACTION_NOACT
     8ca:	9401      	str	r4, [sp, #4]
     8cc:	f8df a0d0 	ldr.w	sl, [pc, #208]	; 9a0 <configure_ethercat_dma_descriptors+0x1f4>
     8d0:	f8cd a000 	str.w	sl, [sp]
     8d4:	2303      	movs	r3, #3
     8d6:	4622      	mov	r2, r4
     8d8:	4659      	mov	r1, fp
     8da:	4618      	mov	r0, r3
     8dc:	47a8      	blx	r5
	setup_transfer_descriptor(DMA_TRANSFER_DESCRIPTOR_RX,&spi_rx_read2ram_dma_descriptor,&ram_buffer[ram_rd_start],4*read_var_num,&spi_rx_write_fifo_dma_descriptor,DMAC_BTCTRL_BLOCKACT_SUSPEND_Val);			//DMA_BLOCK_ACTION_SUSPEND
     8de:	9601      	str	r6, [sp, #4]
     8e0:	f8cd 9000 	str.w	r9, [sp]
     8e4:	2340      	movs	r3, #64	; 0x40
     8e6:	4a19      	ldr	r2, [pc, #100]	; (94c <configure_ethercat_dma_descriptors+0x1a0>)
     8e8:	441a      	add	r2, r3
     8ea:	4651      	mov	r1, sl
     8ec:	2001      	movs	r0, #1
     8ee:	47a8      	blx	r5
	spi_m_dma_register_callback(&SPI_0, SPI_DEV_CB_DMA_SUSPEND, LAN9252_rx_susp);
     8f0:	4d17      	ldr	r5, [pc, #92]	; (950 <configure_ethercat_dma_descriptors+0x1a4>)
     8f2:	4a18      	ldr	r2, [pc, #96]	; (954 <configure_ethercat_dma_descriptors+0x1a8>)
     8f4:	4631      	mov	r1, r6
     8f6:	4628      	mov	r0, r5
     8f8:	4b17      	ldr	r3, [pc, #92]	; (958 <configure_ethercat_dma_descriptors+0x1ac>)
     8fa:	4798      	blx	r3
	_dma_set_descriptor(0, spi_rx_abort_fifo_dma_descriptor);
     8fc:	f8d8 300c 	ldr.w	r3, [r8, #12]
     900:	9300      	str	r3, [sp, #0]
     902:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
     906:	4620      	mov	r0, r4
     908:	4e14      	ldr	r6, [pc, #80]	; (95c <configure_ethercat_dma_descriptors+0x1b0>)
     90a:	47b0      	blx	r6
	_dma_set_descriptor(1, spi_abort_fifo_dma_descriptor);
     90c:	68fb      	ldr	r3, [r7, #12]
     90e:	9300      	str	r3, [sp, #0]
     910:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
     914:	2001      	movs	r0, #1
     916:	47b0      	blx	r6
	spi_m_dma_enable(&SPI_0);
     918:	4628      	mov	r0, r5
     91a:	4b11      	ldr	r3, [pc, #68]	; (960 <configure_ethercat_dma_descriptors+0x1b4>)
     91c:	4798      	blx	r3
     91e:	2601      	movs	r6, #1
     920:	4b10      	ldr	r3, [pc, #64]	; (964 <configure_ethercat_dma_descriptors+0x1b8>)
     922:	f8c3 6094 	str.w	r6, [r3, #148]	; 0x94
	_dma_enable_transaction(0,false);
     926:	4621      	mov	r1, r4
     928:	4620      	mov	r0, r4
     92a:	4d0f      	ldr	r5, [pc, #60]	; (968 <configure_ethercat_dma_descriptors+0x1bc>)
     92c:	47a8      	blx	r5
	_dma_enable_transaction(1,false);
     92e:	4621      	mov	r1, r4
     930:	4630      	mov	r0, r6
     932:	47a8      	blx	r5
}
     934:	b003      	add	sp, #12
     936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     93a:	bf00      	nop
     93c:	20000510 	.word	0x20000510
     940:	00000631 	.word	0x00000631
     944:	20000538 	.word	0x20000538
     948:	20000000 	.word	0x20000000
     94c:	20000460 	.word	0x20000460
     950:	20000380 	.word	0x20000380
     954:	000005d9 	.word	0x000005d9
     958:	00000bed 	.word	0x00000bed
     95c:	00000fe5 	.word	0x00000fe5
     960:	00000bc5 	.word	0x00000bc5
     964:	41008000 	.word	0x41008000
     968:	00000f5d 	.word	0x00000f5d
     96c:	00005a78 	.word	0x00005a78
     970:	20000440 	.word	0x20000440
     974:	200003f0 	.word	0x200003f0
     978:	20000410 	.word	0x20000410
     97c:	20000500 	.word	0x20000500
     980:	20000548 	.word	0x20000548
     984:	20000400 	.word	0x20000400
     988:	20000450 	.word	0x20000450
     98c:	200004e0 	.word	0x200004e0
     990:	200004f0 	.word	0x200004f0
     994:	20000558 	.word	0x20000558
     998:	200003d0 	.word	0x200003d0
     99c:	200003e0 	.word	0x200003e0
     9a0:	20000528 	.word	0x20000528

000009a4 <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
     9a4:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
     9a6:	4b04      	ldr	r3, [pc, #16]	; (9b8 <delay_us+0x14>)
     9a8:	681c      	ldr	r4, [r3, #0]
     9aa:	4b04      	ldr	r3, [pc, #16]	; (9bc <delay_us+0x18>)
     9ac:	4798      	blx	r3
     9ae:	4601      	mov	r1, r0
     9b0:	4620      	mov	r0, r4
     9b2:	4b03      	ldr	r3, [pc, #12]	; (9c0 <delay_us+0x1c>)
     9b4:	4798      	blx	r3
     9b6:	bd10      	pop	{r4, pc}
     9b8:	2000017c 	.word	0x2000017c
     9bc:	00000c25 	.word	0x00000c25
     9c0:	00000c61 	.word	0x00000c61

000009c4 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
     9c4:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
     9c6:	4b04      	ldr	r3, [pc, #16]	; (9d8 <delay_ms+0x14>)
     9c8:	681c      	ldr	r4, [r3, #0]
     9ca:	4b04      	ldr	r3, [pc, #16]	; (9dc <delay_ms+0x18>)
     9cc:	4798      	blx	r3
     9ce:	4601      	mov	r1, r0
     9d0:	4620      	mov	r0, r4
     9d2:	4b03      	ldr	r3, [pc, #12]	; (9e0 <delay_ms+0x1c>)
     9d4:	4798      	blx	r3
     9d6:	bd10      	pop	{r4, pc}
     9d8:	2000017c 	.word	0x2000017c
     9dc:	00000c3d 	.word	0x00000c3d
     9e0:	00000c61 	.word	0x00000c61

000009e4 <i2c_m_sync_write>:

/**
 * \brief Sync version of I2C I/O write
 */
static int32_t i2c_m_sync_write(struct io_descriptor *io, const uint8_t *buf, const uint16_t n)
{
     9e4:	b510      	push	{r4, lr}
     9e6:	b084      	sub	sp, #16
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
     9e8:	8903      	ldrh	r3, [r0, #8]
     9ea:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
     9ee:	4614      	mov	r4, r2
     9f0:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
     9f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     9f6:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = (uint8_t *)buf;
     9fa:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     9fc:	a901      	add	r1, sp, #4
     9fe:	3814      	subs	r0, #20
     a00:	4b03      	ldr	r3, [pc, #12]	; (a10 <i2c_m_sync_write+0x2c>)
     a02:	4798      	blx	r3

	if (ret) {
     a04:	b910      	cbnz	r0, a0c <i2c_m_sync_write+0x28>
		return ret;
	}

	return n;
}
     a06:	4620      	mov	r0, r4
     a08:	b004      	add	sp, #16
     a0a:	bd10      	pop	{r4, pc}
		return ret;
     a0c:	4604      	mov	r4, r0
     a0e:	e7fa      	b.n	a06 <i2c_m_sync_write+0x22>
     a10:	000016e5 	.word	0x000016e5

00000a14 <i2c_m_sync_read>:
{
     a14:	b510      	push	{r4, lr}
     a16:	b084      	sub	sp, #16
	msg.addr   = i2c->slave_addr;
     a18:	8903      	ldrh	r3, [r0, #8]
     a1a:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
     a1e:	4614      	mov	r4, r2
     a20:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
     a22:	f248 0301 	movw	r3, #32769	; 0x8001
     a26:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buf;
     a2a:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     a2c:	a901      	add	r1, sp, #4
     a2e:	3814      	subs	r0, #20
     a30:	4b03      	ldr	r3, [pc, #12]	; (a40 <i2c_m_sync_read+0x2c>)
     a32:	4798      	blx	r3
	if (ret) {
     a34:	b910      	cbnz	r0, a3c <i2c_m_sync_read+0x28>
}
     a36:	4620      	mov	r0, r4
     a38:	b004      	add	sp, #16
     a3a:	bd10      	pop	{r4, pc}
		return ret;
     a3c:	4604      	mov	r4, r0
     a3e:	e7fa      	b.n	a36 <i2c_m_sync_read+0x22>
     a40:	000016e5 	.word	0x000016e5

00000a44 <i2c_m_sync_init>:

/**
 * \brief Sync version of i2c initialize
 */
int32_t i2c_m_sync_init(struct i2c_m_sync_desc *i2c, void *hw)
{
     a44:	b538      	push	{r3, r4, r5, lr}
     a46:	460d      	mov	r5, r1
	int32_t init_status;
	ASSERT(i2c);
     a48:	4604      	mov	r4, r0
     a4a:	225e      	movs	r2, #94	; 0x5e
     a4c:	4908      	ldr	r1, [pc, #32]	; (a70 <i2c_m_sync_init+0x2c>)
     a4e:	3000      	adds	r0, #0
     a50:	bf18      	it	ne
     a52:	2001      	movne	r0, #1
     a54:	4b07      	ldr	r3, [pc, #28]	; (a74 <i2c_m_sync_init+0x30>)
     a56:	4798      	blx	r3

	init_status = _i2c_m_sync_init(&i2c->device, hw);
     a58:	4629      	mov	r1, r5
     a5a:	4620      	mov	r0, r4
     a5c:	4b06      	ldr	r3, [pc, #24]	; (a78 <i2c_m_sync_init+0x34>)
     a5e:	4798      	blx	r3
	if (init_status) {
     a60:	4603      	mov	r3, r0
     a62:	b918      	cbnz	r0, a6c <i2c_m_sync_init+0x28>
		return init_status;
	}

	/* Init I/O */
	i2c->io.read  = i2c_m_sync_read;
     a64:	4a05      	ldr	r2, [pc, #20]	; (a7c <i2c_m_sync_init+0x38>)
     a66:	61a2      	str	r2, [r4, #24]
	i2c->io.write = i2c_m_sync_write;
     a68:	4a05      	ldr	r2, [pc, #20]	; (a80 <i2c_m_sync_init+0x3c>)
     a6a:	6162      	str	r2, [r4, #20]

	return ERR_NONE;
}
     a6c:	4618      	mov	r0, r3
     a6e:	bd38      	pop	{r3, r4, r5, pc}
     a70:	00005a8c 	.word	0x00005a8c
     a74:	00000c1d 	.word	0x00000c1d
     a78:	0000163d 	.word	0x0000163d
     a7c:	00000a15 	.word	0x00000a15
     a80:	000009e5 	.word	0x000009e5

00000a84 <i2c_m_sync_enable>:

/**
 * \brief Sync version of i2c enable
 */
int32_t i2c_m_sync_enable(struct i2c_m_sync_desc *i2c)
{
     a84:	b508      	push	{r3, lr}
	return _i2c_m_sync_enable(&i2c->device);
     a86:	4b01      	ldr	r3, [pc, #4]	; (a8c <i2c_m_sync_enable+0x8>)
     a88:	4798      	blx	r3
}
     a8a:	bd08      	pop	{r3, pc}
     a8c:	0000166d 	.word	0x0000166d

00000a90 <i2c_m_sync_set_slaveaddr>:
/**
 * \brief Sync version of i2c set slave address
 */
int32_t i2c_m_sync_set_slaveaddr(struct i2c_m_sync_desc *i2c, int16_t addr, int32_t addr_len)
{
	return i2c->slave_addr = (addr & 0x3ff) | (addr_len & I2C_M_TEN);
     a90:	f3c1 0109 	ubfx	r1, r1, #0, #10
     a94:	f402 6280 	and.w	r2, r2, #1024	; 0x400
     a98:	430a      	orrs	r2, r1
     a9a:	8382      	strh	r2, [r0, #28]
}
     a9c:	4610      	mov	r0, r2
     a9e:	4770      	bx	lr

00000aa0 <i2c_m_sync_get_io_descriptor>:
/**
 * \brief Retrieve I/O descriptor
 */
int32_t i2c_m_sync_get_io_descriptor(struct i2c_m_sync_desc *const i2c, struct io_descriptor **io)
{
	*io = &i2c->io;
     aa0:	3014      	adds	r0, #20
     aa2:	6008      	str	r0, [r1, #0]
	return ERR_NONE;
}
     aa4:	2000      	movs	r0, #0
     aa6:	4770      	bx	lr

00000aa8 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     aa8:	b570      	push	{r4, r5, r6, lr}
     aaa:	460d      	mov	r5, r1
     aac:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
     aae:	4604      	mov	r4, r0
     ab0:	b168      	cbz	r0, ace <io_write+0x26>
     ab2:	b151      	cbz	r1, aca <io_write+0x22>
     ab4:	2001      	movs	r0, #1
     ab6:	2234      	movs	r2, #52	; 0x34
     ab8:	4906      	ldr	r1, [pc, #24]	; (ad4 <io_write+0x2c>)
     aba:	4b07      	ldr	r3, [pc, #28]	; (ad8 <io_write+0x30>)
     abc:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
     abe:	6823      	ldr	r3, [r4, #0]
     ac0:	4632      	mov	r2, r6
     ac2:	4629      	mov	r1, r5
     ac4:	4620      	mov	r0, r4
     ac6:	4798      	blx	r3
}
     ac8:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
     aca:	2000      	movs	r0, #0
     acc:	e7f3      	b.n	ab6 <io_write+0xe>
     ace:	2000      	movs	r0, #0
     ad0:	e7f1      	b.n	ab6 <io_write+0xe>
     ad2:	bf00      	nop
     ad4:	00005aa8 	.word	0x00005aa8
     ad8:	00000c1d 	.word	0x00000c1d

00000adc <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
     adc:	b570      	push	{r4, r5, r6, lr}
     ade:	460d      	mov	r5, r1
     ae0:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
     ae2:	4604      	mov	r4, r0
     ae4:	b168      	cbz	r0, b02 <io_read+0x26>
     ae6:	b151      	cbz	r1, afe <io_read+0x22>
     ae8:	2001      	movs	r0, #1
     aea:	223d      	movs	r2, #61	; 0x3d
     aec:	4906      	ldr	r1, [pc, #24]	; (b08 <io_read+0x2c>)
     aee:	4b07      	ldr	r3, [pc, #28]	; (b0c <io_read+0x30>)
     af0:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
     af2:	6863      	ldr	r3, [r4, #4]
     af4:	4632      	mov	r2, r6
     af6:	4629      	mov	r1, r5
     af8:	4620      	mov	r0, r4
     afa:	4798      	blx	r3
}
     afc:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
     afe:	2000      	movs	r0, #0
     b00:	e7f3      	b.n	aea <io_read+0xe>
     b02:	2000      	movs	r0, #0
     b04:	e7f1      	b.n	aea <io_read+0xe>
     b06:	bf00      	nop
     b08:	00005aa8 	.word	0x00005aa8
     b0c:	00000c1d 	.word	0x00000c1d

00000b10 <_spi_m_dma_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_dma_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
     b10:	b570      	push	{r4, r5, r6, lr}
     b12:	460d      	mov	r5, r1
     b14:	4616      	mov	r6, r2
	ASSERT(io);
     b16:	4604      	mov	r4, r0
     b18:	2298      	movs	r2, #152	; 0x98
     b1a:	4907      	ldr	r1, [pc, #28]	; (b38 <_spi_m_dma_io_write+0x28>)
     b1c:	3000      	adds	r0, #0
     b1e:	bf18      	it	ne
     b20:	2001      	movne	r0, #1
     b22:	4b06      	ldr	r3, [pc, #24]	; (b3c <_spi_m_dma_io_write+0x2c>)
     b24:	4798      	blx	r3

	struct spi_m_dma_descriptor *spi = CONTAINER_OF(io, struct spi_m_dma_descriptor, io);
	return _spi_m_dma_transfer(&spi->dev, buf, NULL, length);
     b26:	4633      	mov	r3, r6
     b28:	2200      	movs	r2, #0
     b2a:	4629      	mov	r1, r5
     b2c:	f1a4 0020 	sub.w	r0, r4, #32
     b30:	4c03      	ldr	r4, [pc, #12]	; (b40 <_spi_m_dma_io_write+0x30>)
     b32:	47a0      	blx	r4
}
     b34:	bd70      	pop	{r4, r5, r6, pc}
     b36:	bf00      	nop
     b38:	00005abc 	.word	0x00005abc
     b3c:	00000c1d 	.word	0x00000c1d
     b40:	00001bc9 	.word	0x00001bc9

00000b44 <_spi_m_dma_io_read>:
{
     b44:	b570      	push	{r4, r5, r6, lr}
     b46:	460d      	mov	r5, r1
     b48:	4616      	mov	r6, r2
	ASSERT(io);
     b4a:	4604      	mov	r4, r0
     b4c:	2281      	movs	r2, #129	; 0x81
     b4e:	4907      	ldr	r1, [pc, #28]	; (b6c <_spi_m_dma_io_read+0x28>)
     b50:	3000      	adds	r0, #0
     b52:	bf18      	it	ne
     b54:	2001      	movne	r0, #1
     b56:	4b06      	ldr	r3, [pc, #24]	; (b70 <_spi_m_dma_io_read+0x2c>)
     b58:	4798      	blx	r3
	return _spi_m_dma_transfer(&spi->dev, NULL, buf, length);
     b5a:	4633      	mov	r3, r6
     b5c:	462a      	mov	r2, r5
     b5e:	2100      	movs	r1, #0
     b60:	f1a4 0020 	sub.w	r0, r4, #32
     b64:	4c03      	ldr	r4, [pc, #12]	; (b74 <_spi_m_dma_io_read+0x30>)
     b66:	47a0      	blx	r4
}
     b68:	bd70      	pop	{r4, r5, r6, pc}
     b6a:	bf00      	nop
     b6c:	00005abc 	.word	0x00005abc
     b70:	00000c1d 	.word	0x00000c1d
     b74:	00001bc9 	.word	0x00001bc9

00000b78 <spi_m_dma_init>:
{
     b78:	b538      	push	{r3, r4, r5, lr}
     b7a:	460c      	mov	r4, r1
	ASSERT(spi && hw);
     b7c:	4605      	mov	r5, r0
     b7e:	b1a8      	cbz	r0, bac <spi_m_dma_init+0x34>
     b80:	b191      	cbz	r1, ba8 <spi_m_dma_init+0x30>
     b82:	2001      	movs	r0, #1
     b84:	223b      	movs	r2, #59	; 0x3b
     b86:	490a      	ldr	r1, [pc, #40]	; (bb0 <spi_m_dma_init+0x38>)
     b88:	4b0a      	ldr	r3, [pc, #40]	; (bb4 <spi_m_dma_init+0x3c>)
     b8a:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
     b8c:	4628      	mov	r0, r5
     b8e:	f840 4f04 	str.w	r4, [r0, #4]!
	rc            = _spi_m_dma_init(&spi->dev, hw);
     b92:	4621      	mov	r1, r4
     b94:	4b08      	ldr	r3, [pc, #32]	; (bb8 <spi_m_dma_init+0x40>)
     b96:	4798      	blx	r3
	if (rc) {
     b98:	4603      	mov	r3, r0
     b9a:	b918      	cbnz	r0, ba4 <spi_m_dma_init+0x2c>
	spi->io.read  = _spi_m_dma_io_read;
     b9c:	4a07      	ldr	r2, [pc, #28]	; (bbc <spi_m_dma_init+0x44>)
     b9e:	62aa      	str	r2, [r5, #40]	; 0x28
	spi->io.write = _spi_m_dma_io_write;
     ba0:	4a07      	ldr	r2, [pc, #28]	; (bc0 <spi_m_dma_init+0x48>)
     ba2:	626a      	str	r2, [r5, #36]	; 0x24
}
     ba4:	4618      	mov	r0, r3
     ba6:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(spi && hw);
     ba8:	2000      	movs	r0, #0
     baa:	e7eb      	b.n	b84 <spi_m_dma_init+0xc>
     bac:	2000      	movs	r0, #0
     bae:	e7e9      	b.n	b84 <spi_m_dma_init+0xc>
     bb0:	00005abc 	.word	0x00005abc
     bb4:	00000c1d 	.word	0x00000c1d
     bb8:	00001995 	.word	0x00001995
     bbc:	00000b45 	.word	0x00000b45
     bc0:	00000b11 	.word	0x00000b11

00000bc4 <spi_m_dma_enable>:
{
     bc4:	b510      	push	{r4, lr}
	ASSERT(spi);
     bc6:	4604      	mov	r4, r0
     bc8:	2251      	movs	r2, #81	; 0x51
     bca:	4905      	ldr	r1, [pc, #20]	; (be0 <spi_m_dma_enable+0x1c>)
     bcc:	3000      	adds	r0, #0
     bce:	bf18      	it	ne
     bd0:	2001      	movne	r0, #1
     bd2:	4b04      	ldr	r3, [pc, #16]	; (be4 <spi_m_dma_enable+0x20>)
     bd4:	4798      	blx	r3
	_spi_m_dma_enable(&spi->dev);
     bd6:	1d20      	adds	r0, r4, #4
     bd8:	4b03      	ldr	r3, [pc, #12]	; (be8 <spi_m_dma_enable+0x24>)
     bda:	4798      	blx	r3
     bdc:	bd10      	pop	{r4, pc}
     bde:	bf00      	nop
     be0:	00005abc 	.word	0x00005abc
     be4:	00000c1d 	.word	0x00000c1d
     be8:	00001b11 	.word	0x00001b11

00000bec <spi_m_dma_register_callback>:
	return _spi_m_dma_transfer(&spi->dev, txbuf, rxbuf, length);
}

void spi_m_dma_register_callback(struct spi_m_dma_descriptor *spi, const enum spi_m_dma_cb_type type,
                                 spi_m_dma_cb_t func)
{
     bec:	b570      	push	{r4, r5, r6, lr}
     bee:	460d      	mov	r5, r1
     bf0:	4616      	mov	r6, r2
	ASSERT(spi);
     bf2:	4604      	mov	r4, r0
     bf4:	22a8      	movs	r2, #168	; 0xa8
     bf6:	4906      	ldr	r1, [pc, #24]	; (c10 <spi_m_dma_register_callback+0x24>)
     bf8:	3000      	adds	r0, #0
     bfa:	bf18      	it	ne
     bfc:	2001      	movne	r0, #1
     bfe:	4b05      	ldr	r3, [pc, #20]	; (c14 <spi_m_dma_register_callback+0x28>)
     c00:	4798      	blx	r3
	_spi_m_dma_register_callback(&spi->dev, (enum _spi_dma_dev_cb_type)type, func);
     c02:	4632      	mov	r2, r6
     c04:	4629      	mov	r1, r5
     c06:	1d20      	adds	r0, r4, #4
     c08:	4b03      	ldr	r3, [pc, #12]	; (c18 <spi_m_dma_register_callback+0x2c>)
     c0a:	4798      	blx	r3
     c0c:	bd70      	pop	{r4, r5, r6, pc}
     c0e:	bf00      	nop
     c10:	00005abc 	.word	0x00005abc
     c14:	00000c1d 	.word	0x00000c1d
     c18:	00001b45 	.word	0x00001b45

00000c1c <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
     c1c:	b900      	cbnz	r0, c20 <assert+0x4>
		__asm("BKPT #0");
     c1e:	be00      	bkpt	0x0000
     c20:	4770      	bx	lr
	...

00000c24 <_get_cycles_for_us>:
 */
static inline uint32_t _get_cycles_for_us_internal(const uint16_t us, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (us * (freq / 1000000) + 2) / 3;
     c24:	2364      	movs	r3, #100	; 0x64
     c26:	fb03 f000 	mul.w	r0, r3, r0
     c2a:	3002      	adds	r0, #2
     c2c:	4b02      	ldr	r3, [pc, #8]	; (c38 <_get_cycles_for_us+0x14>)
     c2e:	fba3 3000 	umull	r3, r0, r3, r0
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
     c32:	0840      	lsrs	r0, r0, #1
     c34:	4770      	bx	lr
     c36:	bf00      	nop
     c38:	aaaaaaab 	.word	0xaaaaaaab

00000c3c <_get_cycles_for_ms>:
 */
static inline uint32_t _get_cycles_for_ms_internal(const uint16_t ms, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (ms * (freq / 1000000) + 2) / 3 * 1000;
     c3c:	2364      	movs	r3, #100	; 0x64
     c3e:	fb03 f300 	mul.w	r3, r3, r0
     c42:	3302      	adds	r3, #2
     c44:	4804      	ldr	r0, [pc, #16]	; (c58 <_get_cycles_for_ms+0x1c>)
     c46:	fba0 2303 	umull	r2, r3, r0, r3
     c4a:	085b      	lsrs	r3, r3, #1
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
     c4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     c50:	fb00 f003 	mul.w	r0, r0, r3
     c54:	4770      	bx	lr
     c56:	bf00      	nop
     c58:	aaaaaaab 	.word	0xaaaaaaab
     c5c:	00000000 	.word	0x00000000

00000c60 <_delay_cycles>:
	__asm(".align 3 \n"
	      "__delay:\n"
	      "subs r1, r1, #1\n"
	      "bhi __delay\n");
#elif defined __GNUC__
	__asm(".syntax unified\n"
     c60:	3901      	subs	r1, #1
     c62:	d8fd      	bhi.n	c60 <_delay_cycles>
     c64:	4770      	bx	lr
     c66:	bf00      	nop

00000c68 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
     c68:	b508      	push	{r3, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
     c6a:	4a0d      	ldr	r2, [pc, #52]	; (ca0 <_init_chip+0x38>)
     c6c:	8813      	ldrh	r3, [r2, #0]
     c6e:	b29b      	uxth	r3, r3
     c70:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
     c74:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
     c76:	4b0b      	ldr	r3, [pc, #44]	; (ca4 <_init_chip+0x3c>)
     c78:	4798      	blx	r3
	_oscctrl_init_sources();
     c7a:	4b0b      	ldr	r3, [pc, #44]	; (ca8 <_init_chip+0x40>)
     c7c:	4798      	blx	r3
	_mclk_init();
     c7e:	4b0b      	ldr	r3, [pc, #44]	; (cac <_init_chip+0x44>)
     c80:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_oscctrl_init_referenced_generators();
     c82:	4b0b      	ldr	r3, [pc, #44]	; (cb0 <_init_chip+0x48>)
     c84:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
     c86:	f640 70ff 	movw	r0, #4095	; 0xfff
     c8a:	4b0a      	ldr	r3, [pc, #40]	; (cb4 <_init_chip+0x4c>)
     c8c:	4798      	blx	r3
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
     c8e:	4a0a      	ldr	r2, [pc, #40]	; (cb8 <_init_chip+0x50>)
     c90:	6913      	ldr	r3, [r2, #16]
     c92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     c96:	6113      	str	r3, [r2, #16]

#if CONF_DMAC_ENABLE
	hri_mclk_set_AHBMASK_DMAC_bit(MCLK);
	_dma_init();
     c98:	4b08      	ldr	r3, [pc, #32]	; (cbc <_init_chip+0x54>)
     c9a:	4798      	blx	r3
     c9c:	bd08      	pop	{r3, pc}
     c9e:	bf00      	nop
     ca0:	41004000 	.word	0x41004000
     ca4:	00001041 	.word	0x00001041
     ca8:	00001055 	.word	0x00001055
     cac:	00001035 	.word	0x00001035
     cb0:	00001071 	.word	0x00001071
     cb4:	00001011 	.word	0x00001011
     cb8:	40000800 	.word	0x40000800
     cbc:	00000d41 	.word	0x00000d41

00000cc0 <_dmac_handler>:
}
/**
 * \internal DMAC interrupt handler
 */
static void _dmac_handler(void)
{
     cc0:	b508      	push	{r3, lr}
	tmp = ((Dmac *)hw)->INTPEND.reg;
     cc2:	4a1d      	ldr	r2, [pc, #116]	; (d38 <_dmac_handler+0x78>)
     cc4:	8c13      	ldrh	r3, [r2, #32]
	uint8_t               channel      = hri_dmac_get_INTPEND_reg(DMAC, DMAC_INTPEND_ID_Msk);
     cc6:	f003 031f 	and.w	r3, r3, #31
	struct _dma_resource *tmp_resource = &_resources[channel];
     cca:	481c      	ldr	r0, [pc, #112]	; (d3c <_dmac_handler+0x7c>)
     ccc:	eb00 1003 	add.w	r0, r0, r3, lsl #4
	tmp = ((Dmac *)hw)->INTPEND.reg;
     cd0:	8c12      	ldrh	r2, [r2, #32]

	if (hri_dmac_get_INTPEND_TERR_bit(DMAC)) {
     cd2:	f412 7f80 	tst.w	r2, #256	; 0x100
     cd6:	d10a      	bne.n	cee <_dmac_handler+0x2e>
	tmp = ((Dmac *)hw)->INTPEND.reg;
     cd8:	4a17      	ldr	r2, [pc, #92]	; (d38 <_dmac_handler+0x78>)
     cda:	8c12      	ldrh	r2, [r2, #32]
		hri_dmac_clear_CHINTFLAG_TERR_bit(DMAC, channel);
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (hri_dmac_get_INTPEND_TCMPL_bit(DMAC)) {
     cdc:	f412 7f00 	tst.w	r2, #512	; 0x200
     ce0:	d110      	bne.n	d04 <_dmac_handler+0x44>
	tmp = ((Dmac *)hw)->INTPEND.reg;
     ce2:	4a15      	ldr	r2, [pc, #84]	; (d38 <_dmac_handler+0x78>)
     ce4:	8c12      	ldrh	r2, [r2, #32]
		hri_dmac_clear_CHINTFLAG_TCMPL_bit(DMAC, channel);
		tmp_resource->dma_cb.transfer_done(tmp_resource);
	} else if (hri_dmac_get_INTPEND_SUSP_bit(DMAC)) {
     ce6:	f412 6f80 	tst.w	r2, #1024	; 0x400
     cea:	d117      	bne.n	d1c <_dmac_handler+0x5c>
     cec:	bd08      	pop	{r3, pc}
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
}

static inline void hri_dmac_clear_CHINTFLAG_TERR_bit(const void *const hw, uint8_t submodule_index)
{
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
     cee:	011b      	lsls	r3, r3, #4
     cf0:	f103 4282 	add.w	r2, r3, #1090519040	; 0x41000000
     cf4:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
     cf8:	2101      	movs	r1, #1
     cfa:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		tmp_resource->dma_cb.error(tmp_resource);
     cfe:	6843      	ldr	r3, [r0, #4]
     d00:	4798      	blx	r3
     d02:	bd08      	pop	{r3, pc}
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TCMPL) >> DMAC_CHINTFLAG_TCMPL_Pos;
}

static inline void hri_dmac_clear_CHINTFLAG_TCMPL_bit(const void *const hw, uint8_t submodule_index)
{
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
     d04:	011b      	lsls	r3, r3, #4
     d06:	f103 4282 	add.w	r2, r3, #1090519040	; 0x41000000
     d0a:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
     d0e:	2102      	movs	r1, #2
     d10:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		tmp_resource->dma_cb.transfer_done(tmp_resource);
     d14:	4a09      	ldr	r2, [pc, #36]	; (d3c <_dmac_handler+0x7c>)
     d16:	58d3      	ldr	r3, [r2, r3]
     d18:	4798      	blx	r3
     d1a:	bd08      	pop	{r3, pc}
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_SUSP) >> DMAC_CHINTFLAG_SUSP_Pos;
}

static inline void hri_dmac_clear_CHINTFLAG_SUSP_bit(const void *const hw, uint8_t submodule_index)
{
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_SUSP;
     d1c:	011b      	lsls	r3, r3, #4
     d1e:	f103 4282 	add.w	r2, r3, #1090519040	; 0x41000000
     d22:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
     d26:	2104      	movs	r1, #4
     d28:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
	hri_dmac_clear_CHINTFLAG_SUSP_bit(DMAC, channel);
	tmp_resource->dma_cb.suspend_done(tmp_resource);		
     d2c:	4a03      	ldr	r2, [pc, #12]	; (d3c <_dmac_handler+0x7c>)
     d2e:	4413      	add	r3, r2
     d30:	689b      	ldr	r3, [r3, #8]
     d32:	4798      	blx	r3
	}
}
     d34:	e7da      	b.n	cec <_dmac_handler+0x2c>
     d36:	bf00      	nop
     d38:	4100a000 	.word	0x4100a000
     d3c:	20000180 	.word	0x20000180

00000d40 <_dma_init>:
{
     d40:	b430      	push	{r4, r5}
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
     d42:	4a3d      	ldr	r2, [pc, #244]	; (e38 <_dma_init+0xf8>)
     d44:	8813      	ldrh	r3, [r2, #0]
     d46:	b29b      	uxth	r3, r3
     d48:	f023 0302 	bic.w	r3, r3, #2
     d4c:	b29b      	uxth	r3, r3
     d4e:	8013      	strh	r3, [r2, #0]
	((Dmac *)hw)->CRCCTRL.reg &= ~mask;
     d50:	8853      	ldrh	r3, [r2, #2]
     d52:	b29b      	uxth	r3, r3
     d54:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
     d58:	b29b      	uxth	r3, r3
     d5a:	8053      	strh	r3, [r2, #2]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_SWRST;
     d5c:	8813      	ldrh	r3, [r2, #0]
     d5e:	b29b      	uxth	r3, r3
     d60:	f043 0301 	orr.w	r3, r3, #1
     d64:	8013      	strh	r3, [r2, #0]
	tmp = ((Dmac *)hw)->CTRL.reg;
     d66:	4b34      	ldr	r3, [pc, #208]	; (e38 <_dma_init+0xf8>)
     d68:	881b      	ldrh	r3, [r3, #0]
	while (hri_dmac_get_CTRL_SWRST_bit(DMAC))
     d6a:	f013 0f01 	tst.w	r3, #1
     d6e:	d1fa      	bne.n	d66 <_dma_init+0x26>
	((Dmac *)hw)->CTRL.reg = data;
     d70:	4a31      	ldr	r2, [pc, #196]	; (e38 <_dma_init+0xf8>)
     d72:	f44f 6370 	mov.w	r3, #3840	; 0xf00
     d76:	8013      	strh	r3, [r2, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
     d78:	7b53      	ldrb	r3, [r2, #13]
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
     d7a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	tmp |= value << DMAC_DBGCTRL_DBGRUN_Pos;
     d7e:	f043 0301 	orr.w	r3, r3, #1
	((Dmac *)hw)->DBGCTRL.reg = tmp;
     d82:	7353      	strb	r3, [r2, #13]
	((Dmac *)hw)->PRICTRL0.reg = data;
     d84:	2300      	movs	r3, #0
     d86:	6153      	str	r3, [r2, #20]
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
     d88:	492c      	ldr	r1, [pc, #176]	; (e3c <_dma_init+0xfc>)
	((Dmac *)hw)->BASEADDR.reg = data;
     d8a:	6351      	str	r1, [r2, #52]	; 0x34
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
     d8c:	492c      	ldr	r1, [pc, #176]	; (e40 <_dma_init+0x100>)
	((Dmac *)hw)->WRBADDR.reg = data;
     d8e:	6391      	str	r1, [r2, #56]	; 0x38
	for (i = 0; i < DMAC_CH_NUM; i++) {
     d90:	e016      	b.n	dc0 <_dma_init+0x80>
		hri_dmac_write_CHCTRLA_reg(DMAC, i, _cfgs[i].ctrla);
     d92:	4a2c      	ldr	r2, [pc, #176]	; (e44 <_dma_init+0x104>)
     d94:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]

static inline void hri_dmac_write_CHCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                              hri_dmac_chctrla_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg = data;
     d98:	4c27      	ldr	r4, [pc, #156]	; (e38 <_dma_init+0xf8>)
     d9a:	1d19      	adds	r1, r3, #4
     d9c:	0109      	lsls	r1, r1, #4
     d9e:	1860      	adds	r0, r4, r1
     da0:	5065      	str	r5, [r4, r1]
		hri_dmac_write_CHPRILVL_reg(DMAC, i, _cfgs[i].prilvl);
     da2:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
     da6:	7911      	ldrb	r1, [r2, #4]

static inline void hri_dmac_write_CHPRILVL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chprilvl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHPRILVL.reg = data;
     da8:	7141      	strb	r1, [r0, #5]
		hri_dmac_write_CHEVCTRL_reg(DMAC, i, _cfgs[i].evctrl);
     daa:	7951      	ldrb	r1, [r2, #5]

static inline void hri_dmac_write_CHEVCTRL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chevctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHEVCTRL.reg = data;
     dac:	7181      	strb	r1, [r0, #6]
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
     dae:	88d4      	ldrh	r4, [r2, #6]
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
     db0:	4922      	ldr	r1, [pc, #136]	; (e3c <_dma_init+0xfc>)
     db2:	011a      	lsls	r2, r3, #4
     db4:	1888      	adds	r0, r1, r2
     db6:	528c      	strh	r4, [r1, r2]
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
     db8:	2200      	movs	r2, #0
     dba:	60c2      	str	r2, [r0, #12]
	for (i = 0; i < DMAC_CH_NUM; i++) {
     dbc:	3301      	adds	r3, #1
     dbe:	b2db      	uxtb	r3, r3
     dc0:	2b1f      	cmp	r3, #31
     dc2:	d9e6      	bls.n	d92 <_dma_init+0x52>
     dc4:	2300      	movs	r3, #0
     dc6:	e00a      	b.n	dde <_dma_init+0x9e>
		NVIC_DisableIRQ(DMAC_0_IRQn + i);
     dc8:	f103 011f 	add.w	r1, r3, #31
     dcc:	b20a      	sxth	r2, r1
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
     dce:	2a00      	cmp	r2, #0
     dd0:	da10      	bge.n	df4 <_dma_init+0xb4>
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
     dd2:	2a00      	cmp	r2, #0
     dd4:	da1c      	bge.n	e10 <_dma_init+0xd0>
  if ((int32_t)(IRQn) >= 0)
     dd6:	2a00      	cmp	r2, #0
     dd8:	da24      	bge.n	e24 <_dma_init+0xe4>
	for (i = 0; i < 5; i++) {
     dda:	3301      	adds	r3, #1
     ddc:	b2db      	uxtb	r3, r3
     dde:	2b04      	cmp	r3, #4
     de0:	d9f2      	bls.n	dc8 <_dma_init+0x88>
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
     de2:	4a15      	ldr	r2, [pc, #84]	; (e38 <_dma_init+0xf8>)
     de4:	8813      	ldrh	r3, [r2, #0]
     de6:	b29b      	uxth	r3, r3
     de8:	f043 0302 	orr.w	r3, r3, #2
     dec:	8013      	strh	r3, [r2, #0]
}
     dee:	2000      	movs	r0, #0
     df0:	bc30      	pop	{r4, r5}
     df2:	4770      	bx	lr
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     df4:	0950      	lsrs	r0, r2, #5
     df6:	f001 051f 	and.w	r5, r1, #31
     dfa:	2401      	movs	r4, #1
     dfc:	40ac      	lsls	r4, r5
     dfe:	3020      	adds	r0, #32
     e00:	4d11      	ldr	r5, [pc, #68]	; (e48 <_dma_init+0x108>)
     e02:	f845 4020 	str.w	r4, [r5, r0, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     e06:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     e0a:	f3bf 8f6f 	isb	sy
     e0e:	e7e0      	b.n	dd2 <_dma_init+0x92>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     e10:	0950      	lsrs	r0, r2, #5
     e12:	f001 051f 	and.w	r5, r1, #31
     e16:	2401      	movs	r4, #1
     e18:	40ac      	lsls	r4, r5
     e1a:	3060      	adds	r0, #96	; 0x60
     e1c:	4d0a      	ldr	r5, [pc, #40]	; (e48 <_dma_init+0x108>)
     e1e:	f845 4020 	str.w	r4, [r5, r0, lsl #2]
     e22:	e7d8      	b.n	dd6 <_dma_init+0x96>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     e24:	0952      	lsrs	r2, r2, #5
     e26:	f001 011f 	and.w	r1, r1, #31
     e2a:	2001      	movs	r0, #1
     e2c:	fa00 f101 	lsl.w	r1, r0, r1
     e30:	4805      	ldr	r0, [pc, #20]	; (e48 <_dma_init+0x108>)
     e32:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
     e36:	e7d0      	b.n	dda <_dma_init+0x9a>
     e38:	4100a000 	.word	0x4100a000
     e3c:	20000570 	.word	0x20000570
     e40:	20000770 	.word	0x20000770
     e44:	00005ad8 	.word	0x00005ad8
     e48:	e000e100 	.word	0xe000e100

00000e4c <_dma_set_irq_state>:
	if (DMA_TRANSFER_COMPLETE_CB == type) {
     e4c:	b991      	cbnz	r1, e74 <_dma_set_irq_state+0x28>
	if (value == 0x0) {
     e4e:	b942      	cbnz	r2, e62 <_dma_set_irq_state+0x16>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TCMPL;
     e50:	0100      	lsls	r0, r0, #4
     e52:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
     e56:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
     e5a:	2302      	movs	r3, #2
     e5c:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
     e60:	4770      	bx	lr
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TCMPL;
     e62:	0100      	lsls	r0, r0, #4
     e64:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
     e68:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
     e6c:	2302      	movs	r3, #2
     e6e:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
     e72:	4770      	bx	lr
	} else if (DMA_TRANSFER_ERROR_CB == type) {
     e74:	2901      	cmp	r1, #1
     e76:	d002      	beq.n	e7e <_dma_set_irq_state+0x32>
	} else if (DMA_TRANSFER_SUSPEND_CB == type) {
     e78:	2902      	cmp	r1, #2
     e7a:	d012      	beq.n	ea2 <_dma_set_irq_state+0x56>
     e7c:	4770      	bx	lr
	if (value == 0x0) {
     e7e:	b93a      	cbnz	r2, e90 <_dma_set_irq_state+0x44>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TERR;
     e80:	0100      	lsls	r0, r0, #4
     e82:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
     e86:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
     e8a:	f880 104c 	strb.w	r1, [r0, #76]	; 0x4c
     e8e:	4770      	bx	lr
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TERR;
     e90:	0100      	lsls	r0, r0, #4
     e92:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
     e96:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
     e9a:	2301      	movs	r3, #1
     e9c:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
     ea0:	4770      	bx	lr
	if (value == 0x0) {
     ea2:	b142      	cbz	r2, eb6 <_dma_set_irq_state+0x6a>
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_SUSP;
     ea4:	0100      	lsls	r0, r0, #4
     ea6:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
     eaa:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
     eae:	2304      	movs	r3, #4
     eb0:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
}
     eb4:	e7e2      	b.n	e7c <_dma_set_irq_state+0x30>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_SUSP;
     eb6:	0100      	lsls	r0, r0, #4
     eb8:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
     ebc:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
     ec0:	2304      	movs	r3, #4
     ec2:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
     ec6:	4770      	bx	lr

00000ec8 <_dma_set_destination_address>:
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
     ec8:	4b02      	ldr	r3, [pc, #8]	; (ed4 <_dma_set_destination_address+0xc>)
     eca:	eb03 1000 	add.w	r0, r3, r0, lsl #4
     ece:	6081      	str	r1, [r0, #8]
}
     ed0:	2000      	movs	r0, #0
     ed2:	4770      	bx	lr
     ed4:	20000570 	.word	0x20000570

00000ed8 <_dma_set_source_address>:
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
     ed8:	4b02      	ldr	r3, [pc, #8]	; (ee4 <_dma_set_source_address+0xc>)
     eda:	eb03 1000 	add.w	r0, r3, r0, lsl #4
     ede:	6041      	str	r1, [r0, #4]
}
     ee0:	2000      	movs	r0, #0
     ee2:	4770      	bx	lr
     ee4:	20000570 	.word	0x20000570

00000ee8 <_dma_srcinc_enable>:
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
     ee8:	4a05      	ldr	r2, [pc, #20]	; (f00 <_dma_srcinc_enable+0x18>)
     eea:	0100      	lsls	r0, r0, #4
     eec:	5a13      	ldrh	r3, [r2, r0]
     eee:	b29b      	uxth	r3, r3
	tmp &= ~DMAC_BTCTRL_SRCINC;
     ef0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
	tmp |= value << DMAC_BTCTRL_SRCINC_Pos;
     ef4:	ea43 2181 	orr.w	r1, r3, r1, lsl #10
     ef8:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
     efa:	5211      	strh	r1, [r2, r0]
}
     efc:	2000      	movs	r0, #0
     efe:	4770      	bx	lr
     f00:	20000570 	.word	0x20000570

00000f04 <_dma_set_data_amount>:
{
     f04:	b430      	push	{r4, r5}
	return ((DmacDescriptor *)hw)->DSTADDR.reg;
     f06:	4c14      	ldr	r4, [pc, #80]	; (f58 <_dma_set_data_amount+0x54>)
     f08:	0102      	lsls	r2, r0, #4
     f0a:	18a3      	adds	r3, r4, r2
     f0c:	689d      	ldr	r5, [r3, #8]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
     f0e:	5aa3      	ldrh	r3, [r4, r2]
	uint8_t  beat_size = hri_dmacdescriptor_read_BTCTRL_BEATSIZE_bf(&_descriptor_section[channel]);
     f10:	f3c3 2301 	ubfx	r3, r3, #8, #2
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
     f14:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_DSTINC_bit(&_descriptor_section[channel])) {
     f16:	f412 6f00 	tst.w	r2, #2048	; 0x800
     f1a:	d006      	beq.n	f2a <_dma_set_data_amount+0x26>
		hri_dmacdescriptor_write_DSTADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
     f1c:	fa01 f403 	lsl.w	r4, r1, r3
     f20:	442c      	add	r4, r5
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
     f22:	4a0d      	ldr	r2, [pc, #52]	; (f58 <_dma_set_data_amount+0x54>)
     f24:	eb02 1200 	add.w	r2, r2, r0, lsl #4
     f28:	6094      	str	r4, [r2, #8]
	return ((DmacDescriptor *)hw)->SRCADDR.reg;
     f2a:	4c0b      	ldr	r4, [pc, #44]	; (f58 <_dma_set_data_amount+0x54>)
     f2c:	0102      	lsls	r2, r0, #4
     f2e:	18a5      	adds	r5, r4, r2
     f30:	686d      	ldr	r5, [r5, #4]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
     f32:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_SRCINC_bit(&_descriptor_section[channel])) {
     f34:	f412 6f80 	tst.w	r2, #1024	; 0x400
     f38:	d005      	beq.n	f46 <_dma_set_data_amount+0x42>
		hri_dmacdescriptor_write_SRCADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
     f3a:	fa01 f303 	lsl.w	r3, r1, r3
     f3e:	442b      	add	r3, r5
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
     f40:	eb04 1200 	add.w	r2, r4, r0, lsl #4
     f44:	6053      	str	r3, [r2, #4]
	hri_dmacdescriptor_write_BTCNT_reg(&_descriptor_section[channel], amount);
     f46:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCNT.reg = data;
     f48:	4b03      	ldr	r3, [pc, #12]	; (f58 <_dma_set_data_amount+0x54>)
     f4a:	eb03 1000 	add.w	r0, r3, r0, lsl #4
     f4e:	8041      	strh	r1, [r0, #2]
}
     f50:	2000      	movs	r0, #0
     f52:	bc30      	pop	{r4, r5}
     f54:	4770      	bx	lr
     f56:	bf00      	nop
     f58:	20000570 	.word	0x20000570

00000f5c <_dma_enable_transaction>:
{
     f5c:	b410      	push	{r4}
	((DmacDescriptor *)hw)->BTCTRL.reg |= DMAC_BTCTRL_VALID;
     f5e:	4c0c      	ldr	r4, [pc, #48]	; (f90 <_dma_enable_transaction+0x34>)
     f60:	0102      	lsls	r2, r0, #4
     f62:	5aa3      	ldrh	r3, [r4, r2]
     f64:	b29b      	uxth	r3, r3
     f66:	f043 0301 	orr.w	r3, r3, #1
     f6a:	52a3      	strh	r3, [r4, r2]
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg |= DMAC_CHCTRLA_ENABLE;
     f6c:	4c09      	ldr	r4, [pc, #36]	; (f94 <_dma_enable_transaction+0x38>)
     f6e:	1d03      	adds	r3, r0, #4
     f70:	011b      	lsls	r3, r3, #4
     f72:	58e2      	ldr	r2, [r4, r3]
     f74:	f042 0202 	orr.w	r2, r2, #2
     f78:	50e2      	str	r2, [r4, r3]
	if (software_trigger) {
     f7a:	b129      	cbz	r1, f88 <_dma_enable_transaction+0x2c>
		hri_dmac_set_SWTRIGCTRL_reg(DMAC, 1 << channel);
     f7c:	2301      	movs	r3, #1
     f7e:	fa03 f000 	lsl.w	r0, r3, r0
	((Dmac *)hw)->SWTRIGCTRL.reg |= mask;
     f82:	6922      	ldr	r2, [r4, #16]
     f84:	4310      	orrs	r0, r2
     f86:	6120      	str	r0, [r4, #16]
}
     f88:	2000      	movs	r0, #0
     f8a:	f85d 4b04 	ldr.w	r4, [sp], #4
     f8e:	4770      	bx	lr
     f90:	20000570 	.word	0x20000570
     f94:	4100a000 	.word	0x4100a000

00000f98 <_dma_get_channel_resource>:
	*resource = &_resources[channel];
     f98:	4b02      	ldr	r3, [pc, #8]	; (fa4 <_dma_get_channel_resource+0xc>)
     f9a:	eb03 1101 	add.w	r1, r3, r1, lsl #4
     f9e:	6001      	str	r1, [r0, #0]
}
     fa0:	2000      	movs	r0, #0
     fa2:	4770      	bx	lr
     fa4:	20000180 	.word	0x20000180

00000fa8 <DMAC_0_Handler>:
/**
 * \brief DMAC interrupt handler
 */
void DMAC_0_Handler(void)
{
     fa8:	b508      	push	{r3, lr}
	_dmac_handler();
     faa:	4b01      	ldr	r3, [pc, #4]	; (fb0 <DMAC_0_Handler+0x8>)
     fac:	4798      	blx	r3
     fae:	bd08      	pop	{r3, pc}
     fb0:	00000cc1 	.word	0x00000cc1

00000fb4 <DMAC_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_1_Handler(void)
{
     fb4:	b508      	push	{r3, lr}
	_dmac_handler();
     fb6:	4b01      	ldr	r3, [pc, #4]	; (fbc <DMAC_1_Handler+0x8>)
     fb8:	4798      	blx	r3
     fba:	bd08      	pop	{r3, pc}
     fbc:	00000cc1 	.word	0x00000cc1

00000fc0 <DMAC_2_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_2_Handler(void)
{
     fc0:	b508      	push	{r3, lr}
	_dmac_handler();
     fc2:	4b01      	ldr	r3, [pc, #4]	; (fc8 <DMAC_2_Handler+0x8>)
     fc4:	4798      	blx	r3
     fc6:	bd08      	pop	{r3, pc}
     fc8:	00000cc1 	.word	0x00000cc1

00000fcc <DMAC_3_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_3_Handler(void)
{
     fcc:	b508      	push	{r3, lr}
	_dmac_handler();
     fce:	4b01      	ldr	r3, [pc, #4]	; (fd4 <DMAC_3_Handler+0x8>)
     fd0:	4798      	blx	r3
     fd2:	bd08      	pop	{r3, pc}
     fd4:	00000cc1 	.word	0x00000cc1

00000fd8 <DMAC_4_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_4_Handler(void)
{
     fd8:	b508      	push	{r3, lr}
	_dmac_handler();
     fda:	4b01      	ldr	r3, [pc, #4]	; (fe0 <DMAC_4_Handler+0x8>)
     fdc:	4798      	blx	r3
     fde:	bd08      	pop	{r3, pc}
     fe0:	00000cc1 	.word	0x00000cc1

00000fe4 <_dma_set_descriptor>:
}

void _dma_set_descriptor(uint8_t channel, DmacDescriptor descriptor){
     fe4:	b084      	sub	sp, #16
     fe6:	b470      	push	{r4, r5, r6}
     fe8:	b085      	sub	sp, #20
     fea:	4606      	mov	r6, r0
     fec:	a809      	add	r0, sp, #36	; 0x24
     fee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
     ff2:	c80f      	ldmia	r0, {r0, r1, r2, r3}
     ff4:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
	_descriptor_section[channel] = descriptor;
     ff8:	4d04      	ldr	r5, [pc, #16]	; (100c <_dma_set_descriptor+0x28>)
     ffa:	eb05 1506 	add.w	r5, r5, r6, lsl #4
     ffe:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
    1002:	b005      	add	sp, #20
    1004:	bc70      	pop	{r4, r5, r6}
    1006:	b004      	add	sp, #16
    1008:	4770      	bx	lr
    100a:	bf00      	nop
    100c:	20000570 	.word	0x20000570

00001010 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    1010:	f010 0f01 	tst.w	r0, #1
    1014:	d008      	beq.n	1028 <_gclk_init_generators_by_fref+0x18>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    1016:	4a05      	ldr	r2, [pc, #20]	; (102c <_gclk_init_generators_by_fref+0x1c>)
    1018:	4b05      	ldr	r3, [pc, #20]	; (1030 <_gclk_init_generators_by_fref+0x20>)
    101a:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    101c:	4b04      	ldr	r3, [pc, #16]	; (1030 <_gclk_init_generators_by_fref+0x20>)
    101e:	685a      	ldr	r2, [r3, #4]
    1020:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    1024:	421a      	tst	r2, r3
    1026:	d1f9      	bne.n	101c <_gclk_init_generators_by_fref+0xc>
    1028:	4770      	bx	lr
    102a:	bf00      	nop
    102c:	00010108 	.word	0x00010108
    1030:	40001c00 	.word	0x40001c00

00001034 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    1034:	2201      	movs	r2, #1
    1036:	4b01      	ldr	r3, [pc, #4]	; (103c <_mclk_init+0x8>)
    1038:	715a      	strb	r2, [r3, #5]
    103a:	4770      	bx	lr
    103c:	40000800 	.word	0x40000800

00001040 <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    1040:	4b03      	ldr	r3, [pc, #12]	; (1050 <_osc32kctrl_init_sources+0x10>)
    1042:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    1044:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    1048:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    104a:	2201      	movs	r2, #1
    104c:	741a      	strb	r2, [r3, #16]
    104e:	4770      	bx	lr
    1050:	40001400 	.word	0x40001400

00001054 <_oscctrl_init_sources>:
}

static inline void hri_oscctrl_write_XOSCCTRL_reg(const void *const hw, uint8_t index, hri_oscctrl_xoscctrl_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->XOSCCTRL[index].reg = data;
    1054:	4a04      	ldr	r2, [pc, #16]	; (1068 <_oscctrl_init_sources+0x14>)
    1056:	4b05      	ldr	r3, [pc, #20]	; (106c <_oscctrl_init_sources+0x18>)
    1058:	619a      	str	r2, [r3, #24]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY1) >> OSCCTRL_STATUS_XOSCRDY1_Pos;
    105a:	4b04      	ldr	r3, [pc, #16]	; (106c <_oscctrl_init_sources+0x18>)
    105c:	691b      	ldr	r3, [r3, #16]
	        | (CONF_XOSC1_XTALEN << OSCCTRL_XOSCCTRL_XTALEN_Pos) | (CONF_XOSC1_ENABLE << OSCCTRL_XOSCCTRL_ENABLE_Pos));
#endif

#if CONF_XOSC1_CONFIG == 1
#if CONF_XOSC1_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_XOSCRDY1_bit(hw))
    105e:	f013 0f02 	tst.w	r3, #2
    1062:	d0fa      	beq.n	105a <_oscctrl_init_sources+0x6>
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 1);
#endif
#endif

	(void)hw;
}
    1064:	4770      	bx	lr
    1066:	bf00      	nop
    1068:	03002606 	.word	0x03002606
    106c:	40001000 	.word	0x40001000

00001070 <_oscctrl_init_referenced_generators>:
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLRATIO.reg = data;
    1070:	2231      	movs	r2, #49	; 0x31
    1072:	4b0e      	ldr	r3, [pc, #56]	; (10ac <_oscctrl_init_referenced_generators+0x3c>)
    1074:	649a      	str	r2, [r3, #72]	; 0x48
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    1076:	4b0d      	ldr	r3, [pc, #52]	; (10ac <_oscctrl_init_referenced_generators+0x3c>)
    1078:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    107a:	f013 0f06 	tst.w	r3, #6
    107e:	d1fa      	bne.n	1076 <_oscctrl_init_referenced_generators+0x6>
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLB.reg = data;
    1080:	4b0a      	ldr	r3, [pc, #40]	; (10ac <_oscctrl_init_referenced_generators+0x3c>)
    1082:	4a0b      	ldr	r2, [pc, #44]	; (10b0 <_oscctrl_init_referenced_generators+0x40>)
    1084:	64da      	str	r2, [r3, #76]	; 0x4c
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLA.reg = data;
    1086:	2202      	movs	r2, #2
    1088:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    108c:	4b07      	ldr	r3, [pc, #28]	; (10ac <_oscctrl_init_referenced_generators+0x3c>)
    108e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    1090:	f013 0f02 	tst.w	r3, #2
    1094:	d1fa      	bne.n	108c <_oscctrl_init_referenced_generators+0x1c>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_LOCK)
    1096:	4b05      	ldr	r3, [pc, #20]	; (10ac <_oscctrl_init_referenced_generators+0x3c>)
    1098:	6d5b      	ldr	r3, [r3, #84]	; 0x54
#endif
#endif

#if CONF_FDPLL1_CONFIG == 1
#if CONF_FDPLL1_ENABLE == 1
	while (!(hri_oscctrl_get_DPLLSTATUS_LOCK_bit(hw, 1) || hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit(hw, 1)))
    109a:	f013 0f01 	tst.w	r3, #1
    109e:	d104      	bne.n	10aa <_oscctrl_init_referenced_generators+0x3a>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_CLKRDY)
    10a0:	4b02      	ldr	r3, [pc, #8]	; (10ac <_oscctrl_init_referenced_generators+0x3c>)
    10a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    10a4:	f013 0f02 	tst.w	r3, #2
    10a8:	d0f5      	beq.n	1096 <_oscctrl_init_referenced_generators+0x26>
    10aa:	4770      	bx	lr
    10ac:	40001000 	.word	0x40001000
    10b0:	00020060 	.word	0x00020060

000010b4 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    10b4:	b500      	push	{lr}
    10b6:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    10b8:	4b0d      	ldr	r3, [pc, #52]	; (10f0 <RAMECC_Handler+0x3c>)
    10ba:	789b      	ldrb	r3, [r3, #2]
    10bc:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    10be:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    10c0:	9b01      	ldr	r3, [sp, #4]
    10c2:	f013 0f02 	tst.w	r3, #2
    10c6:	d006      	beq.n	10d6 <RAMECC_Handler+0x22>
    10c8:	4b0a      	ldr	r3, [pc, #40]	; (10f4 <RAMECC_Handler+0x40>)
    10ca:	681b      	ldr	r3, [r3, #0]
    10cc:	b11b      	cbz	r3, 10d6 <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    10ce:	4a08      	ldr	r2, [pc, #32]	; (10f0 <RAMECC_Handler+0x3c>)
    10d0:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    10d2:	4798      	blx	r3
    10d4:	e009      	b.n	10ea <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    10d6:	9b01      	ldr	r3, [sp, #4]
    10d8:	f013 0f01 	tst.w	r3, #1
    10dc:	d005      	beq.n	10ea <RAMECC_Handler+0x36>
    10de:	4b05      	ldr	r3, [pc, #20]	; (10f4 <RAMECC_Handler+0x40>)
    10e0:	685b      	ldr	r3, [r3, #4]
    10e2:	b113      	cbz	r3, 10ea <RAMECC_Handler+0x36>
    10e4:	4a02      	ldr	r2, [pc, #8]	; (10f0 <RAMECC_Handler+0x3c>)
    10e6:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    10e8:	4798      	blx	r3
	} else {
		return;
	}
}
    10ea:	b003      	add	sp, #12
    10ec:	f85d fb04 	ldr.w	pc, [sp], #4
    10f0:	41020000 	.word	0x41020000
    10f4:	20000970 	.word	0x20000970

000010f8 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    10f8:	b470      	push	{r4, r5, r6}
    10fa:	b089      	sub	sp, #36	; 0x24
    10fc:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    10fe:	466c      	mov	r4, sp
    1100:	4d0c      	ldr	r5, [pc, #48]	; (1134 <_sercom_get_hardware_index+0x3c>)
    1102:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    1104:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1106:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    110a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    110e:	2000      	movs	r0, #0
    1110:	2807      	cmp	r0, #7
    1112:	d80a      	bhi.n	112a <_sercom_get_hardware_index+0x32>
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    1114:	ab08      	add	r3, sp, #32
    1116:	eb03 0380 	add.w	r3, r3, r0, lsl #2
    111a:	f853 3c20 	ldr.w	r3, [r3, #-32]
    111e:	42b3      	cmp	r3, r6
    1120:	d001      	beq.n	1126 <_sercom_get_hardware_index+0x2e>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1122:	3001      	adds	r0, #1
    1124:	e7f4      	b.n	1110 <_sercom_get_hardware_index+0x18>
			return i;
    1126:	b2c0      	uxtb	r0, r0
    1128:	e000      	b.n	112c <_sercom_get_hardware_index+0x34>
		}
	}
	return 0;
    112a:	2000      	movs	r0, #0
}
    112c:	b009      	add	sp, #36	; 0x24
    112e:	bc70      	pop	{r4, r5, r6}
    1130:	4770      	bx	lr
    1132:	bf00      	nop
    1134:	00005bd8 	.word	0x00005bd8

00001138 <_spi_sync_enable>:
	};
}

static inline bool hri_sercomspi_is_syncing(const void *const hw, hri_sercomspi_syncbusy_reg_t reg)
{
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    1138:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    113a:	f013 0f01 	tst.w	r3, #1
    113e:	d109      	bne.n	1154 <_spi_sync_enable+0x1c>
}

static inline void hri_sercomspi_set_CTRLA_ENABLE_bit(const void *const hw)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    1140:	6803      	ldr	r3, [r0, #0]
    1142:	f043 0302 	orr.w	r3, r3, #2
    1146:	6003      	str	r3, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    1148:	69c3      	ldr	r3, [r0, #28]
    114a:	f013 0f03 	tst.w	r3, #3
    114e:	d1fb      	bne.n	1148 <_spi_sync_enable+0x10>
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
    1150:	2000      	movs	r0, #0
    1152:	4770      	bx	lr
		return ERR_BUSY;
    1154:	f06f 0003 	mvn.w	r0, #3
}
    1158:	4770      	bx	lr

0000115a <_spi_sync_rx_enable>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    115a:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_rx_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    115c:	f013 0f04 	tst.w	r3, #4
    1160:	d109      	bne.n	1176 <_spi_sync_rx_enable+0x1c>
}

static inline void hri_sercomspi_set_CTRLB_RXEN_bit(const void *const hw)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.CTRLB.reg |= SERCOM_SPI_CTRLB_RXEN;
    1162:	6843      	ldr	r3, [r0, #4]
    1164:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    1168:	6043      	str	r3, [r0, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    116a:	69c3      	ldr	r3, [r0, #28]
    116c:	f013 0f17 	tst.w	r3, #23
    1170:	d1fb      	bne.n	116a <_spi_sync_rx_enable+0x10>
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLB_RXEN_bit(hw);

	return ERR_NONE;
    1172:	2000      	movs	r0, #0
    1174:	4770      	bx	lr
		return ERR_BUSY;
    1176:	f06f 0003 	mvn.w	r0, #3
}
    117a:	4770      	bx	lr

0000117c <_spi_sync_rx_disable>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    117c:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Disabling status
 */
static int32_t _spi_sync_rx_disable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    117e:	f013 0f04 	tst.w	r3, #4
    1182:	d109      	bne.n	1198 <_spi_sync_rx_disable+0x1c>
}

static inline void hri_sercomspi_clear_CTRLB_RXEN_bit(const void *const hw)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.CTRLB.reg &= ~SERCOM_SPI_CTRLB_RXEN;
    1184:	6843      	ldr	r3, [r0, #4]
    1186:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    118a:	6043      	str	r3, [r0, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    118c:	69c3      	ldr	r3, [r0, #28]
    118e:	f013 0f17 	tst.w	r3, #23
    1192:	d1fb      	bne.n	118c <_spi_sync_rx_disable+0x10>
		return ERR_BUSY;
	}
	hri_sercomspi_clear_CTRLB_RXEN_bit(hw);

	return ERR_NONE;
    1194:	2000      	movs	r0, #0
    1196:	4770      	bx	lr
		return ERR_BUSY;
    1198:	f06f 0003 	mvn.w	r0, #3
}
    119c:	4770      	bx	lr

0000119e <_spi_m_get_source_for_dma>:
 *  \return The spi source address
 */
static uint32_t _spi_m_get_source_for_dma(void *const hw)
{
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
}
    119e:	3028      	adds	r0, #40	; 0x28
    11a0:	4770      	bx	lr

000011a2 <_spi_m_get_destination_for_dma>:
 *  \return The spi destination address
 */
static uint32_t _spi_m_get_destination_for_dma(void *const hw)
{
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
}
    11a2:	3028      	adds	r0, #40	; 0x28
    11a4:	4770      	bx	lr
	...

000011a8 <_spi_get_tx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI TX DMA channel index.
 */
static uint8_t _spi_get_tx_dma_channel(const void *const hw)
{
    11a8:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    11aa:	4b04      	ldr	r3, [pc, #16]	; (11bc <_spi_get_tx_dma_channel+0x14>)
    11ac:	4798      	blx	r3

	switch (index) {
    11ae:	2805      	cmp	r0, #5
    11b0:	d001      	beq.n	11b6 <_spi_get_tx_dma_channel+0xe>
	case 0:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
    11b2:	2000      	movs	r0, #0
    11b4:	bd08      	pop	{r3, pc}
	case 3:
		return CONF_SERCOM_3_SPI_M_DMA_TX_CHANNEL;
	case 4:
		return CONF_SERCOM_4_SPI_M_DMA_TX_CHANNEL;
	case 5:
		return CONF_SERCOM_5_SPI_M_DMA_TX_CHANNEL;
    11b6:	2001      	movs	r0, #1
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    11b8:	bd08      	pop	{r3, pc}
    11ba:	bf00      	nop
    11bc:	000010f9 	.word	0x000010f9

000011c0 <_spi_is_rx_dma_channel_enabled>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return one if enabled.
 */
static uint8_t _spi_is_rx_dma_channel_enabled(const void *const hw)
{
    11c0:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    11c2:	4b04      	ldr	r3, [pc, #16]	; (11d4 <_spi_is_rx_dma_channel_enabled+0x14>)
    11c4:	4798      	blx	r3

	switch (index) {
    11c6:	2805      	cmp	r0, #5
    11c8:	d001      	beq.n	11ce <_spi_is_rx_dma_channel_enabled+0xe>
	case 0:
		return CONF_SERCOM_0_SPI_RX_CHANNEL;
    11ca:	2000      	movs	r0, #0
    11cc:	bd08      	pop	{r3, pc}
	case 3:
		return CONF_SERCOM_3_SPI_RX_CHANNEL;
	case 4:
		return CONF_SERCOM_4_SPI_RX_CHANNEL;
	case 5:
		return CONF_SERCOM_5_SPI_RX_CHANNEL;
    11ce:	2001      	movs	r0, #1
	case 7:
		return CONF_SERCOM_7_SPI_RX_CHANNEL;
	default:
		return false;
	}
}
    11d0:	bd08      	pop	{r3, pc}
    11d2:	bf00      	nop
    11d4:	000010f9 	.word	0x000010f9

000011d8 <_spi_get_rx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI RX DMA channel index.
 */
static uint8_t _spi_get_rx_dma_channel(const void *const hw)
{
    11d8:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    11da:	4b07      	ldr	r3, [pc, #28]	; (11f8 <_spi_get_rx_dma_channel+0x20>)
    11dc:	4798      	blx	r3

	switch (index) {
    11de:	2807      	cmp	r0, #7
    11e0:	d807      	bhi.n	11f2 <_spi_get_rx_dma_channel+0x1a>
    11e2:	e8df f000 	tbb	[pc, r0]
    11e6:	0404      	.short	0x0404
    11e8:	06040404 	.word	0x06040404
    11ec:	0404      	.short	0x0404
	case 0:
		return CONF_SERCOM_0_SPI_M_DMA_RX_CHANNEL;
    11ee:	2001      	movs	r0, #1
    11f0:	bd08      	pop	{r3, pc}
	case 3:
		return CONF_SERCOM_3_SPI_M_DMA_RX_CHANNEL;
	case 4:
		return CONF_SERCOM_4_SPI_M_DMA_RX_CHANNEL;
	case 5:
		return CONF_SERCOM_5_SPI_M_DMA_RX_CHANNEL;
    11f2:	2000      	movs	r0, #0
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_RX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    11f4:	bd08      	pop	{r3, pc}
    11f6:	bf00      	nop
    11f8:	000010f9 	.word	0x000010f9

000011fc <_spi_dma_rx_complete>:
/**
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_rx_complete(struct _dma_resource *resource)
{
    11fc:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;
    11fe:	68c3      	ldr	r3, [r0, #12]

	if (dev->callbacks.rx) {
    1200:	689b      	ldr	r3, [r3, #8]
    1202:	b103      	cbz	r3, 1206 <_spi_dma_rx_complete+0xa>
		dev->callbacks.rx(resource);
    1204:	4798      	blx	r3
    1206:	bd08      	pop	{r3, pc}

00001208 <_spi_dma_suspend_complete>:
	}
}

static void _spi_dma_suspend_complete(struct _dma_resource *resource)
{
    1208:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;
    120a:	68c3      	ldr	r3, [r0, #12]

	if (dev->callbacks.sus) {
    120c:	68db      	ldr	r3, [r3, #12]
    120e:	b103      	cbz	r3, 1212 <_spi_dma_suspend_complete+0xa>
		dev->callbacks.sus(resource);
    1210:	4798      	blx	r3
    1212:	bd08      	pop	{r3, pc}

00001214 <_spi_dma_tx_complete>:
/**
 *  \brief Callback for TX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_tx_complete(struct _dma_resource *resource)
{
    1214:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;
    1216:	68c3      	ldr	r3, [r0, #12]

	if (dev->callbacks.tx) {
    1218:	685b      	ldr	r3, [r3, #4]
    121a:	b103      	cbz	r3, 121e <_spi_dma_tx_complete+0xa>
		dev->callbacks.tx(resource);
    121c:	4798      	blx	r3
    121e:	bd08      	pop	{r3, pc}

00001220 <_spi_dma_error_occured>:
/**
 *  \brief Callback for ERROR
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_error_occured(struct _dma_resource *resource)
{
    1220:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;
    1222:	68c3      	ldr	r3, [r0, #12]

	if (dev->callbacks.error) {
    1224:	691b      	ldr	r3, [r3, #16]
    1226:	b103      	cbz	r3, 122a <_spi_dma_error_occured+0xa>
		dev->callbacks.error(resource);
    1228:	4798      	blx	r3
    122a:	bd08      	pop	{r3, pc}

0000122c <_get_i2cm_index>:
{
    122c:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    122e:	4b0d      	ldr	r3, [pc, #52]	; (1264 <_get_i2cm_index+0x38>)
    1230:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    1232:	2300      	movs	r3, #0
    1234:	b143      	cbz	r3, 1248 <_get_i2cm_index+0x1c>
	ASSERT(false);
    1236:	f240 32a7 	movw	r2, #935	; 0x3a7
    123a:	490b      	ldr	r1, [pc, #44]	; (1268 <_get_i2cm_index+0x3c>)
    123c:	2000      	movs	r0, #0
    123e:	4b0b      	ldr	r3, [pc, #44]	; (126c <_get_i2cm_index+0x40>)
    1240:	4798      	blx	r3
	return -1;
    1242:	f04f 30ff 	mov.w	r0, #4294967295
}
    1246:	bd08      	pop	{r3, pc}
		if (_i2cms[i].number == sercom_offset) {
    1248:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    124c:	00d1      	lsls	r1, r2, #3
    124e:	4a08      	ldr	r2, [pc, #32]	; (1270 <_get_i2cm_index+0x44>)
    1250:	440a      	add	r2, r1
    1252:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
    1256:	4290      	cmp	r0, r2
    1258:	d002      	beq.n	1260 <_get_i2cm_index+0x34>
	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    125a:	3301      	adds	r3, #1
    125c:	b2db      	uxtb	r3, r3
    125e:	e7e9      	b.n	1234 <_get_i2cm_index+0x8>
			return i;
    1260:	b258      	sxtb	r0, r3
    1262:	bd08      	pop	{r3, pc}
    1264:	000010f9 	.word	0x000010f9
    1268:	00005c4c 	.word	0x00005c4c
    126c:	00000c1d 	.word	0x00000c1d
    1270:	00005bd8 	.word	0x00005bd8

00001274 <_i2c_m_sync_init_impl>:
{
    1274:	b538      	push	{r3, r4, r5, lr}
    1276:	4605      	mov	r5, r0
    1278:	460c      	mov	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    127a:	4608      	mov	r0, r1
    127c:	4b33      	ldr	r3, [pc, #204]	; (134c <_i2c_m_sync_init_impl+0xd8>)
    127e:	4798      	blx	r3
    1280:	b2c0      	uxtb	r0, r0
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    1282:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    1284:	f013 0f01 	tst.w	r3, #1
    1288:	d122      	bne.n	12d0 <_i2c_m_sync_init_impl+0x5c>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    128a:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    128e:	00da      	lsls	r2, r3, #3
    1290:	4b2f      	ldr	r3, [pc, #188]	; (1350 <_i2c_m_sync_init_impl+0xdc>)
    1292:	4413      	add	r3, r2
    1294:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    1296:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    129a:	69e3      	ldr	r3, [r4, #28]
    129c:	f013 0f03 	tst.w	r3, #3
    12a0:	d1fb      	bne.n	129a <_i2c_m_sync_init_impl+0x26>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    12a2:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    12a4:	f013 0f02 	tst.w	r3, #2
    12a8:	d00b      	beq.n	12c2 <_i2c_m_sync_init_impl+0x4e>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    12aa:	6823      	ldr	r3, [r4, #0]
    12ac:	f023 0302 	bic.w	r3, r3, #2
    12b0:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    12b2:	69e3      	ldr	r3, [r4, #28]
    12b4:	f013 0f03 	tst.w	r3, #3
    12b8:	d1fb      	bne.n	12b2 <_i2c_m_sync_init_impl+0x3e>
    12ba:	69e3      	ldr	r3, [r4, #28]
    12bc:	f013 0f02 	tst.w	r3, #2
    12c0:	d1fb      	bne.n	12ba <_i2c_m_sync_init_impl+0x46>
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    12c2:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    12c6:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    12c8:	69e3      	ldr	r3, [r4, #28]
    12ca:	f013 0f03 	tst.w	r3, #3
    12ce:	d1fb      	bne.n	12c8 <_i2c_m_sync_init_impl+0x54>
    12d0:	69e3      	ldr	r3, [r4, #28]
    12d2:	f013 0f01 	tst.w	r3, #1
    12d6:	d1fb      	bne.n	12d0 <_i2c_m_sync_init_impl+0x5c>
	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    12d8:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    12dc:	00da      	lsls	r2, r3, #3
    12de:	4b1c      	ldr	r3, [pc, #112]	; (1350 <_i2c_m_sync_init_impl+0xdc>)
    12e0:	4413      	add	r3, r2
    12e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    12e4:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    12e6:	69e3      	ldr	r3, [r4, #28]
    12e8:	f013 0f03 	tst.w	r3, #3
    12ec:	d1fb      	bne.n	12e6 <_i2c_m_sync_init_impl+0x72>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    12ee:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    12f2:	00da      	lsls	r2, r3, #3
    12f4:	4b16      	ldr	r3, [pc, #88]	; (1350 <_i2c_m_sync_init_impl+0xdc>)
    12f6:	4413      	add	r3, r2
    12f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    12fa:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    12fc:	69e3      	ldr	r3, [r4, #28]
    12fe:	f013 0f04 	tst.w	r3, #4
    1302:	d1fb      	bne.n	12fc <_i2c_m_sync_init_impl+0x88>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    1304:	0042      	lsls	r2, r0, #1
    1306:	4402      	add	r2, r0
    1308:	00d1      	lsls	r1, r2, #3
    130a:	4b11      	ldr	r3, [pc, #68]	; (1350 <_i2c_m_sync_init_impl+0xdc>)
    130c:	440b      	add	r3, r1
    130e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
}

static inline void hri_sercomi2cm_write_BAUD_reg(const void *const hw, hri_sercomi2cm_baud_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    1310:	60e2      	str	r2, [r4, #12]
	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    1312:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
    1316:	f003 0303 	and.w	r3, r3, #3
    131a:	81ab      	strh	r3, [r5, #12]
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    131c:	2b01      	cmp	r3, #1
    131e:	bf94      	ite	ls
    1320:	2300      	movls	r3, #0
    1322:	2301      	movhi	r3, #1

static inline void hri_sercomi2cm_write_ADDR_HS_bit(const void *const hw, bool value)
{
	uint32_t tmp;
	SERCOM_CRITICAL_SECTION_ENTER();
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    1324:	6a62      	ldr	r2, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    1326:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    132a:	ea42 3383 	orr.w	r3, r2, r3, lsl #14
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    132e:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1330:	69e3      	ldr	r3, [r4, #28]
    1332:	f013 0f04 	tst.w	r3, #4
    1336:	d1fb      	bne.n	1330 <_i2c_m_sync_init_impl+0xbc>
	service->trise = _i2cms[i].trise;
    1338:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    133c:	00c2      	lsls	r2, r0, #3
    133e:	4b04      	ldr	r3, [pc, #16]	; (1350 <_i2c_m_sync_init_impl+0xdc>)
    1340:	4413      	add	r3, r2
    1342:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
    1346:	81eb      	strh	r3, [r5, #14]
}
    1348:	2000      	movs	r0, #0
    134a:	bd38      	pop	{r3, r4, r5, pc}
    134c:	0000122d 	.word	0x0000122d
    1350:	00005bd8 	.word	0x00005bd8

00001354 <_sercom_i2c_sync_send_address>:
{
    1354:	b570      	push	{r4, r5, r6, lr}
    1356:	4605      	mov	r5, r0
	void *             hw    = i2c_dev->hw;
    1358:	6904      	ldr	r4, [r0, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    135a:	6826      	ldr	r6, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    135c:	f3c6 66c0 	ubfx	r6, r6, #27, #1
	ASSERT(i2c_dev);
    1360:	f240 52a6 	movw	r2, #1446	; 0x5a6
    1364:	4999      	ldr	r1, [pc, #612]	; (15cc <_sercom_i2c_sync_send_address+0x278>)
    1366:	3000      	adds	r0, #0
    1368:	bf18      	it	ne
    136a:	2001      	movne	r0, #1
    136c:	4b98      	ldr	r3, [pc, #608]	; (15d0 <_sercom_i2c_sync_send_address+0x27c>)
    136e:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
    1370:	686b      	ldr	r3, [r5, #4]
    1372:	2b01      	cmp	r3, #1
    1374:	d057      	beq.n	1426 <_sercom_i2c_sync_send_address+0xd2>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1376:	6863      	ldr	r3, [r4, #4]
    1378:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    137c:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    137e:	69e3      	ldr	r3, [r4, #28]
    1380:	f013 0f04 	tst.w	r3, #4
    1384:	d1fb      	bne.n	137e <_sercom_i2c_sync_send_address+0x2a>
	if (msg->addr & I2C_M_TEN) {
    1386:	882b      	ldrh	r3, [r5, #0]
    1388:	f413 6f80 	tst.w	r3, #1024	; 0x400
    138c:	d056      	beq.n	143c <_sercom_i2c_sync_send_address+0xe8>
		if (msg->flags & I2C_M_RD) {
    138e:	886a      	ldrh	r2, [r5, #2]
    1390:	f012 0f01 	tst.w	r2, #1
    1394:	d004      	beq.n	13a0 <_sercom_i2c_sync_send_address+0x4c>
			msg->flags |= I2C_M_TEN;
    1396:	886a      	ldrh	r2, [r5, #2]
    1398:	b292      	uxth	r2, r2
    139a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    139e:	806a      	strh	r2, [r5, #2]
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    13a0:	f240 72fe 	movw	r2, #2046	; 0x7fe
    13a4:	ea02 0243 	and.w	r2, r2, r3, lsl #1
    13a8:	69e3      	ldr	r3, [r4, #28]
    13aa:	f013 0f04 	tst.w	r3, #4
    13ae:	d1fb      	bne.n	13a8 <_sercom_i2c_sync_send_address+0x54>
}

static inline hri_sercomi2cm_addr_reg_t hri_sercomi2cm_read_ADDR_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    13b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    13b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    13b6:	4313      	orrs	r3, r2
		hri_sercomi2cm_write_ADDR_reg(hw,
    13b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    13bc:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    13be:	69e3      	ldr	r3, [r4, #28]
    13c0:	f013 0f04 	tst.w	r3, #4
    13c4:	d1fb      	bne.n	13be <_sercom_i2c_sync_send_address+0x6a>
	void *   hw      = i2c_dev->hw;
    13c6:	692e      	ldr	r6, [r5, #16]
	uint32_t timeout = 65535;
    13c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    13cc:	7e33      	ldrb	r3, [r6, #24]
    13ce:	b2db      	uxtb	r3, r3
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    13d0:	4618      	mov	r0, r3
		if (timeout-- == 0) {
    13d2:	1e51      	subs	r1, r2, #1
    13d4:	b11a      	cbz	r2, 13de <_sercom_i2c_sync_send_address+0x8a>
    13d6:	460a      	mov	r2, r1
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    13d8:	f013 0f03 	tst.w	r3, #3
    13dc:	d0f6      	beq.n	13cc <_sercom_i2c_sync_send_address+0x78>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    13de:	6822      	ldr	r2, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    13e0:	f3c2 62c0 	ubfx	r2, r2, #27, #1
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    13e4:	69e3      	ldr	r3, [r4, #28]
    13e6:	f013 0f04 	tst.w	r3, #4
    13ea:	d1fb      	bne.n	13e4 <_sercom_i2c_sync_send_address+0x90>
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    13ec:	8b63      	ldrh	r3, [r4, #26]
    13ee:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    13f0:	f010 0f01 	tst.w	r0, #1
    13f4:	f000 809c 	beq.w	1530 <_sercom_i2c_sync_send_address+0x1dc>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    13f8:	f013 0f02 	tst.w	r3, #2
    13fc:	d032      	beq.n	1464 <_sercom_i2c_sync_send_address+0x110>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    13fe:	2201      	movs	r2, #1
    1400:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    1402:	886a      	ldrh	r2, [r5, #2]
    1404:	b292      	uxth	r2, r2
    1406:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    140a:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    140c:	886a      	ldrh	r2, [r5, #2]
    140e:	b292      	uxth	r2, r2
    1410:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1414:	b292      	uxth	r2, r2
    1416:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    1418:	f013 0f01 	tst.w	r3, #1
    141c:	f000 80d1 	beq.w	15c2 <_sercom_i2c_sync_send_address+0x26e>
				return I2C_ERR_BUS;
    1420:	f06f 0004 	mvn.w	r0, #4
    1424:	bd70      	pop	{r4, r5, r6, pc}
	if (msg->len == 1 && sclsm) {
    1426:	2e00      	cmp	r6, #0
    1428:	d0a5      	beq.n	1376 <_sercom_i2c_sync_send_address+0x22>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    142a:	6863      	ldr	r3, [r4, #4]
    142c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    1430:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1432:	69e3      	ldr	r3, [r4, #28]
    1434:	f013 0f04 	tst.w	r3, #4
    1438:	d1fb      	bne.n	1432 <_sercom_i2c_sync_send_address+0xde>
    143a:	e7a4      	b.n	1386 <_sercom_i2c_sync_send_address+0x32>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    143c:	005b      	lsls	r3, r3, #1
    143e:	b2db      	uxtb	r3, r3
    1440:	886a      	ldrh	r2, [r5, #2]
    1442:	f002 0201 	and.w	r2, r2, #1
    1446:	431a      	orrs	r2, r3
    1448:	69e3      	ldr	r3, [r4, #28]
    144a:	f013 0f04 	tst.w	r3, #4
    144e:	d1fb      	bne.n	1448 <_sercom_i2c_sync_send_address+0xf4>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    1450:	6a63      	ldr	r3, [r4, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    1452:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    1456:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    1458:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    145a:	69e3      	ldr	r3, [r4, #28]
    145c:	f013 0f04 	tst.w	r3, #4
    1460:	d1fb      	bne.n	145a <_sercom_i2c_sync_send_address+0x106>
    1462:	e7b0      	b.n	13c6 <_sercom_i2c_sync_send_address+0x72>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    1464:	f013 0f04 	tst.w	r3, #4
    1468:	d11f      	bne.n	14aa <_sercom_i2c_sync_send_address+0x156>
			if (msg->flags & I2C_M_TEN) {
    146a:	886b      	ldrh	r3, [r5, #2]
    146c:	f413 6f80 	tst.w	r3, #1024	; 0x400
    1470:	d039      	beq.n	14e6 <_sercom_i2c_sync_send_address+0x192>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    1472:	882b      	ldrh	r3, [r5, #0]
    1474:	121b      	asrs	r3, r3, #8
    1476:	005b      	lsls	r3, r3, #1
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    1478:	f003 0206 	and.w	r2, r3, #6
    147c:	69e3      	ldr	r3, [r4, #28]
    147e:	f013 0f04 	tst.w	r3, #4
    1482:	d1fb      	bne.n	147c <_sercom_i2c_sync_send_address+0x128>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    1484:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1486:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    148a:	4313      	orrs	r3, r2
				hri_sercomi2cm_write_ADDR_reg(hw,
    148c:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    1490:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1492:	69e3      	ldr	r3, [r4, #28]
    1494:	f013 0f04 	tst.w	r3, #4
    1498:	d1fb      	bne.n	1492 <_sercom_i2c_sync_send_address+0x13e>
				msg->flags &= ~I2C_M_TEN;
    149a:	886b      	ldrh	r3, [r5, #2]
    149c:	b29b      	uxth	r3, r3
    149e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    14a2:	b29b      	uxth	r3, r3
    14a4:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    14a6:	2000      	movs	r0, #0
    14a8:	bd70      	pop	{r4, r5, r6, pc}
				if (msg->len > 0) {
    14aa:	686b      	ldr	r3, [r5, #4]
    14ac:	2b00      	cmp	r3, #0
    14ae:	dd04      	ble.n	14ba <_sercom_i2c_sync_send_address+0x166>
					msg->flags |= I2C_M_FAIL;
    14b0:	886b      	ldrh	r3, [r5, #2]
    14b2:	b29b      	uxth	r3, r3
    14b4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    14b8:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    14ba:	886b      	ldrh	r3, [r5, #2]
    14bc:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    14c0:	d108      	bne.n	14d4 <_sercom_i2c_sync_send_address+0x180>
				msg->flags &= ~I2C_M_BUSY;
    14c2:	886b      	ldrh	r3, [r5, #2]
    14c4:	b29b      	uxth	r3, r3
    14c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    14ca:	b29b      	uxth	r3, r3
    14cc:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    14ce:	f06f 0001 	mvn.w	r0, #1
    14d2:	bd70      	pop	{r4, r5, r6, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    14d4:	6863      	ldr	r3, [r4, #4]
    14d6:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    14da:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    14dc:	69e3      	ldr	r3, [r4, #28]
    14de:	f013 0f04 	tst.w	r3, #4
    14e2:	d1fb      	bne.n	14dc <_sercom_i2c_sync_send_address+0x188>
    14e4:	e7ed      	b.n	14c2 <_sercom_i2c_sync_send_address+0x16e>
			if (msg->len == 0) {
    14e6:	6868      	ldr	r0, [r5, #4]
    14e8:	b998      	cbnz	r0, 1512 <_sercom_i2c_sync_send_address+0x1be>
				if (msg->flags & I2C_M_STOP) {
    14ea:	886b      	ldrh	r3, [r5, #2]
    14ec:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    14f0:	d106      	bne.n	1500 <_sercom_i2c_sync_send_address+0x1ac>
				msg->flags &= ~I2C_M_BUSY;
    14f2:	886b      	ldrh	r3, [r5, #2]
    14f4:	b29b      	uxth	r3, r3
    14f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    14fa:	b29b      	uxth	r3, r3
    14fc:	806b      	strh	r3, [r5, #2]
    14fe:	bd70      	pop	{r4, r5, r6, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    1500:	6863      	ldr	r3, [r4, #4]
    1502:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    1506:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1508:	69e3      	ldr	r3, [r4, #28]
    150a:	f013 0f04 	tst.w	r3, #4
    150e:	d1fb      	bne.n	1508 <_sercom_i2c_sync_send_address+0x1b4>
    1510:	e7ef      	b.n	14f2 <_sercom_i2c_sync_send_address+0x19e>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    1512:	68ab      	ldr	r3, [r5, #8]
    1514:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    1516:	62a3      	str	r3, [r4, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1518:	69e3      	ldr	r3, [r4, #28]
    151a:	f013 0f04 	tst.w	r3, #4
    151e:	d1fb      	bne.n	1518 <_sercom_i2c_sync_send_address+0x1c4>
				msg->buffer++;
    1520:	68ab      	ldr	r3, [r5, #8]
    1522:	3301      	adds	r3, #1
    1524:	60ab      	str	r3, [r5, #8]
				msg->len--;
    1526:	686b      	ldr	r3, [r5, #4]
    1528:	3b01      	subs	r3, #1
    152a:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    152c:	2000      	movs	r0, #0
    152e:	bd70      	pop	{r4, r5, r6, pc}
	} else if (flags & SB_FLAG) {
    1530:	f010 0f02 	tst.w	r0, #2
    1534:	d048      	beq.n	15c8 <_sercom_i2c_sync_send_address+0x274>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    1536:	6869      	ldr	r1, [r5, #4]
    1538:	2900      	cmp	r1, #0
    153a:	d03d      	beq.n	15b8 <_sercom_i2c_sync_send_address+0x264>
    153c:	f013 0f04 	tst.w	r3, #4
    1540:	d13a      	bne.n	15b8 <_sercom_i2c_sync_send_address+0x264>
			msg->len--;
    1542:	3901      	subs	r1, #1
    1544:	6069      	str	r1, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    1546:	b901      	cbnz	r1, 154a <_sercom_i2c_sync_send_address+0x1f6>
    1548:	b1e2      	cbz	r2, 1584 <_sercom_i2c_sync_send_address+0x230>
    154a:	2901      	cmp	r1, #1
    154c:	d018      	beq.n	1580 <_sercom_i2c_sync_send_address+0x22c>
			if (msg->len == 0) {
    154e:	686b      	ldr	r3, [r5, #4]
    1550:	b94b      	cbnz	r3, 1566 <_sercom_i2c_sync_send_address+0x212>
				if (msg->flags & I2C_M_STOP) {
    1552:	886b      	ldrh	r3, [r5, #2]
    1554:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    1558:	d11d      	bne.n	1596 <_sercom_i2c_sync_send_address+0x242>
				msg->flags &= ~I2C_M_BUSY;
    155a:	886b      	ldrh	r3, [r5, #2]
    155c:	b29b      	uxth	r3, r3
    155e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    1562:	b29b      	uxth	r3, r3
    1564:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    1566:	68aa      	ldr	r2, [r5, #8]
    1568:	1c53      	adds	r3, r2, #1
    156a:	60ab      	str	r3, [r5, #8]
    156c:	69e3      	ldr	r3, [r4, #28]
    156e:	f013 0f04 	tst.w	r3, #4
    1572:	d1fb      	bne.n	156c <_sercom_i2c_sync_send_address+0x218>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    1574:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1576:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1578:	2302      	movs	r3, #2
    157a:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    157c:	2000      	movs	r0, #0
    157e:	bd70      	pop	{r4, r5, r6, pc}
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    1580:	2a00      	cmp	r2, #0
    1582:	d0e4      	beq.n	154e <_sercom_i2c_sync_send_address+0x1fa>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1584:	6863      	ldr	r3, [r4, #4]
    1586:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    158a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    158c:	69e3      	ldr	r3, [r4, #28]
    158e:	f013 0f04 	tst.w	r3, #4
    1592:	d1fb      	bne.n	158c <_sercom_i2c_sync_send_address+0x238>
    1594:	e7db      	b.n	154e <_sercom_i2c_sync_send_address+0x1fa>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    1596:	6863      	ldr	r3, [r4, #4]
    1598:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    159c:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    159e:	69e3      	ldr	r3, [r4, #28]
    15a0:	f013 0f04 	tst.w	r3, #4
    15a4:	d1fb      	bne.n	159e <_sercom_i2c_sync_send_address+0x24a>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    15a6:	6863      	ldr	r3, [r4, #4]
    15a8:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    15ac:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    15ae:	69e3      	ldr	r3, [r4, #28]
    15b0:	f013 0f04 	tst.w	r3, #4
    15b4:	d1fb      	bne.n	15ae <_sercom_i2c_sync_send_address+0x25a>
    15b6:	e7d0      	b.n	155a <_sercom_i2c_sync_send_address+0x206>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    15b8:	2302      	movs	r3, #2
    15ba:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    15bc:	f06f 0001 	mvn.w	r0, #1
    15c0:	bd70      	pop	{r4, r5, r6, pc}
			return I2C_ERR_BAD_ADDRESS;
    15c2:	f06f 0003 	mvn.w	r0, #3
    15c6:	bd70      	pop	{r4, r5, r6, pc}
	return I2C_OK;
    15c8:	2000      	movs	r0, #0
}
    15ca:	bd70      	pop	{r4, r5, r6, pc}
    15cc:	00005c4c 	.word	0x00005c4c
    15d0:	00000c1d 	.word	0x00000c1d

000015d4 <_spi_m_dma_rx_enable>:
{
    15d4:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    15d6:	4604      	mov	r4, r0
    15d8:	b168      	cbz	r0, 15f6 <_spi_m_dma_rx_enable+0x22>
    15da:	6803      	ldr	r3, [r0, #0]
    15dc:	b14b      	cbz	r3, 15f2 <_spi_m_dma_rx_enable+0x1e>
    15de:	2001      	movs	r0, #1
    15e0:	f640 32fe 	movw	r2, #3070	; 0xbfe
    15e4:	4905      	ldr	r1, [pc, #20]	; (15fc <_spi_m_dma_rx_enable+0x28>)
    15e6:	4b06      	ldr	r3, [pc, #24]	; (1600 <_spi_m_dma_rx_enable+0x2c>)
    15e8:	4798      	blx	r3
	return _spi_sync_rx_enable(dev->prvt);
    15ea:	6820      	ldr	r0, [r4, #0]
    15ec:	4b05      	ldr	r3, [pc, #20]	; (1604 <_spi_m_dma_rx_enable+0x30>)
    15ee:	4798      	blx	r3
}
    15f0:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->prvt);
    15f2:	2000      	movs	r0, #0
    15f4:	e7f4      	b.n	15e0 <_spi_m_dma_rx_enable+0xc>
    15f6:	2000      	movs	r0, #0
    15f8:	e7f2      	b.n	15e0 <_spi_m_dma_rx_enable+0xc>
    15fa:	bf00      	nop
    15fc:	00005c4c 	.word	0x00005c4c
    1600:	00000c1d 	.word	0x00000c1d
    1604:	0000115b 	.word	0x0000115b

00001608 <_spi_m_dma_rx_disable>:
{
    1608:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    160a:	4604      	mov	r4, r0
    160c:	b168      	cbz	r0, 162a <_spi_m_dma_rx_disable+0x22>
    160e:	6803      	ldr	r3, [r0, #0]
    1610:	b14b      	cbz	r3, 1626 <_spi_m_dma_rx_disable+0x1e>
    1612:	2001      	movs	r0, #1
    1614:	f640 4205 	movw	r2, #3077	; 0xc05
    1618:	4905      	ldr	r1, [pc, #20]	; (1630 <_spi_m_dma_rx_disable+0x28>)
    161a:	4b06      	ldr	r3, [pc, #24]	; (1634 <_spi_m_dma_rx_disable+0x2c>)
    161c:	4798      	blx	r3
	return _spi_sync_rx_disable(dev->prvt);
    161e:	6820      	ldr	r0, [r4, #0]
    1620:	4b05      	ldr	r3, [pc, #20]	; (1638 <_spi_m_dma_rx_disable+0x30>)
    1622:	4798      	blx	r3
}
    1624:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->prvt);
    1626:	2000      	movs	r0, #0
    1628:	e7f4      	b.n	1614 <_spi_m_dma_rx_disable+0xc>
    162a:	2000      	movs	r0, #0
    162c:	e7f2      	b.n	1614 <_spi_m_dma_rx_disable+0xc>
    162e:	bf00      	nop
    1630:	00005c4c 	.word	0x00005c4c
    1634:	00000c1d 	.word	0x00000c1d
    1638:	0000117d 	.word	0x0000117d

0000163c <_i2c_m_sync_init>:
{
    163c:	b538      	push	{r3, r4, r5, lr}
    163e:	460d      	mov	r5, r1
	ASSERT(i2c_dev);
    1640:	4604      	mov	r4, r0
    1642:	f240 5219 	movw	r2, #1305	; 0x519
    1646:	4906      	ldr	r1, [pc, #24]	; (1660 <_i2c_m_sync_init+0x24>)
    1648:	3000      	adds	r0, #0
    164a:	bf18      	it	ne
    164c:	2001      	movne	r0, #1
    164e:	4b05      	ldr	r3, [pc, #20]	; (1664 <_i2c_m_sync_init+0x28>)
    1650:	4798      	blx	r3
	i2c_dev->hw = hw;
    1652:	6125      	str	r5, [r4, #16]
	return _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    1654:	4629      	mov	r1, r5
    1656:	4620      	mov	r0, r4
    1658:	4b03      	ldr	r3, [pc, #12]	; (1668 <_i2c_m_sync_init+0x2c>)
    165a:	4798      	blx	r3
}
    165c:	bd38      	pop	{r3, r4, r5, pc}
    165e:	bf00      	nop
    1660:	00005c4c 	.word	0x00005c4c
    1664:	00000c1d 	.word	0x00000c1d
    1668:	00001275 	.word	0x00001275

0000166c <_i2c_m_sync_enable>:
{
    166c:	b570      	push	{r4, r5, r6, lr}
	ASSERT(i2c_dev);
    166e:	4e1b      	ldr	r6, [pc, #108]	; (16dc <_i2c_m_sync_enable+0x70>)
    1670:	4604      	mov	r4, r0
    1672:	f240 5236 	movw	r2, #1334	; 0x536
    1676:	4631      	mov	r1, r6
    1678:	3000      	adds	r0, #0
    167a:	bf18      	it	ne
    167c:	2001      	movne	r0, #1
    167e:	4d18      	ldr	r5, [pc, #96]	; (16e0 <_i2c_m_sync_enable+0x74>)
    1680:	47a8      	blx	r5
	return _i2c_m_enable_implementation(i2c_dev->hw);
    1682:	6924      	ldr	r4, [r4, #16]
	ASSERT(hw);
    1684:	f240 6206 	movw	r2, #1542	; 0x606
    1688:	4631      	mov	r1, r6
    168a:	1c20      	adds	r0, r4, #0
    168c:	bf18      	it	ne
    168e:	2001      	movne	r0, #1
    1690:	47a8      	blx	r5
	((Sercom *)hw)->I2CM.CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    1692:	6823      	ldr	r3, [r4, #0]
    1694:	f043 0302 	orr.w	r3, r3, #2
    1698:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    169a:	69e3      	ldr	r3, [r4, #28]
    169c:	f013 0f03 	tst.w	r3, #3
    16a0:	d1fb      	bne.n	169a <_i2c_m_sync_enable+0x2e>
    16a2:	2104      	movs	r1, #4
    16a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
    16a8:	69e3      	ldr	r3, [r4, #28]
    16aa:	f013 0f04 	tst.w	r3, #4
    16ae:	d1fb      	bne.n	16a8 <_i2c_m_sync_enable+0x3c>
	return (((Sercom *)hw)->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE_Msk) >> SERCOM_I2CM_STATUS_BUSSTATE_Pos;
    16b0:	8b63      	ldrh	r3, [r4, #26]
    16b2:	f3c3 1301 	ubfx	r3, r3, #4, #2
	while (hri_sercomi2cm_read_STATUS_BUSSTATE_bf(hw) != I2C_IDLE) {
    16b6:	2b01      	cmp	r3, #1
    16b8:	d00b      	beq.n	16d2 <_i2c_m_sync_enable+0x66>
		timeout--;
    16ba:	3a01      	subs	r2, #1
		if (timeout <= 0) {
    16bc:	2a00      	cmp	r2, #0
    16be:	dcf3      	bgt.n	16a8 <_i2c_m_sync_enable+0x3c>
			if (--timeout_attempt)
    16c0:	3901      	subs	r1, #1
    16c2:	d008      	beq.n	16d6 <_i2c_m_sync_enable+0x6a>
}

static inline void hri_sercomi2cm_clear_STATUS_reg(const void *const hw, hri_sercomi2cm_status_reg_t mask)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.STATUS.reg = mask;
    16c4:	2310      	movs	r3, #16
    16c6:	8363      	strh	r3, [r4, #26]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    16c8:	69e3      	ldr	r3, [r4, #28]
    16ca:	f013 0f04 	tst.w	r3, #4
    16ce:	d1fb      	bne.n	16c8 <_i2c_m_sync_enable+0x5c>
    16d0:	e7e8      	b.n	16a4 <_i2c_m_sync_enable+0x38>
	return ERR_NONE;
    16d2:	2000      	movs	r0, #0
    16d4:	bd70      	pop	{r4, r5, r6, pc}
				return I2C_ERR_BUSY;
    16d6:	f06f 0005 	mvn.w	r0, #5
}
    16da:	bd70      	pop	{r4, r5, r6, pc}
    16dc:	00005c4c 	.word	0x00005c4c
    16e0:	00000c1d 	.word	0x00000c1d

000016e4 <_i2c_m_sync_transfer>:
{
    16e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    16e8:	4605      	mov	r5, r0
    16ea:	460e      	mov	r6, r1
	void *   hw = i2c_dev->hw;
    16ec:	6904      	ldr	r4, [r0, #16]
	ASSERT(i2c_dev);
    16ee:	f8df 82a0 	ldr.w	r8, [pc, #672]	; 1990 <_i2c_m_sync_transfer+0x2ac>
    16f2:	f240 52d1 	movw	r2, #1489	; 0x5d1
    16f6:	4641      	mov	r1, r8
    16f8:	3000      	adds	r0, #0
    16fa:	bf18      	it	ne
    16fc:	2001      	movne	r0, #1
    16fe:	4fa2      	ldr	r7, [pc, #648]	; (1988 <_i2c_m_sync_transfer+0x2a4>)
    1700:	47b8      	blx	r7
	ASSERT(i2c_dev->hw);
    1702:	6928      	ldr	r0, [r5, #16]
    1704:	f240 52d2 	movw	r2, #1490	; 0x5d2
    1708:	4641      	mov	r1, r8
    170a:	3000      	adds	r0, #0
    170c:	bf18      	it	ne
    170e:	2001      	movne	r0, #1
    1710:	47b8      	blx	r7
	ASSERT(msg);
    1712:	f240 52d3 	movw	r2, #1491	; 0x5d3
    1716:	4641      	mov	r1, r8
    1718:	1c30      	adds	r0, r6, #0
    171a:	bf18      	it	ne
    171c:	2001      	movne	r0, #1
    171e:	47b8      	blx	r7
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    1720:	886b      	ldrh	r3, [r5, #2]
    1722:	f413 7f80 	tst.w	r3, #256	; 0x100
    1726:	f040 812a 	bne.w	197e <_i2c_m_sync_transfer+0x29a>
	msg->flags |= I2C_M_BUSY;
    172a:	8873      	ldrh	r3, [r6, #2]
    172c:	b29b      	uxth	r3, r3
    172e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    1732:	8073      	strh	r3, [r6, #2]
	i2c_dev->service.msg = *msg;
    1734:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    1738:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    173c:	6863      	ldr	r3, [r4, #4]
    173e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    1742:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1744:	69e3      	ldr	r3, [r4, #28]
    1746:	f013 0f04 	tst.w	r3, #4
    174a:	d1fb      	bne.n	1744 <_i2c_m_sync_transfer+0x60>
	ret = _sercom_i2c_sync_send_address(i2c_dev);
    174c:	4628      	mov	r0, r5
    174e:	4b8f      	ldr	r3, [pc, #572]	; (198c <_i2c_m_sync_transfer+0x2a8>)
    1750:	4798      	blx	r3
	if (ret) {
    1752:	4603      	mov	r3, r0
    1754:	2800      	cmp	r0, #0
    1756:	f000 80b0 	beq.w	18ba <_i2c_m_sync_transfer+0x1d6>
		i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    175a:	886a      	ldrh	r2, [r5, #2]
    175c:	b292      	uxth	r2, r2
    175e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1762:	b292      	uxth	r2, r2
    1764:	806a      	strh	r2, [r5, #2]
		return ret;
    1766:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return I2C_ERR_BUS;
    176a:	f06f 0004 	mvn.w	r0, #4
    176e:	e0b7      	b.n	18e0 <_i2c_m_sync_transfer+0x1fc>
			if (msg->flags & I2C_M_STOP) {
    1770:	8873      	ldrh	r3, [r6, #2]
    1772:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    1776:	d107      	bne.n	1788 <_i2c_m_sync_transfer+0xa4>
			i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    1778:	886b      	ldrh	r3, [r5, #2]
    177a:	b29b      	uxth	r3, r3
    177c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    1780:	b29b      	uxth	r3, r3
    1782:	806b      	strh	r3, [r5, #2]
			return ret;
    1784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    1788:	6863      	ldr	r3, [r4, #4]
    178a:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    178e:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1790:	69e3      	ldr	r3, [r4, #28]
    1792:	f013 0f04 	tst.w	r3, #4
    1796:	d1fb      	bne.n	1790 <_i2c_m_sync_transfer+0xac>
    1798:	e7ee      	b.n	1778 <_i2c_m_sync_transfer+0x94>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    179a:	f013 0f04 	tst.w	r3, #4
    179e:	d11f      	bne.n	17e0 <_i2c_m_sync_transfer+0xfc>
			if (msg->flags & I2C_M_TEN) {
    17a0:	886b      	ldrh	r3, [r5, #2]
    17a2:	f413 6f80 	tst.w	r3, #1024	; 0x400
    17a6:	d039      	beq.n	181c <_i2c_m_sync_transfer+0x138>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    17a8:	882b      	ldrh	r3, [r5, #0]
    17aa:	121b      	asrs	r3, r3, #8
    17ac:	005b      	lsls	r3, r3, #1
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    17ae:	f003 0206 	and.w	r2, r3, #6
    17b2:	69e3      	ldr	r3, [r4, #28]
    17b4:	f013 0f04 	tst.w	r3, #4
    17b8:	d1fb      	bne.n	17b2 <_i2c_m_sync_transfer+0xce>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    17ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
    17bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    17c0:	4313      	orrs	r3, r2
				hri_sercomi2cm_write_ADDR_reg(hw,
    17c2:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    17c6:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    17c8:	69e3      	ldr	r3, [r4, #28]
    17ca:	f013 0f04 	tst.w	r3, #4
    17ce:	d1fb      	bne.n	17c8 <_i2c_m_sync_transfer+0xe4>
				msg->flags &= ~I2C_M_TEN;
    17d0:	886b      	ldrh	r3, [r5, #2]
    17d2:	b29b      	uxth	r3, r3
    17d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    17d8:	b29b      	uxth	r3, r3
    17da:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    17dc:	2000      	movs	r0, #0
    17de:	e06b      	b.n	18b8 <_i2c_m_sync_transfer+0x1d4>
				if (msg->len > 0) {
    17e0:	686b      	ldr	r3, [r5, #4]
    17e2:	2b00      	cmp	r3, #0
    17e4:	dd04      	ble.n	17f0 <_i2c_m_sync_transfer+0x10c>
					msg->flags |= I2C_M_FAIL;
    17e6:	886b      	ldrh	r3, [r5, #2]
    17e8:	b29b      	uxth	r3, r3
    17ea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    17ee:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    17f0:	886b      	ldrh	r3, [r5, #2]
    17f2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    17f6:	d108      	bne.n	180a <_i2c_m_sync_transfer+0x126>
				msg->flags &= ~I2C_M_BUSY;
    17f8:	886b      	ldrh	r3, [r5, #2]
    17fa:	b29b      	uxth	r3, r3
    17fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    1800:	b29b      	uxth	r3, r3
    1802:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    1804:	f06f 0001 	mvn.w	r0, #1
    1808:	e056      	b.n	18b8 <_i2c_m_sync_transfer+0x1d4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    180a:	6863      	ldr	r3, [r4, #4]
    180c:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    1810:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1812:	69e3      	ldr	r3, [r4, #28]
    1814:	f013 0f04 	tst.w	r3, #4
    1818:	d1fb      	bne.n	1812 <_i2c_m_sync_transfer+0x12e>
    181a:	e7ed      	b.n	17f8 <_i2c_m_sync_transfer+0x114>
			if (msg->len == 0) {
    181c:	6868      	ldr	r0, [r5, #4]
    181e:	b998      	cbnz	r0, 1848 <_i2c_m_sync_transfer+0x164>
				if (msg->flags & I2C_M_STOP) {
    1820:	886b      	ldrh	r3, [r5, #2]
    1822:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    1826:	d106      	bne.n	1836 <_i2c_m_sync_transfer+0x152>
				msg->flags &= ~I2C_M_BUSY;
    1828:	886b      	ldrh	r3, [r5, #2]
    182a:	b29b      	uxth	r3, r3
    182c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    1830:	b29b      	uxth	r3, r3
    1832:	806b      	strh	r3, [r5, #2]
    1834:	e040      	b.n	18b8 <_i2c_m_sync_transfer+0x1d4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    1836:	6863      	ldr	r3, [r4, #4]
    1838:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    183c:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    183e:	69e3      	ldr	r3, [r4, #28]
    1840:	f013 0f04 	tst.w	r3, #4
    1844:	d1fb      	bne.n	183e <_i2c_m_sync_transfer+0x15a>
    1846:	e7ef      	b.n	1828 <_i2c_m_sync_transfer+0x144>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    1848:	68ab      	ldr	r3, [r5, #8]
    184a:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    184c:	62a3      	str	r3, [r4, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    184e:	69e3      	ldr	r3, [r4, #28]
    1850:	f013 0f04 	tst.w	r3, #4
    1854:	d1fb      	bne.n	184e <_i2c_m_sync_transfer+0x16a>
				msg->buffer++;
    1856:	68ab      	ldr	r3, [r5, #8]
    1858:	3301      	adds	r3, #1
    185a:	60ab      	str	r3, [r5, #8]
				msg->len--;
    185c:	686b      	ldr	r3, [r5, #4]
    185e:	3b01      	subs	r3, #1
    1860:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    1862:	2000      	movs	r0, #0
    1864:	e028      	b.n	18b8 <_i2c_m_sync_transfer+0x1d4>
	} else if (flags & SB_FLAG) {
    1866:	f017 0f02 	tst.w	r7, #2
    186a:	f000 8083 	beq.w	1974 <_i2c_m_sync_transfer+0x290>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    186e:	6869      	ldr	r1, [r5, #4]
    1870:	2900      	cmp	r1, #0
    1872:	d077      	beq.n	1964 <_i2c_m_sync_transfer+0x280>
    1874:	f013 0f04 	tst.w	r3, #4
    1878:	d174      	bne.n	1964 <_i2c_m_sync_transfer+0x280>
			msg->len--;
    187a:	3901      	subs	r1, #1
    187c:	6069      	str	r1, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    187e:	b909      	cbnz	r1, 1884 <_i2c_m_sync_transfer+0x1a0>
    1880:	2a00      	cmp	r2, #0
    1882:	d055      	beq.n	1930 <_i2c_m_sync_transfer+0x24c>
    1884:	2901      	cmp	r1, #1
    1886:	d051      	beq.n	192c <_i2c_m_sync_transfer+0x248>
			if (msg->len == 0) {
    1888:	686b      	ldr	r3, [r5, #4]
    188a:	b94b      	cbnz	r3, 18a0 <_i2c_m_sync_transfer+0x1bc>
				if (msg->flags & I2C_M_STOP) {
    188c:	886b      	ldrh	r3, [r5, #2]
    188e:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    1892:	d156      	bne.n	1942 <_i2c_m_sync_transfer+0x25e>
				msg->flags &= ~I2C_M_BUSY;
    1894:	886b      	ldrh	r3, [r5, #2]
    1896:	b29b      	uxth	r3, r3
    1898:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    189c:	b29b      	uxth	r3, r3
    189e:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    18a0:	68aa      	ldr	r2, [r5, #8]
    18a2:	1c53      	adds	r3, r2, #1
    18a4:	60ab      	str	r3, [r5, #8]
    18a6:	69e3      	ldr	r3, [r4, #28]
    18a8:	f013 0f04 	tst.w	r3, #4
    18ac:	d1fb      	bne.n	18a6 <_i2c_m_sync_transfer+0x1c2>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    18ae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    18b0:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    18b2:	2302      	movs	r3, #2
    18b4:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    18b6:	2000      	movs	r0, #0
		ret = _sercom_i2c_sync_analyse_flags(hw, flags, &i2c_dev->service.msg);
    18b8:	4603      	mov	r3, r0
	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    18ba:	886a      	ldrh	r2, [r5, #2]
    18bc:	f412 7f80 	tst.w	r2, #256	; 0x100
    18c0:	d05a      	beq.n	1978 <_i2c_m_sync_transfer+0x294>
	void *   hw      = i2c_dev->hw;
    18c2:	6928      	ldr	r0, [r5, #16]
	uint32_t timeout = 65535;
    18c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    18c8:	7e03      	ldrb	r3, [r0, #24]
    18ca:	b2db      	uxtb	r3, r3
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    18cc:	461f      	mov	r7, r3
		if (timeout-- == 0) {
    18ce:	1e51      	subs	r1, r2, #1
    18d0:	2a00      	cmp	r2, #0
    18d2:	f43f af4a 	beq.w	176a <_i2c_m_sync_transfer+0x86>
    18d6:	460a      	mov	r2, r1
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    18d8:	f013 0f03 	tst.w	r3, #3
    18dc:	d0f4      	beq.n	18c8 <_i2c_m_sync_transfer+0x1e4>
	return I2C_OK;
    18de:	2000      	movs	r0, #0
		if (ret) {
    18e0:	2800      	cmp	r0, #0
    18e2:	f47f af45 	bne.w	1770 <_i2c_m_sync_transfer+0x8c>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    18e6:	6822      	ldr	r2, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    18e8:	f3c2 62c0 	ubfx	r2, r2, #27, #1
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    18ec:	69e3      	ldr	r3, [r4, #28]
    18ee:	f013 0f04 	tst.w	r3, #4
    18f2:	d1fb      	bne.n	18ec <_i2c_m_sync_transfer+0x208>
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    18f4:	8b63      	ldrh	r3, [r4, #26]
    18f6:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    18f8:	f017 0f01 	tst.w	r7, #1
    18fc:	d0b3      	beq.n	1866 <_i2c_m_sync_transfer+0x182>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    18fe:	f013 0f02 	tst.w	r3, #2
    1902:	f43f af4a 	beq.w	179a <_i2c_m_sync_transfer+0xb6>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    1906:	2201      	movs	r2, #1
    1908:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    190a:	886a      	ldrh	r2, [r5, #2]
    190c:	b292      	uxth	r2, r2
    190e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    1912:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    1914:	886a      	ldrh	r2, [r5, #2]
    1916:	b292      	uxth	r2, r2
    1918:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    191c:	b292      	uxth	r2, r2
    191e:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    1920:	f013 0f01 	tst.w	r3, #1
    1924:	d023      	beq.n	196e <_i2c_m_sync_transfer+0x28a>
				return I2C_ERR_BUS;
    1926:	f06f 0004 	mvn.w	r0, #4
    192a:	e7c5      	b.n	18b8 <_i2c_m_sync_transfer+0x1d4>
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    192c:	2a00      	cmp	r2, #0
    192e:	d0ab      	beq.n	1888 <_i2c_m_sync_transfer+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1930:	6863      	ldr	r3, [r4, #4]
    1932:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    1936:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1938:	69e3      	ldr	r3, [r4, #28]
    193a:	f013 0f04 	tst.w	r3, #4
    193e:	d1fb      	bne.n	1938 <_i2c_m_sync_transfer+0x254>
    1940:	e7a2      	b.n	1888 <_i2c_m_sync_transfer+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    1942:	6863      	ldr	r3, [r4, #4]
    1944:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    1948:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    194a:	69e3      	ldr	r3, [r4, #28]
    194c:	f013 0f04 	tst.w	r3, #4
    1950:	d1fb      	bne.n	194a <_i2c_m_sync_transfer+0x266>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    1952:	6863      	ldr	r3, [r4, #4]
    1954:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    1958:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    195a:	69e3      	ldr	r3, [r4, #28]
    195c:	f013 0f04 	tst.w	r3, #4
    1960:	d1fb      	bne.n	195a <_i2c_m_sync_transfer+0x276>
    1962:	e797      	b.n	1894 <_i2c_m_sync_transfer+0x1b0>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1964:	2302      	movs	r3, #2
    1966:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    1968:	f06f 0001 	mvn.w	r0, #1
    196c:	e7a4      	b.n	18b8 <_i2c_m_sync_transfer+0x1d4>
			return I2C_ERR_BAD_ADDRESS;
    196e:	f06f 0003 	mvn.w	r0, #3
    1972:	e7a1      	b.n	18b8 <_i2c_m_sync_transfer+0x1d4>
	return I2C_OK;
    1974:	2000      	movs	r0, #0
    1976:	e79f      	b.n	18b8 <_i2c_m_sync_transfer+0x1d4>
	return ret;
    1978:	4618      	mov	r0, r3
    197a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return I2C_ERR_BUSY;
    197e:	f06f 0005 	mvn.w	r0, #5
}
    1982:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1986:	bf00      	nop
    1988:	00000c1d 	.word	0x00000c1d
    198c:	00001355 	.word	0x00001355
    1990:	00005c4c 	.word	0x00005c4c

00001994 <_spi_m_dma_init>:
	}
}

int32_t _spi_m_dma_init(struct _spi_m_dma_dev *dev, void *const hw)
{
    1994:	b570      	push	{r4, r5, r6, lr}
    1996:	4605      	mov	r5, r0
    1998:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    199a:	4608      	mov	r0, r1
    199c:	4b50      	ldr	r3, [pc, #320]	; (1ae0 <_spi_m_dma_init+0x14c>)
    199e:	4798      	blx	r3
	for (i = 0; i < sizeof(sercomspi_regs) / sizeof(struct sercomspi_regs_cfg); i++) {
    19a0:	2300      	movs	r3, #0
    19a2:	2b00      	cmp	r3, #0
    19a4:	d072      	beq.n	1a8c <_spi_m_dma_init+0xf8>
	return NULL;
    19a6:	2600      	movs	r6, #0
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    19a8:	2d00      	cmp	r5, #0
    19aa:	d07b      	beq.n	1aa4 <_spi_m_dma_init+0x110>
    19ac:	2c00      	cmp	r4, #0
    19ae:	d077      	beq.n	1aa0 <_spi_m_dma_init+0x10c>
    19b0:	2001      	movs	r0, #1
    19b2:	f640 42b3 	movw	r2, #3251	; 0xcb3
    19b6:	494b      	ldr	r1, [pc, #300]	; (1ae4 <_spi_m_dma_init+0x150>)
    19b8:	4b4b      	ldr	r3, [pc, #300]	; (1ae8 <_spi_m_dma_init+0x154>)
    19ba:	4798      	blx	r3

	if (regs == NULL) {
    19bc:	2e00      	cmp	r6, #0
    19be:	f000 808b 	beq.w	1ad8 <_spi_m_dma_init+0x144>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    19c2:	69e3      	ldr	r3, [r4, #28]
		return ERR_INVALID_ARG;
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    19c4:	f013 0f01 	tst.w	r3, #1
    19c8:	d11d      	bne.n	1a06 <_spi_m_dma_init+0x72>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    19ca:	6833      	ldr	r3, [r6, #0]
    19cc:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    19d0:	69e3      	ldr	r3, [r4, #28]
    19d2:	f013 0f03 	tst.w	r3, #3
    19d6:	d1fb      	bne.n	19d0 <_spi_m_dma_init+0x3c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    19d8:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    19da:	f013 0f02 	tst.w	r3, #2
    19de:	d00b      	beq.n	19f8 <_spi_m_dma_init+0x64>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    19e0:	6823      	ldr	r3, [r4, #0]
    19e2:	f023 0302 	bic.w	r3, r3, #2
    19e6:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    19e8:	69e3      	ldr	r3, [r4, #28]
    19ea:	f013 0f03 	tst.w	r3, #3
    19ee:	d1fb      	bne.n	19e8 <_spi_m_dma_init+0x54>
    19f0:	69e3      	ldr	r3, [r4, #28]
    19f2:	f013 0f02 	tst.w	r3, #2
    19f6:	d1fb      	bne.n	19f0 <_spi_m_dma_init+0x5c>
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    19f8:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    19fc:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    19fe:	69e3      	ldr	r3, [r4, #28]
    1a00:	f013 0f03 	tst.w	r3, #3
    1a04:	d1fb      	bne.n	19fe <_spi_m_dma_init+0x6a>
    1a06:	69e3      	ldr	r3, [r4, #28]
    1a08:	f013 0f01 	tst.w	r3, #1
    1a0c:	d1fb      	bne.n	1a06 <_spi_m_dma_init+0x72>
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;
    1a0e:	602c      	str	r4, [r5, #0]
	ASSERT(hw && regs);
    1a10:	2c00      	cmp	r4, #0
    1a12:	d04b      	beq.n	1aac <_spi_m_dma_init+0x118>
    1a14:	2e00      	cmp	r6, #0
    1a16:	d047      	beq.n	1aa8 <_spi_m_dma_init+0x114>
    1a18:	2001      	movs	r0, #1
    1a1a:	f640 120a 	movw	r2, #2314	; 0x90a
    1a1e:	4931      	ldr	r1, [pc, #196]	; (1ae4 <_spi_m_dma_init+0x150>)
    1a20:	4b31      	ldr	r3, [pc, #196]	; (1ae8 <_spi_m_dma_init+0x154>)
    1a22:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    1a24:	6833      	ldr	r3, [r6, #0]
	hri_sercomspi_write_CTRLA_reg(
    1a26:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    1a2a:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    1a2e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    1a30:	69e3      	ldr	r3, [r4, #28]
    1a32:	f013 0f03 	tst.w	r3, #3
    1a36:	d1fb      	bne.n	1a30 <_spi_m_dma_init+0x9c>
	    (regs->ctrlb
    1a38:	6873      	ldr	r3, [r6, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    1a3a:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    1a3e:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    1a42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    1a46:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    1a48:	69e3      	ldr	r3, [r4, #28]
    1a4a:	f013 0f17 	tst.w	r3, #23
    1a4e:	d1fb      	bne.n	1a48 <_spi_m_dma_init+0xb4>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    1a50:	7b33      	ldrb	r3, [r6, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    1a52:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    1a54:	7b73      	ldrb	r3, [r6, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    1a56:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30

	_spi_load_regs_master(hw, regs);

	/* If enabled, initialize DMA rx channel */
	if (_spi_is_rx_dma_channel_enabled(hw)) {
    1a5a:	4620      	mov	r0, r4
    1a5c:	4b23      	ldr	r3, [pc, #140]	; (1aec <_spi_m_dma_init+0x158>)
    1a5e:	4798      	blx	r3
    1a60:	bb30      	cbnz	r0, 1ab0 <_spi_m_dma_init+0x11c>
		dev->resource->dma_cb.error         = _spi_dma_error_occured;
		dev->resource->dma_cb.suspend_done  = _spi_dma_suspend_complete;
		
	}
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, _spi_get_tx_dma_channel(hw));
    1a62:	4620      	mov	r0, r4
    1a64:	4b22      	ldr	r3, [pc, #136]	; (1af0 <_spi_m_dma_init+0x15c>)
    1a66:	4798      	blx	r3
    1a68:	4601      	mov	r1, r0
    1a6a:	f105 001c 	add.w	r0, r5, #28
    1a6e:	4b21      	ldr	r3, [pc, #132]	; (1af4 <_spi_m_dma_init+0x160>)
    1a70:	4798      	blx	r3
	dev->resource->back                 = dev;
    1a72:	69eb      	ldr	r3, [r5, #28]
    1a74:	60dd      	str	r5, [r3, #12]
	dev->resource->dma_cb.transfer_done = _spi_dma_tx_complete;
    1a76:	69eb      	ldr	r3, [r5, #28]
    1a78:	4a1f      	ldr	r2, [pc, #124]	; (1af8 <_spi_m_dma_init+0x164>)
    1a7a:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    1a7c:	69eb      	ldr	r3, [r5, #28]
    1a7e:	4a1f      	ldr	r2, [pc, #124]	; (1afc <_spi_m_dma_init+0x168>)
    1a80:	605a      	str	r2, [r3, #4]
	dev->resource->dma_cb.suspend_done  = _spi_dma_suspend_complete;
    1a82:	69eb      	ldr	r3, [r5, #28]
    1a84:	4a1e      	ldr	r2, [pc, #120]	; (1b00 <_spi_m_dma_init+0x16c>)
    1a86:	609a      	str	r2, [r3, #8]

	return ERR_NONE;
    1a88:	2000      	movs	r0, #0
    1a8a:	bd70      	pop	{r4, r5, r6, pc}
		if (sercomspi_regs[i].n == n) {
    1a8c:	2805      	cmp	r0, #5
    1a8e:	d002      	beq.n	1a96 <_spi_m_dma_init+0x102>
	for (i = 0; i < sizeof(sercomspi_regs) / sizeof(struct sercomspi_regs_cfg); i++) {
    1a90:	3301      	adds	r3, #1
    1a92:	b2db      	uxtb	r3, r3
    1a94:	e785      	b.n	19a2 <_spi_m_dma_init+0xe>
			return &sercomspi_regs[i];
    1a96:	eb03 1603 	add.w	r6, r3, r3, lsl #4
    1a9a:	4b1a      	ldr	r3, [pc, #104]	; (1b04 <_spi_m_dma_init+0x170>)
    1a9c:	441e      	add	r6, r3
    1a9e:	e783      	b.n	19a8 <_spi_m_dma_init+0x14>
	ASSERT(dev && hw);
    1aa0:	2000      	movs	r0, #0
    1aa2:	e786      	b.n	19b2 <_spi_m_dma_init+0x1e>
    1aa4:	2000      	movs	r0, #0
    1aa6:	e784      	b.n	19b2 <_spi_m_dma_init+0x1e>
	ASSERT(hw && regs);
    1aa8:	2000      	movs	r0, #0
    1aaa:	e7b6      	b.n	1a1a <_spi_m_dma_init+0x86>
    1aac:	2000      	movs	r0, #0
    1aae:	e7b4      	b.n	1a1a <_spi_m_dma_init+0x86>
		_dma_get_channel_resource(&dev->resource, _spi_get_rx_dma_channel(hw));
    1ab0:	4620      	mov	r0, r4
    1ab2:	4b15      	ldr	r3, [pc, #84]	; (1b08 <_spi_m_dma_init+0x174>)
    1ab4:	4798      	blx	r3
    1ab6:	4601      	mov	r1, r0
    1ab8:	f105 001c 	add.w	r0, r5, #28
    1abc:	4b0d      	ldr	r3, [pc, #52]	; (1af4 <_spi_m_dma_init+0x160>)
    1abe:	4798      	blx	r3
		dev->resource->back                 = dev;
    1ac0:	69eb      	ldr	r3, [r5, #28]
    1ac2:	60dd      	str	r5, [r3, #12]
		dev->resource->dma_cb.transfer_done = _spi_dma_rx_complete;
    1ac4:	69eb      	ldr	r3, [r5, #28]
    1ac6:	4a11      	ldr	r2, [pc, #68]	; (1b0c <_spi_m_dma_init+0x178>)
    1ac8:	601a      	str	r2, [r3, #0]
		dev->resource->dma_cb.error         = _spi_dma_error_occured;
    1aca:	69eb      	ldr	r3, [r5, #28]
    1acc:	4a0b      	ldr	r2, [pc, #44]	; (1afc <_spi_m_dma_init+0x168>)
    1ace:	605a      	str	r2, [r3, #4]
		dev->resource->dma_cb.suspend_done  = _spi_dma_suspend_complete;
    1ad0:	69eb      	ldr	r3, [r5, #28]
    1ad2:	4a0b      	ldr	r2, [pc, #44]	; (1b00 <_spi_m_dma_init+0x16c>)
    1ad4:	609a      	str	r2, [r3, #8]
    1ad6:	e7c4      	b.n	1a62 <_spi_m_dma_init+0xce>
		return ERR_INVALID_ARG;
    1ad8:	f06f 000c 	mvn.w	r0, #12
}
    1adc:	bd70      	pop	{r4, r5, r6, pc}
    1ade:	bf00      	nop
    1ae0:	000010f9 	.word	0x000010f9
    1ae4:	00005c4c 	.word	0x00005c4c
    1ae8:	00000c1d 	.word	0x00000c1d
    1aec:	000011c1 	.word	0x000011c1
    1af0:	000011a9 	.word	0x000011a9
    1af4:	00000f99 	.word	0x00000f99
    1af8:	00001215 	.word	0x00001215
    1afc:	00001221 	.word	0x00001221
    1b00:	00001209 	.word	0x00001209
    1b04:	00005c38 	.word	0x00005c38
    1b08:	000011d9 	.word	0x000011d9
    1b0c:	000011fd 	.word	0x000011fd

00001b10 <_spi_m_dma_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_dma_enable(struct _spi_m_dma_dev *dev)
{
    1b10:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    1b12:	4604      	mov	r4, r0
    1b14:	b168      	cbz	r0, 1b32 <_spi_m_dma_enable+0x22>
    1b16:	6803      	ldr	r3, [r0, #0]
    1b18:	b14b      	cbz	r3, 1b2e <_spi_m_dma_enable+0x1e>
    1b1a:	2001      	movs	r0, #1
    1b1c:	f640 42e1 	movw	r2, #3297	; 0xce1
    1b20:	4905      	ldr	r1, [pc, #20]	; (1b38 <_spi_m_dma_enable+0x28>)
    1b22:	4b06      	ldr	r3, [pc, #24]	; (1b3c <_spi_m_dma_enable+0x2c>)
    1b24:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
    1b26:	6820      	ldr	r0, [r4, #0]
    1b28:	4b05      	ldr	r3, [pc, #20]	; (1b40 <_spi_m_dma_enable+0x30>)
    1b2a:	4798      	blx	r3
}
    1b2c:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->prvt);
    1b2e:	2000      	movs	r0, #0
    1b30:	e7f4      	b.n	1b1c <_spi_m_dma_enable+0xc>
    1b32:	2000      	movs	r0, #0
    1b34:	e7f2      	b.n	1b1c <_spi_m_dma_enable+0xc>
    1b36:	bf00      	nop
    1b38:	00005c4c 	.word	0x00005c4c
    1b3c:	00000c1d 	.word	0x00000c1d
    1b40:	00001139 	.word	0x00001139

00001b44 <_spi_m_dma_register_callback>:

	return size;
}

void _spi_m_dma_register_callback(struct _spi_m_dma_dev *dev, enum _spi_dma_dev_cb_type type, _spi_dma_cb_t func)
{
    1b44:	b570      	push	{r4, r5, r6, lr}
    1b46:	4605      	mov	r5, r0
    1b48:	4614      	mov	r4, r2
	switch (type) {
    1b4a:	2903      	cmp	r1, #3
    1b4c:	d835      	bhi.n	1bba <_spi_m_dma_register_callback+0x76>
    1b4e:	e8df f001 	tbb	[pc, r1]
    1b52:	0d02      	.short	0x0d02
    1b54:	182a      	.short	0x182a
	case SPI_DEV_CB_DMA_TX:
		dev->callbacks.tx = func;
    1b56:	606a      	str	r2, [r5, #4]
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    1b58:	6800      	ldr	r0, [r0, #0]
    1b5a:	4b18      	ldr	r3, [pc, #96]	; (1bbc <_spi_m_dma_register_callback+0x78>)
    1b5c:	4798      	blx	r3
    1b5e:	1c22      	adds	r2, r4, #0
    1b60:	bf18      	it	ne
    1b62:	2201      	movne	r2, #1
    1b64:	2100      	movs	r1, #0
    1b66:	4b16      	ldr	r3, [pc, #88]	; (1bc0 <_spi_m_dma_register_callback+0x7c>)
    1b68:	4798      	blx	r3
		break;
    1b6a:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_RX:
		dev->callbacks.rx = func;
    1b6c:	60aa      	str	r2, [r5, #8]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    1b6e:	6800      	ldr	r0, [r0, #0]
    1b70:	4b14      	ldr	r3, [pc, #80]	; (1bc4 <_spi_m_dma_register_callback+0x80>)
    1b72:	4798      	blx	r3
    1b74:	1c22      	adds	r2, r4, #0
    1b76:	bf18      	it	ne
    1b78:	2201      	movne	r2, #1
    1b7a:	2100      	movs	r1, #0
    1b7c:	4b10      	ldr	r3, [pc, #64]	; (1bc0 <_spi_m_dma_register_callback+0x7c>)
    1b7e:	4798      	blx	r3
		break;
    1b80:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_ERROR:
		dev->callbacks.error = func;
    1b82:	612a      	str	r2, [r5, #16]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    1b84:	6800      	ldr	r0, [r0, #0]
    1b86:	4b0f      	ldr	r3, [pc, #60]	; (1bc4 <_spi_m_dma_register_callback+0x80>)
    1b88:	4798      	blx	r3
    1b8a:	3400      	adds	r4, #0
    1b8c:	bf18      	it	ne
    1b8e:	2401      	movne	r4, #1
    1b90:	4622      	mov	r2, r4
    1b92:	2101      	movs	r1, #1
    1b94:	4e0a      	ldr	r6, [pc, #40]	; (1bc0 <_spi_m_dma_register_callback+0x7c>)
    1b96:	47b0      	blx	r6
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    1b98:	6828      	ldr	r0, [r5, #0]
    1b9a:	4b08      	ldr	r3, [pc, #32]	; (1bbc <_spi_m_dma_register_callback+0x78>)
    1b9c:	4798      	blx	r3
    1b9e:	4622      	mov	r2, r4
    1ba0:	2101      	movs	r1, #1
    1ba2:	47b0      	blx	r6
		break;
    1ba4:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_SUSPEND:
		dev->callbacks.sus = func;
    1ba6:	60ea      	str	r2, [r5, #12]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_SUSPEND_CB, func != NULL);
    1ba8:	6800      	ldr	r0, [r0, #0]
    1baa:	4b06      	ldr	r3, [pc, #24]	; (1bc4 <_spi_m_dma_register_callback+0x80>)
    1bac:	4798      	blx	r3
    1bae:	1c22      	adds	r2, r4, #0
    1bb0:	bf18      	it	ne
    1bb2:	2201      	movne	r2, #1
    1bb4:	2102      	movs	r1, #2
    1bb6:	4b02      	ldr	r3, [pc, #8]	; (1bc0 <_spi_m_dma_register_callback+0x7c>)
    1bb8:	4798      	blx	r3
    1bba:	bd70      	pop	{r4, r5, r6, pc}
    1bbc:	000011a9 	.word	0x000011a9
    1bc0:	00000e4d 	.word	0x00000e4d
    1bc4:	000011d9 	.word	0x000011d9

00001bc8 <_spi_m_dma_transfer>:
	}
}

int32_t _spi_m_dma_transfer(struct _spi_m_dma_dev *dev, uint8_t const *txbuf, uint8_t *const rxbuf,
                            const uint16_t length)
{
    1bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1bcc:	4605      	mov	r5, r0
    1bce:	4689      	mov	r9, r1
    1bd0:	4690      	mov	r8, r2
    1bd2:	461f      	mov	r7, r3
	const struct sercomspi_regs_cfg *regs  = _spi_get_regs((uint32_t)dev->prvt);
    1bd4:	6804      	ldr	r4, [r0, #0]
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    1bd6:	4620      	mov	r0, r4
    1bd8:	4b33      	ldr	r3, [pc, #204]	; (1ca8 <_spi_m_dma_transfer+0xe0>)
    1bda:	4798      	blx	r3
	for (i = 0; i < sizeof(sercomspi_regs) / sizeof(struct sercomspi_regs_cfg); i++) {
    1bdc:	2300      	movs	r3, #0
    1bde:	2b00      	cmp	r3, #0
    1be0:	d03f      	beq.n	1c62 <_spi_m_dma_transfer+0x9a>
	return NULL;
    1be2:	f04f 0a00 	mov.w	sl, #0
	uint8_t                          rx_ch = _spi_get_rx_dma_channel(dev->prvt);
    1be6:	4620      	mov	r0, r4
    1be8:	4b30      	ldr	r3, [pc, #192]	; (1cac <_spi_m_dma_transfer+0xe4>)
    1bea:	4798      	blx	r3
    1bec:	4606      	mov	r6, r0
	uint8_t                          tx_ch = _spi_get_tx_dma_channel(dev->prvt);
    1bee:	4620      	mov	r0, r4
    1bf0:	4b2f      	ldr	r3, [pc, #188]	; (1cb0 <_spi_m_dma_transfer+0xe8>)
    1bf2:	4798      	blx	r3
    1bf4:	4604      	mov	r4, r0

	if (rxbuf) {
    1bf6:	f1b8 0f00 	cmp.w	r8, #0
    1bfa:	d03c      	beq.n	1c76 <_spi_m_dma_transfer+0xae>
		/* Enable spi rx */
		_spi_m_dma_rx_enable(dev);
    1bfc:	4628      	mov	r0, r5
    1bfe:	4b2d      	ldr	r3, [pc, #180]	; (1cb4 <_spi_m_dma_transfer+0xec>)
    1c00:	4798      	blx	r3
		_dma_set_source_address(rx_ch, (void *)_spi_m_get_source_for_dma(dev->prvt));
    1c02:	6828      	ldr	r0, [r5, #0]
    1c04:	4b2c      	ldr	r3, [pc, #176]	; (1cb8 <_spi_m_dma_transfer+0xf0>)
    1c06:	4798      	blx	r3
    1c08:	4601      	mov	r1, r0
    1c0a:	4630      	mov	r0, r6
    1c0c:	4b2b      	ldr	r3, [pc, #172]	; (1cbc <_spi_m_dma_transfer+0xf4>)
    1c0e:	4798      	blx	r3
		_dma_set_destination_address(rx_ch, rxbuf);
    1c10:	4641      	mov	r1, r8
    1c12:	4630      	mov	r0, r6
    1c14:	4b2a      	ldr	r3, [pc, #168]	; (1cc0 <_spi_m_dma_transfer+0xf8>)
    1c16:	4798      	blx	r3
		_dma_set_data_amount(rx_ch, length);
    1c18:	4639      	mov	r1, r7
    1c1a:	4630      	mov	r0, r6
    1c1c:	4b29      	ldr	r3, [pc, #164]	; (1cc4 <_spi_m_dma_transfer+0xfc>)
    1c1e:	4798      	blx	r3
		_dma_enable_transaction(rx_ch, false);
    1c20:	2100      	movs	r1, #0
    1c22:	4630      	mov	r0, r6
    1c24:	4b28      	ldr	r3, [pc, #160]	; (1cc8 <_spi_m_dma_transfer+0x100>)
    1c26:	4798      	blx	r3
	} else {
		/* Disable spi rx */
		_spi_m_dma_rx_disable(dev);
	}

	if (txbuf) {
    1c28:	f1b9 0f00 	cmp.w	r9, #0
    1c2c:	d027      	beq.n	1c7e <_spi_m_dma_transfer+0xb6>
		/* Enable spi tx */
		_dma_set_source_address(tx_ch, txbuf);
    1c2e:	4649      	mov	r1, r9
    1c30:	4620      	mov	r0, r4
    1c32:	4b22      	ldr	r3, [pc, #136]	; (1cbc <_spi_m_dma_transfer+0xf4>)
    1c34:	4798      	blx	r3
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    1c36:	6828      	ldr	r0, [r5, #0]
    1c38:	4b24      	ldr	r3, [pc, #144]	; (1ccc <_spi_m_dma_transfer+0x104>)
    1c3a:	4798      	blx	r3
    1c3c:	4601      	mov	r1, r0
    1c3e:	4620      	mov	r0, r4
    1c40:	4b1f      	ldr	r3, [pc, #124]	; (1cc0 <_spi_m_dma_transfer+0xf8>)
    1c42:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, true);
    1c44:	2101      	movs	r1, #1
    1c46:	4620      	mov	r0, r4
    1c48:	4b21      	ldr	r3, [pc, #132]	; (1cd0 <_spi_m_dma_transfer+0x108>)
    1c4a:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    1c4c:	4639      	mov	r1, r7
    1c4e:	4620      	mov	r0, r4
    1c50:	4b1c      	ldr	r3, [pc, #112]	; (1cc4 <_spi_m_dma_transfer+0xfc>)
    1c52:	4798      	blx	r3
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
		_dma_srcinc_enable(tx_ch, false);
		_dma_set_data_amount(tx_ch, length);
	}
	_dma_enable_transaction(tx_ch, false);
    1c54:	2100      	movs	r1, #0
    1c56:	4620      	mov	r0, r4
    1c58:	4b1b      	ldr	r3, [pc, #108]	; (1cc8 <_spi_m_dma_transfer+0x100>)
    1c5a:	4798      	blx	r3

	return ERR_NONE;
}
    1c5c:	2000      	movs	r0, #0
    1c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if (sercomspi_regs[i].n == n) {
    1c62:	2805      	cmp	r0, #5
    1c64:	d002      	beq.n	1c6c <_spi_m_dma_transfer+0xa4>
	for (i = 0; i < sizeof(sercomspi_regs) / sizeof(struct sercomspi_regs_cfg); i++) {
    1c66:	3301      	adds	r3, #1
    1c68:	b2db      	uxtb	r3, r3
    1c6a:	e7b8      	b.n	1bde <_spi_m_dma_transfer+0x16>
			return &sercomspi_regs[i];
    1c6c:	eb03 1a03 	add.w	sl, r3, r3, lsl #4
    1c70:	4b18      	ldr	r3, [pc, #96]	; (1cd4 <_spi_m_dma_transfer+0x10c>)
    1c72:	449a      	add	sl, r3
    1c74:	e7b7      	b.n	1be6 <_spi_m_dma_transfer+0x1e>
		_spi_m_dma_rx_disable(dev);
    1c76:	4628      	mov	r0, r5
    1c78:	4b17      	ldr	r3, [pc, #92]	; (1cd8 <_spi_m_dma_transfer+0x110>)
    1c7a:	4798      	blx	r3
    1c7c:	e7d4      	b.n	1c28 <_spi_m_dma_transfer+0x60>
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
    1c7e:	f10a 010e 	add.w	r1, sl, #14
    1c82:	4620      	mov	r0, r4
    1c84:	4b0d      	ldr	r3, [pc, #52]	; (1cbc <_spi_m_dma_transfer+0xf4>)
    1c86:	4798      	blx	r3
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    1c88:	6828      	ldr	r0, [r5, #0]
    1c8a:	4b10      	ldr	r3, [pc, #64]	; (1ccc <_spi_m_dma_transfer+0x104>)
    1c8c:	4798      	blx	r3
    1c8e:	4601      	mov	r1, r0
    1c90:	4620      	mov	r0, r4
    1c92:	4b0b      	ldr	r3, [pc, #44]	; (1cc0 <_spi_m_dma_transfer+0xf8>)
    1c94:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, false);
    1c96:	2100      	movs	r1, #0
    1c98:	4620      	mov	r0, r4
    1c9a:	4b0d      	ldr	r3, [pc, #52]	; (1cd0 <_spi_m_dma_transfer+0x108>)
    1c9c:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    1c9e:	4639      	mov	r1, r7
    1ca0:	4620      	mov	r0, r4
    1ca2:	4b08      	ldr	r3, [pc, #32]	; (1cc4 <_spi_m_dma_transfer+0xfc>)
    1ca4:	4798      	blx	r3
    1ca6:	e7d5      	b.n	1c54 <_spi_m_dma_transfer+0x8c>
    1ca8:	000010f9 	.word	0x000010f9
    1cac:	000011d9 	.word	0x000011d9
    1cb0:	000011a9 	.word	0x000011a9
    1cb4:	000015d5 	.word	0x000015d5
    1cb8:	0000119f 	.word	0x0000119f
    1cbc:	00000ed9 	.word	0x00000ed9
    1cc0:	00000ec9 	.word	0x00000ec9
    1cc4:	00000f05 	.word	0x00000f05
    1cc8:	00000f5d 	.word	0x00000f5d
    1ccc:	000011a3 	.word	0x000011a3
    1cd0:	00000ee9 	.word	0x00000ee9
    1cd4:	00005c38 	.word	0x00005c38
    1cd8:	00001609 	.word	0x00001609

00001cdc <TIMER_1_init>:
	};
}

static inline bool hri_tc_is_syncing(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    1cdc:	4b2f      	ldr	r3, [pc, #188]	; (1d9c <TIMER_1_init+0xc0>)
    1cde:	691b      	ldr	r3, [r3, #16]
 * \brief Initialize TC interface
 */
int8_t TIMER_1_init()
{

	if (!hri_tc_is_syncing(TC3, TC_SYNCBUSY_SWRST)) {
    1ce0:	f013 0f01 	tst.w	r3, #1
    1ce4:	d120      	bne.n	1d28 <TIMER_1_init+0x4c>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    1ce6:	4b2d      	ldr	r3, [pc, #180]	; (1d9c <TIMER_1_init+0xc0>)
    1ce8:	691b      	ldr	r3, [r3, #16]
    1cea:	f013 0f03 	tst.w	r3, #3
    1cee:	d1fa      	bne.n	1ce6 <TIMER_1_init+0xa>

static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t mask)
{
	uint32_t tmp;
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    1cf0:	4b2a      	ldr	r3, [pc, #168]	; (1d9c <TIMER_1_init+0xc0>)
    1cf2:	681b      	ldr	r3, [r3, #0]
		if (hri_tc_get_CTRLA_reg(TC3, TC_CTRLA_ENABLE)) {
    1cf4:	f013 0f02 	tst.w	r3, #2
    1cf8:	d00e      	beq.n	1d18 <TIMER_1_init+0x3c>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    1cfa:	4a28      	ldr	r2, [pc, #160]	; (1d9c <TIMER_1_init+0xc0>)
    1cfc:	6813      	ldr	r3, [r2, #0]
    1cfe:	f023 0302 	bic.w	r3, r3, #2
    1d02:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    1d04:	4b25      	ldr	r3, [pc, #148]	; (1d9c <TIMER_1_init+0xc0>)
    1d06:	691b      	ldr	r3, [r3, #16]
    1d08:	f013 0f03 	tst.w	r3, #3
    1d0c:	d1fa      	bne.n	1d04 <TIMER_1_init+0x28>
    1d0e:	4b23      	ldr	r3, [pc, #140]	; (1d9c <TIMER_1_init+0xc0>)
    1d10:	691b      	ldr	r3, [r3, #16]
    1d12:	f013 0f02 	tst.w	r3, #2
    1d16:	d1fa      	bne.n	1d0e <TIMER_1_init+0x32>
}

static inline void hri_tc_write_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    1d18:	2201      	movs	r2, #1
    1d1a:	4b20      	ldr	r3, [pc, #128]	; (1d9c <TIMER_1_init+0xc0>)
    1d1c:	601a      	str	r2, [r3, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    1d1e:	4b1f      	ldr	r3, [pc, #124]	; (1d9c <TIMER_1_init+0xc0>)
    1d20:	691b      	ldr	r3, [r3, #16]
    1d22:	f013 0f03 	tst.w	r3, #3
    1d26:	d1fa      	bne.n	1d1e <TIMER_1_init+0x42>
    1d28:	4b1c      	ldr	r3, [pc, #112]	; (1d9c <TIMER_1_init+0xc0>)
    1d2a:	691b      	ldr	r3, [r3, #16]
    1d2c:	f013 0f01 	tst.w	r3, #1
    1d30:	d1fa      	bne.n	1d28 <TIMER_1_init+0x4c>
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    1d32:	f44f 62a0 	mov.w	r2, #1280	; 0x500
    1d36:	4b19      	ldr	r3, [pc, #100]	; (1d9c <TIMER_1_init+0xc0>)
    1d38:	601a      	str	r2, [r3, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    1d3a:	4b18      	ldr	r3, [pc, #96]	; (1d9c <TIMER_1_init+0xc0>)
    1d3c:	691b      	ldr	r3, [r3, #16]
    1d3e:	f013 0f03 	tst.w	r3, #3
    1d42:	d1fa      	bne.n	1d3a <TIMER_1_init+0x5e>
	((Tc *)hw)->COUNT16.CTRLBSET.reg = data;
    1d44:	4b15      	ldr	r3, [pc, #84]	; (1d9c <TIMER_1_init+0xc0>)
    1d46:	2200      	movs	r2, #0
    1d48:	715a      	strb	r2, [r3, #5]
	((Tc *)hw)->COUNT16.CTRLBCLR.reg = ~data;
    1d4a:	22ff      	movs	r2, #255	; 0xff
    1d4c:	711a      	strb	r2, [r3, #4]
}

static inline void hri_tc_write_WAVE_reg(const void *const hw, hri_tc_wave_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    1d4e:	2201      	movs	r2, #1
    1d50:	731a      	strb	r2, [r3, #12]
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    1d52:	f643 5208 	movw	r2, #15624	; 0x3d08
    1d56:	839a      	strh	r2, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    1d58:	4b10      	ldr	r3, [pc, #64]	; (1d9c <TIMER_1_init+0xc0>)
    1d5a:	691b      	ldr	r3, [r3, #16]
    1d5c:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    1d60:	d1fa      	bne.n	1d58 <TIMER_1_init+0x7c>
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    1d62:	f641 0269 	movw	r2, #6249	; 0x1869
    1d66:	4b0d      	ldr	r3, [pc, #52]	; (1d9c <TIMER_1_init+0xc0>)
    1d68:	83da      	strh	r2, [r3, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    1d6a:	4b0c      	ldr	r3, [pc, #48]	; (1d9c <TIMER_1_init+0xc0>)
    1d6c:	691b      	ldr	r3, [r3, #16]
    1d6e:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    1d72:	d1fa      	bne.n	1d6a <TIMER_1_init+0x8e>
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    1d74:	4b09      	ldr	r3, [pc, #36]	; (1d9c <TIMER_1_init+0xc0>)
    1d76:	f44f 7280 	mov.w	r2, #256	; 0x100
    1d7a:	80da      	strh	r2, [r3, #6]
	((Tc *)hw)->COUNT16.INTENSET.reg = data;
    1d7c:	2221      	movs	r2, #33	; 0x21
    1d7e:	725a      	strb	r2, [r3, #9]
	((Tc *)hw)->COUNT16.INTENCLR.reg = ~data;
    1d80:	22de      	movs	r2, #222	; 0xde
    1d82:	721a      	strb	r2, [r3, #8]
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    1d84:	681a      	ldr	r2, [r3, #0]
	tmp |= value << TC_CTRLA_ENABLE_Pos;
    1d86:	f042 0202 	orr.w	r2, r2, #2
	((Tc *)hw)->COUNT16.CTRLA.reg = tmp;
    1d8a:	601a      	str	r2, [r3, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    1d8c:	4b03      	ldr	r3, [pc, #12]	; (1d9c <TIMER_1_init+0xc0>)
    1d8e:	691b      	ldr	r3, [r3, #16]
    1d90:	f013 0f03 	tst.w	r3, #3
    1d94:	d1fa      	bne.n	1d8c <TIMER_1_init+0xb0>
	                           | 1 << TC_INTENSET_OVF_Pos); /* Overflow Interrupt enable: enabled */

	hri_tc_write_CTRLA_ENABLE_bit(TC3, 1 << TC_CTRLA_ENABLE_Pos); /* Enable: enabled */

	return 0;
}
    1d96:	2000      	movs	r0, #0
    1d98:	4770      	bx	lr
    1d9a:	bf00      	nop
    1d9c:	4101c000 	.word	0x4101c000

00001da0 <TIMER_0_init>:
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    1da0:	4b29      	ldr	r3, [pc, #164]	; (1e48 <TIMER_0_init+0xa8>)
    1da2:	691b      	ldr	r3, [r3, #16]
 * \brief Initialize TC interface
 */
int8_t TIMER_0_init()
{

	if (!hri_tc_is_syncing(TC7, TC_SYNCBUSY_SWRST)) {
    1da4:	f013 0f01 	tst.w	r3, #1
    1da8:	d120      	bne.n	1dec <TIMER_0_init+0x4c>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    1daa:	4b27      	ldr	r3, [pc, #156]	; (1e48 <TIMER_0_init+0xa8>)
    1dac:	691b      	ldr	r3, [r3, #16]
    1dae:	f013 0f03 	tst.w	r3, #3
    1db2:	d1fa      	bne.n	1daa <TIMER_0_init+0xa>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    1db4:	4b24      	ldr	r3, [pc, #144]	; (1e48 <TIMER_0_init+0xa8>)
    1db6:	681b      	ldr	r3, [r3, #0]
		if (hri_tc_get_CTRLA_reg(TC7, TC_CTRLA_ENABLE)) {
    1db8:	f013 0f02 	tst.w	r3, #2
    1dbc:	d00e      	beq.n	1ddc <TIMER_0_init+0x3c>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    1dbe:	4a22      	ldr	r2, [pc, #136]	; (1e48 <TIMER_0_init+0xa8>)
    1dc0:	6813      	ldr	r3, [r2, #0]
    1dc2:	f023 0302 	bic.w	r3, r3, #2
    1dc6:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    1dc8:	4b1f      	ldr	r3, [pc, #124]	; (1e48 <TIMER_0_init+0xa8>)
    1dca:	691b      	ldr	r3, [r3, #16]
    1dcc:	f013 0f03 	tst.w	r3, #3
    1dd0:	d1fa      	bne.n	1dc8 <TIMER_0_init+0x28>
    1dd2:	4b1d      	ldr	r3, [pc, #116]	; (1e48 <TIMER_0_init+0xa8>)
    1dd4:	691b      	ldr	r3, [r3, #16]
    1dd6:	f013 0f02 	tst.w	r3, #2
    1dda:	d1fa      	bne.n	1dd2 <TIMER_0_init+0x32>
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    1ddc:	2201      	movs	r2, #1
    1dde:	4b1a      	ldr	r3, [pc, #104]	; (1e48 <TIMER_0_init+0xa8>)
    1de0:	601a      	str	r2, [r3, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    1de2:	4b19      	ldr	r3, [pc, #100]	; (1e48 <TIMER_0_init+0xa8>)
    1de4:	691b      	ldr	r3, [r3, #16]
    1de6:	f013 0f03 	tst.w	r3, #3
    1dea:	d1fa      	bne.n	1de2 <TIMER_0_init+0x42>
    1dec:	4b16      	ldr	r3, [pc, #88]	; (1e48 <TIMER_0_init+0xa8>)
    1dee:	691b      	ldr	r3, [r3, #16]
    1df0:	f013 0f01 	tst.w	r3, #1
    1df4:	d1fa      	bne.n	1dec <TIMER_0_init+0x4c>
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    1df6:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1dfa:	4b13      	ldr	r3, [pc, #76]	; (1e48 <TIMER_0_init+0xa8>)
    1dfc:	601a      	str	r2, [r3, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    1dfe:	4b12      	ldr	r3, [pc, #72]	; (1e48 <TIMER_0_init+0xa8>)
    1e00:	691b      	ldr	r3, [r3, #16]
    1e02:	f013 0f03 	tst.w	r3, #3
    1e06:	d1fa      	bne.n	1dfe <TIMER_0_init+0x5e>
	((Tc *)hw)->COUNT16.CTRLBSET.reg = data;
    1e08:	4b0f      	ldr	r3, [pc, #60]	; (1e48 <TIMER_0_init+0xa8>)
    1e0a:	2200      	movs	r2, #0
    1e0c:	715a      	strb	r2, [r3, #5]
	((Tc *)hw)->COUNT16.CTRLBCLR.reg = ~data;
    1e0e:	22ff      	movs	r2, #255	; 0xff
    1e10:	711a      	strb	r2, [r3, #4]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    1e12:	2201      	movs	r2, #1
    1e14:	731a      	strb	r2, [r3, #12]
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    1e16:	f641 0269 	movw	r2, #6249	; 0x1869
    1e1a:	839a      	strh	r2, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    1e1c:	4b0a      	ldr	r3, [pc, #40]	; (1e48 <TIMER_0_init+0xa8>)
    1e1e:	691b      	ldr	r3, [r3, #16]
    1e20:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    1e24:	d1fa      	bne.n	1e1c <TIMER_0_init+0x7c>
	((Tc *)hw)->COUNT16.INTENSET.reg = data;
    1e26:	4b08      	ldr	r3, [pc, #32]	; (1e48 <TIMER_0_init+0xa8>)
    1e28:	2201      	movs	r2, #1
    1e2a:	725a      	strb	r2, [r3, #9]
	((Tc *)hw)->COUNT16.INTENCLR.reg = ~data;
    1e2c:	22fe      	movs	r2, #254	; 0xfe
    1e2e:	721a      	strb	r2, [r3, #8]
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    1e30:	681a      	ldr	r2, [r3, #0]
	tmp |= value << TC_CTRLA_ENABLE_Pos;
    1e32:	f042 0202 	orr.w	r2, r2, #2
	((Tc *)hw)->COUNT16.CTRLA.reg = tmp;
    1e36:	601a      	str	r2, [r3, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    1e38:	4b03      	ldr	r3, [pc, #12]	; (1e48 <TIMER_0_init+0xa8>)
    1e3a:	691b      	ldr	r3, [r3, #16]
    1e3c:	f013 0f03 	tst.w	r3, #3
    1e40:	d1fa      	bne.n	1e38 <TIMER_0_init+0x98>
	                           | 1 << TC_INTENSET_OVF_Pos); /* Overflow Interrupt enable: enabled */

	hri_tc_write_CTRLA_ENABLE_bit(TC7, 1 << TC_CTRLA_ENABLE_Pos); /* Enable: enabled */

	return 0;
}
    1e42:	2000      	movs	r0, #0
    1e44:	4770      	bx	lr
    1e46:	bf00      	nop
    1e48:	43001800 	.word	0x43001800

00001e4c <SensorRowUpdate>:
	//timer_start(&TIMER_0);
};
*/

void SensorRowUpdate(uint8_t row_select, uint8_t output_mode_select)
{
    1e4c:	b570      	push	{r4, r5, r6, lr}
    1e4e:	460d      	mov	r5, r1
	switch(row_select){
    1e50:	2802      	cmp	r0, #2
    1e52:	d048      	beq.n	1ee6 <SensorRowUpdate+0x9a>
    1e54:	2803      	cmp	r0, #3
    1e56:	f000 8089 	beq.w	1f6c <SensorRowUpdate+0x120>
    1e5a:	2801      	cmp	r0, #1
    1e5c:	d000      	beq.n	1e60 <SensorRowUpdate+0x14>
    1e5e:	bd70      	pop	{r4, r5, r6, pc}
		case 1: ;
			
			update_struct_values(&sensorRow_Values_Left, &sensor1, &sensor4, &sensor7);
    1e60:	4c63      	ldr	r4, [pc, #396]	; (1ff0 <SensorRowUpdate+0x1a4>)
    1e62:	4b64      	ldr	r3, [pc, #400]	; (1ff4 <SensorRowUpdate+0x1a8>)
    1e64:	4a64      	ldr	r2, [pc, #400]	; (1ff8 <SensorRowUpdate+0x1ac>)
    1e66:	4965      	ldr	r1, [pc, #404]	; (1ffc <SensorRowUpdate+0x1b0>)
    1e68:	4620      	mov	r0, r4
    1e6a:	4e65      	ldr	r6, [pc, #404]	; (2000 <SensorRowUpdate+0x1b4>)
    1e6c:	47b0      	blx	r6
			mag_to_force(&sensorRow_Values_Left);
    1e6e:	4620      	mov	r0, r4
    1e70:	4b64      	ldr	r3, [pc, #400]	; (2004 <SensorRowUpdate+0x1b8>)
    1e72:	4798      	blx	r3
			//neuron_calc(&sensorRow_Values_1,&neuron1_normal,&neuron1_shear,&neuron2_normal,&neuron2_shear, &neuron3_normal,&neuron3_shear); for future implementation just a placeholder 
			//update_struct_values_neural(struct neuronRow_Values *neuron_row, struct neuron_pair *neuron_pair_top, struct neuron_pair *neuron_pair_middle, struct neuron_pair *neuron_pair_bottom); Placeholder for future implementation 
			
			BLDC_OUT->hall_top_x = sensorRow_Values_Left.b_x_top; //data7,8,9
    1e74:	4b64      	ldr	r3, [pc, #400]	; (2008 <SensorRowUpdate+0x1bc>)
    1e76:	681a      	ldr	r2, [r3, #0]
    1e78:	6821      	ldr	r1, [r4, #0]
    1e7a:	6011      	str	r1, [r2, #0]
			BLDC_OUT->hall_top_y = sensorRow_Values_Left.b_y_top;
    1e7c:	681b      	ldr	r3, [r3, #0]
    1e7e:	68e2      	ldr	r2, [r4, #12]
    1e80:	605a      	str	r2, [r3, #4]
			BLDC_OUT->hall_top_z = sensorRow_Values_Left.b_z_top;
    1e82:	69a2      	ldr	r2, [r4, #24]
    1e84:	609a      	str	r2, [r3, #8]
				
			BLDC_OUT->hall_middle_x = sensorRow_Values_Left.b_x_middle; //data4,5,6
    1e86:	6862      	ldr	r2, [r4, #4]
    1e88:	615a      	str	r2, [r3, #20]
			BLDC_OUT->hall_middle_y = sensorRow_Values_Left.b_y_middle;
    1e8a:	6922      	ldr	r2, [r4, #16]
    1e8c:	619a      	str	r2, [r3, #24]
			BLDC_OUT->hall_middle_z = sensorRow_Values_Left.b_z_middle;
    1e8e:	69e2      	ldr	r2, [r4, #28]
    1e90:	61da      	str	r2, [r3, #28]

				
			BLDC_OUT->hall_bottom_x = sensorRow_Values_Left.b_x_bottom; //data1,2,3
    1e92:	68a2      	ldr	r2, [r4, #8]
    1e94:	62da      	str	r2, [r3, #44]	; 0x2c
			BLDC_OUT->hall_bottom_y = sensorRow_Values_Left.b_y_bottom;
    1e96:	6962      	ldr	r2, [r4, #20]
    1e98:	631a      	str	r2, [r3, #48]	; 0x30
			BLDC_OUT->hall_bottom_z = sensorRow_Values_Left.b_z_bottom;
    1e9a:	6a22      	ldr	r2, [r4, #32]
    1e9c:	635a      	str	r2, [r3, #52]	; 0x34
			BLDC_OUT->hall_top_x = sensor7.data.x; //data7,8,9
			BLDC_OUT->hall_top_y = sensor7.data.y;
			BLDC_OUT->hall_top_z = sensor7.data.z;
			*/
			
			switch(output_mode_select){
    1e9e:	2d01      	cmp	r5, #1
    1ea0:	d005      	beq.n	1eae <SensorRowUpdate+0x62>
    1ea2:	2d02      	cmp	r5, #2
    1ea4:	d011      	beq.n	1eca <SensorRowUpdate+0x7e>
			}
			
			//mag_to_force(&sensorRow_Values_1, &sensor1, &sensor4, &sensor7);
			//neuron_calc(&sensorRow_Values_1,&neuron1_normal,&neuron1_shear,&neuron2_normal,&neuron2_shear, &neuron3_normal,&neuron3_shear);
			
			BLDC_OUT->hall_middle_temp = 1;
    1ea6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
    1eaa:	621a      	str	r2, [r3, #32]
			break;
    1eac:	bd70      	pop	{r4, r5, r6, pc}
					BLDC_OUT->neuron_top_normal = sensorRow_Values_Left.force_z_top;
    1eae:	4a50      	ldr	r2, [pc, #320]	; (1ff0 <SensorRowUpdate+0x1a4>)
    1eb0:	6c91      	ldr	r1, [r2, #72]	; 0x48
    1eb2:	60d9      	str	r1, [r3, #12]
					BLDC_OUT->neuron_top_shear = sensorRow_Values_Left.force_r_top;
    1eb4:	6d51      	ldr	r1, [r2, #84]	; 0x54
    1eb6:	6119      	str	r1, [r3, #16]
					BLDC_OUT->neuron_middle_normal = sensorRow_Values_Left.force_z_middle;
    1eb8:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
    1eba:	6259      	str	r1, [r3, #36]	; 0x24
					BLDC_OUT->neuron_middle_shear = sensorRow_Values_Left.force_r_middle;
    1ebc:	6d91      	ldr	r1, [r2, #88]	; 0x58
    1ebe:	6299      	str	r1, [r3, #40]	; 0x28
					BLDC_OUT->neuron_bottom_normal = sensorRow_Values_Left.force_z_bottom;
    1ec0:	6d11      	ldr	r1, [r2, #80]	; 0x50
    1ec2:	6399      	str	r1, [r3, #56]	; 0x38
					BLDC_OUT->neuron_bottom_shear = sensorRow_Values_Left.force_r_bottom;
    1ec4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    1ec6:	63da      	str	r2, [r3, #60]	; 0x3c
				break;
    1ec8:	e7ed      	b.n	1ea6 <SensorRowUpdate+0x5a>
				BLDC_OUT->neuron_top_normal = neuronRow_Values_Left.neuron_top_normal;
    1eca:	4a50      	ldr	r2, [pc, #320]	; (200c <SensorRowUpdate+0x1c0>)
    1ecc:	6811      	ldr	r1, [r2, #0]
    1ece:	60d9      	str	r1, [r3, #12]
				BLDC_OUT->neuron_top_shear = neuronRow_Values_Left.neuron_top_shear;
    1ed0:	6851      	ldr	r1, [r2, #4]
    1ed2:	6119      	str	r1, [r3, #16]
				BLDC_OUT->neuron_middle_normal = neuronRow_Values_Left.neuron_middle_normal;
    1ed4:	6891      	ldr	r1, [r2, #8]
    1ed6:	6259      	str	r1, [r3, #36]	; 0x24
				BLDC_OUT->neuron_middle_shear = neuronRow_Values_Left.neuron_middle_shear;
    1ed8:	68d1      	ldr	r1, [r2, #12]
    1eda:	6299      	str	r1, [r3, #40]	; 0x28
				BLDC_OUT->neuron_bottom_normal = neuronRow_Values_Left.neuron_bottom_normal;
    1edc:	6911      	ldr	r1, [r2, #16]
    1ede:	6399      	str	r1, [r3, #56]	; 0x38
				BLDC_OUT->neuron_bottom_shear = neuronRow_Values_Left.neuron_bottom_shear;
    1ee0:	6952      	ldr	r2, [r2, #20]
    1ee2:	63da      	str	r2, [r3, #60]	; 0x3c
				break;
    1ee4:	e7df      	b.n	1ea6 <SensorRowUpdate+0x5a>
		
		case 2: ;
			update_struct_values(&sensorRow_Values_Middle, &sensor2, &sensor5, &sensor8);
    1ee6:	4c4a      	ldr	r4, [pc, #296]	; (2010 <SensorRowUpdate+0x1c4>)
    1ee8:	4b4a      	ldr	r3, [pc, #296]	; (2014 <SensorRowUpdate+0x1c8>)
    1eea:	4a4b      	ldr	r2, [pc, #300]	; (2018 <SensorRowUpdate+0x1cc>)
    1eec:	494b      	ldr	r1, [pc, #300]	; (201c <SensorRowUpdate+0x1d0>)
    1eee:	4620      	mov	r0, r4
    1ef0:	4e43      	ldr	r6, [pc, #268]	; (2000 <SensorRowUpdate+0x1b4>)
    1ef2:	47b0      	blx	r6
			mag_to_force(&sensorRow_Values_Middle);
    1ef4:	4620      	mov	r0, r4
    1ef6:	4b43      	ldr	r3, [pc, #268]	; (2004 <SensorRowUpdate+0x1b8>)
    1ef8:	4798      	blx	r3
			//neuron_calc(&sensorRow_Values_1,&neuron1_normal,&neuron1_shear,&neuron2_normal,&neuron2_shear, &neuron3_normal,&neuron3_shear); for future implementation just a placeholder
			//update_struct_values_neural(struct neuronRow_Values *neuron_row, struct neuron_pair *neuron_pair_top, struct neuron_pair *neuron_pair_middle, struct neuron_pair *neuron_pair_bottom); Placeholder for future implementation
			
			BLDC_OUT->hall_top_x = sensorRow_Values_Middle.b_x_top; //data7,8,9
    1efa:	4b43      	ldr	r3, [pc, #268]	; (2008 <SensorRowUpdate+0x1bc>)
    1efc:	681a      	ldr	r2, [r3, #0]
    1efe:	6821      	ldr	r1, [r4, #0]
    1f00:	6011      	str	r1, [r2, #0]
			BLDC_OUT->hall_top_y = sensorRow_Values_Middle.b_y_top;
    1f02:	681b      	ldr	r3, [r3, #0]
    1f04:	68e2      	ldr	r2, [r4, #12]
    1f06:	605a      	str	r2, [r3, #4]
			BLDC_OUT->hall_top_z = sensorRow_Values_Middle.b_z_top;
    1f08:	69a2      	ldr	r2, [r4, #24]
    1f0a:	609a      	str	r2, [r3, #8]
			
			BLDC_OUT->hall_middle_x = sensorRow_Values_Middle.b_x_middle; //data4,5,6
    1f0c:	6862      	ldr	r2, [r4, #4]
    1f0e:	615a      	str	r2, [r3, #20]
			BLDC_OUT->hall_middle_y = sensorRow_Values_Middle.b_y_middle;
    1f10:	6922      	ldr	r2, [r4, #16]
    1f12:	619a      	str	r2, [r3, #24]
			BLDC_OUT->hall_middle_z = sensorRow_Values_Middle.b_z_middle;
    1f14:	69e2      	ldr	r2, [r4, #28]
    1f16:	61da      	str	r2, [r3, #28]

			
			BLDC_OUT->hall_bottom_x = sensorRow_Values_Middle.b_x_bottom; //data1,2,3
    1f18:	68a2      	ldr	r2, [r4, #8]
    1f1a:	62da      	str	r2, [r3, #44]	; 0x2c
			BLDC_OUT->hall_bottom_y = sensorRow_Values_Middle.b_y_bottom;
    1f1c:	6962      	ldr	r2, [r4, #20]
    1f1e:	631a      	str	r2, [r3, #48]	; 0x30
			BLDC_OUT->hall_bottom_z = sensorRow_Values_Middle.b_z_bottom;
    1f20:	6a22      	ldr	r2, [r4, #32]
    1f22:	635a      	str	r2, [r3, #52]	; 0x34
			
			switch(output_mode_select){
    1f24:	2d01      	cmp	r5, #1
    1f26:	d005      	beq.n	1f34 <SensorRowUpdate+0xe8>
    1f28:	2d02      	cmp	r5, #2
    1f2a:	d011      	beq.n	1f50 <SensorRowUpdate+0x104>
			BLDC_OUT->hall_top_z = sensor8.data.z;
		*/
			//mag_to_force(&sensorRow_Values_1, &sensor2, &sensor5, &sensor8);
			//neuron_calc(&sensorRow_Values_1,&neuron1_normal,&neuron1_shear,&neuron2_normal,&neuron2_shear, &neuron3_normal,&neuron3_shear);
			
			BLDC_OUT->hall_middle_temp = 2;
    1f2c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1f30:	621a      	str	r2, [r3, #32]
			break;
    1f32:	bd70      	pop	{r4, r5, r6, pc}
				BLDC_OUT->neuron_top_normal = sensorRow_Values_Middle.force_z_top;
    1f34:	4a36      	ldr	r2, [pc, #216]	; (2010 <SensorRowUpdate+0x1c4>)
    1f36:	6c91      	ldr	r1, [r2, #72]	; 0x48
    1f38:	60d9      	str	r1, [r3, #12]
				BLDC_OUT->neuron_top_shear = sensorRow_Values_Middle.force_r_top;
    1f3a:	6d51      	ldr	r1, [r2, #84]	; 0x54
    1f3c:	6119      	str	r1, [r3, #16]
				BLDC_OUT->neuron_middle_normal = sensorRow_Values_Middle.force_z_middle;
    1f3e:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
    1f40:	6259      	str	r1, [r3, #36]	; 0x24
				BLDC_OUT->neuron_middle_shear = sensorRow_Values_Middle.force_r_middle;
    1f42:	6d91      	ldr	r1, [r2, #88]	; 0x58
    1f44:	6299      	str	r1, [r3, #40]	; 0x28
				BLDC_OUT->neuron_bottom_normal = sensorRow_Values_Middle.force_z_bottom;
    1f46:	6d11      	ldr	r1, [r2, #80]	; 0x50
    1f48:	6399      	str	r1, [r3, #56]	; 0x38
				BLDC_OUT->neuron_bottom_shear = sensorRow_Values_Middle.force_r_bottom;
    1f4a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    1f4c:	63da      	str	r2, [r3, #60]	; 0x3c
				break;
    1f4e:	e7ed      	b.n	1f2c <SensorRowUpdate+0xe0>
				BLDC_OUT->neuron_top_normal = neuronRow_Values_Middle.neuron_top_normal;
    1f50:	4a33      	ldr	r2, [pc, #204]	; (2020 <SensorRowUpdate+0x1d4>)
    1f52:	6811      	ldr	r1, [r2, #0]
    1f54:	60d9      	str	r1, [r3, #12]
				BLDC_OUT->neuron_top_shear = neuronRow_Values_Middle.neuron_top_shear;
    1f56:	6851      	ldr	r1, [r2, #4]
    1f58:	6119      	str	r1, [r3, #16]
				BLDC_OUT->neuron_middle_normal = neuronRow_Values_Middle.neuron_middle_normal;
    1f5a:	6891      	ldr	r1, [r2, #8]
    1f5c:	6259      	str	r1, [r3, #36]	; 0x24
				BLDC_OUT->neuron_middle_shear = neuronRow_Values_Middle.neuron_middle_shear;
    1f5e:	68d1      	ldr	r1, [r2, #12]
    1f60:	6299      	str	r1, [r3, #40]	; 0x28
				BLDC_OUT->neuron_bottom_normal = neuronRow_Values_Middle.neuron_bottom_normal;
    1f62:	6911      	ldr	r1, [r2, #16]
    1f64:	6399      	str	r1, [r3, #56]	; 0x38
				BLDC_OUT->neuron_bottom_shear = neuronRow_Values_Middle.neuron_bottom_shear;
    1f66:	6952      	ldr	r2, [r2, #20]
    1f68:	63da      	str	r2, [r3, #60]	; 0x3c
				break;
    1f6a:	e7df      	b.n	1f2c <SensorRowUpdate+0xe0>
			
		case 3: ;
			update_struct_values(&sensorRow_Values_Right, &sensor3, &sensor6, &sensor9);
    1f6c:	4c2d      	ldr	r4, [pc, #180]	; (2024 <SensorRowUpdate+0x1d8>)
    1f6e:	4b2e      	ldr	r3, [pc, #184]	; (2028 <SensorRowUpdate+0x1dc>)
    1f70:	4a2e      	ldr	r2, [pc, #184]	; (202c <SensorRowUpdate+0x1e0>)
    1f72:	492f      	ldr	r1, [pc, #188]	; (2030 <SensorRowUpdate+0x1e4>)
    1f74:	4620      	mov	r0, r4
    1f76:	4e22      	ldr	r6, [pc, #136]	; (2000 <SensorRowUpdate+0x1b4>)
    1f78:	47b0      	blx	r6
			mag_to_force(&sensorRow_Values_Right);
    1f7a:	4620      	mov	r0, r4
    1f7c:	4b21      	ldr	r3, [pc, #132]	; (2004 <SensorRowUpdate+0x1b8>)
    1f7e:	4798      	blx	r3
			//neuron_calc(&sensorRow_Values_1,&neuron1_normal,&neuron1_shear,&neuron2_normal,&neuron2_shear, &neuron3_normal,&neuron3_shear); for future implementation just a placeholder
			//update_struct_values_neural(struct neuronRow_Values *neuron_row, struct neuron_pair *neuron_pair_top, struct neuron_pair *neuron_pair_middle, struct neuron_pair *neuron_pair_bottom); Placeholder for future implementation
			
			
			BLDC_OUT->hall_top_x = sensorRow_Values_Right.b_x_top; //data7,8,9
    1f80:	4b21      	ldr	r3, [pc, #132]	; (2008 <SensorRowUpdate+0x1bc>)
    1f82:	681a      	ldr	r2, [r3, #0]
    1f84:	6821      	ldr	r1, [r4, #0]
    1f86:	6011      	str	r1, [r2, #0]
			BLDC_OUT->hall_top_y = sensorRow_Values_Right.b_y_top;
    1f88:	681b      	ldr	r3, [r3, #0]
    1f8a:	68e2      	ldr	r2, [r4, #12]
    1f8c:	605a      	str	r2, [r3, #4]
			BLDC_OUT->hall_top_z = sensorRow_Values_Right.b_z_top;
    1f8e:	69a2      	ldr	r2, [r4, #24]
    1f90:	609a      	str	r2, [r3, #8]
			
			BLDC_OUT->hall_middle_x = sensorRow_Values_Right.b_x_middle; //data4,5,6
    1f92:	6862      	ldr	r2, [r4, #4]
    1f94:	615a      	str	r2, [r3, #20]
			BLDC_OUT->hall_middle_y = sensorRow_Values_Right.b_y_middle;
    1f96:	6922      	ldr	r2, [r4, #16]
    1f98:	619a      	str	r2, [r3, #24]
			BLDC_OUT->hall_middle_z = sensorRow_Values_Right.b_z_middle;
    1f9a:	69e2      	ldr	r2, [r4, #28]
    1f9c:	61da      	str	r2, [r3, #28]

			
			BLDC_OUT->hall_bottom_x = sensorRow_Values_Right.b_x_bottom; //data1,2,3
    1f9e:	68a2      	ldr	r2, [r4, #8]
    1fa0:	62da      	str	r2, [r3, #44]	; 0x2c
			BLDC_OUT->hall_bottom_y = sensorRow_Values_Right.b_y_bottom;
    1fa2:	6962      	ldr	r2, [r4, #20]
    1fa4:	631a      	str	r2, [r3, #48]	; 0x30
			BLDC_OUT->hall_bottom_z = sensorRow_Values_Right.b_z_bottom;
    1fa6:	6a22      	ldr	r2, [r4, #32]
    1fa8:	635a      	str	r2, [r3, #52]	; 0x34
			
			switch(output_mode_select){
    1faa:	2d01      	cmp	r5, #1
    1fac:	d004      	beq.n	1fb8 <SensorRowUpdate+0x16c>
    1fae:	2d02      	cmp	r5, #2
    1fb0:	d010      	beq.n	1fd4 <SensorRowUpdate+0x188>
			BLDC_OUT->hall_top_z = sensor9.data.z;
			*/
			//mag_to_force(&sensorRow_Values_1, &sensor3, &sensor6, &sensor9);
			//neuron_calc(&sensorRow_Values_1,&neuron1_normal,&neuron1_shear,&neuron2_normal,&neuron2_shear, &neuron3_normal,&neuron3_shear);
			
			BLDC_OUT->hall_middle_temp = 3;
    1fb2:	4a20      	ldr	r2, [pc, #128]	; (2034 <SensorRowUpdate+0x1e8>)
    1fb4:	621a      	str	r2, [r3, #32]
			break;
		}
};
    1fb6:	e752      	b.n	1e5e <SensorRowUpdate+0x12>
				BLDC_OUT->neuron_top_normal = sensorRow_Values_Right.force_z_top;
    1fb8:	4a1a      	ldr	r2, [pc, #104]	; (2024 <SensorRowUpdate+0x1d8>)
    1fba:	6c91      	ldr	r1, [r2, #72]	; 0x48
    1fbc:	60d9      	str	r1, [r3, #12]
				BLDC_OUT->neuron_top_shear = sensorRow_Values_Right.force_r_top;
    1fbe:	6d51      	ldr	r1, [r2, #84]	; 0x54
    1fc0:	6119      	str	r1, [r3, #16]
				BLDC_OUT->neuron_middle_normal = sensorRow_Values_Right.force_z_middle;
    1fc2:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
    1fc4:	6259      	str	r1, [r3, #36]	; 0x24
				BLDC_OUT->neuron_middle_shear = sensorRow_Values_Right.force_r_middle;
    1fc6:	6d91      	ldr	r1, [r2, #88]	; 0x58
    1fc8:	6299      	str	r1, [r3, #40]	; 0x28
				BLDC_OUT->neuron_bottom_normal = sensorRow_Values_Right.force_z_bottom;
    1fca:	6d11      	ldr	r1, [r2, #80]	; 0x50
    1fcc:	6399      	str	r1, [r3, #56]	; 0x38
				BLDC_OUT->neuron_bottom_shear = sensorRow_Values_Right.force_r_bottom;
    1fce:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    1fd0:	63da      	str	r2, [r3, #60]	; 0x3c
				break;
    1fd2:	e7ee      	b.n	1fb2 <SensorRowUpdate+0x166>
				BLDC_OUT->neuron_top_normal = neuronRow_Values_Right.neuron_top_normal;
    1fd4:	4a18      	ldr	r2, [pc, #96]	; (2038 <SensorRowUpdate+0x1ec>)
    1fd6:	6811      	ldr	r1, [r2, #0]
    1fd8:	60d9      	str	r1, [r3, #12]
				BLDC_OUT->neuron_top_shear = neuronRow_Values_Right.neuron_top_shear;
    1fda:	6851      	ldr	r1, [r2, #4]
    1fdc:	6119      	str	r1, [r3, #16]
				BLDC_OUT->neuron_middle_normal = neuronRow_Values_Right.neuron_middle_normal;
    1fde:	6891      	ldr	r1, [r2, #8]
    1fe0:	6259      	str	r1, [r3, #36]	; 0x24
				BLDC_OUT->neuron_middle_shear = neuronRow_Values_Right.neuron_middle_shear;
    1fe2:	68d1      	ldr	r1, [r2, #12]
    1fe4:	6299      	str	r1, [r3, #40]	; 0x28
				BLDC_OUT->neuron_bottom_normal = neuronRow_Values_Right.neuron_bottom_normal;
    1fe6:	6911      	ldr	r1, [r2, #16]
    1fe8:	6399      	str	r1, [r3, #56]	; 0x38
				BLDC_OUT->neuron_bottom_shear = neuronRow_Values_Right.neuron_bottom_shear;
    1fea:	6952      	ldr	r2, [r2, #20]
    1fec:	63da      	str	r2, [r3, #60]	; 0x3c
				break;
    1fee:	e7e0      	b.n	1fb2 <SensorRowUpdate+0x166>
    1ff0:	20000e04 	.word	0x20000e04
    1ff4:	20000a18 	.word	0x20000a18
    1ff8:	20000c88 	.word	0x20000c88
    1ffc:	20000ce0 	.word	0x20000ce0
    2000:	00002fe9 	.word	0x00002fe9
    2004:	00003091 	.word	0x00003091
    2008:	20000074 	.word	0x20000074
    200c:	20000ba0 	.word	0x20000ba0
    2010:	200009b8 	.word	0x200009b8
    2014:	20000d4c 	.word	0x20000d4c
    2018:	20000c28 	.word	0x20000c28
    201c:	20000dac 	.word	0x20000dac
    2020:	20000a78 	.word	0x20000a78
    2024:	20000a90 	.word	0x20000a90
    2028:	20000bcc 	.word	0x20000bcc
    202c:	20000af0 	.word	0x20000af0
    2030:	20000b48 	.word	0x20000b48
    2034:	40400000 	.word	0x40400000
    2038:	20000988 	.word	0x20000988

0000203c <main>:


int main(void)
{
    203c:	b580      	push	{r7, lr}
    203e:	b086      	sub	sp, #24
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    2040:	4b39      	ldr	r3, [pc, #228]	; (2128 <main+0xec>)
    2042:	4798      	blx	r3
	configure_ethercat_dma_descriptors();
    2044:	4b39      	ldr	r3, [pc, #228]	; (212c <main+0xf0>)
    2046:	4798      	blx	r3
	
	//Initialize I2C communication
	i2c_m_sync_get_io_descriptor(&I2C_0, &bmx_io);
    2048:	4e39      	ldr	r6, [pc, #228]	; (2130 <main+0xf4>)
    204a:	4c3a      	ldr	r4, [pc, #232]	; (2134 <main+0xf8>)
    204c:	4631      	mov	r1, r6
    204e:	4620      	mov	r0, r4
    2050:	4b39      	ldr	r3, [pc, #228]	; (2138 <main+0xfc>)
    2052:	4798      	blx	r3
	i2c_m_sync_enable(&I2C_0);
    2054:	4620      	mov	r0, r4
    2056:	4b39      	ldr	r3, [pc, #228]	; (213c <main+0x100>)
    2058:	4798      	blx	r3
    205a:	4c39      	ldr	r4, [pc, #228]	; (2140 <main+0x104>)
    205c:	2540      	movs	r5, #64	; 0x40
    205e:	6165      	str	r5, [r4, #20]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2060:	61a5      	str	r5, [r4, #24]
	// for testing purposes
	gpio_set_pin_level(TRG,false);
	gpio_set_pin_level(TRG,true);
	
	// Initialize Sensor Array
	SensorArray_Init(&sensor1,&sensor2,&sensor3,&sensor4,&sensor5,&sensor6,&sensor7,&sensor8,&sensor9,bmx_io);
    2062:	6833      	ldr	r3, [r6, #0]
    2064:	9305      	str	r3, [sp, #20]
    2066:	4e37      	ldr	r6, [pc, #220]	; (2144 <main+0x108>)
    2068:	9604      	str	r6, [sp, #16]
    206a:	4b37      	ldr	r3, [pc, #220]	; (2148 <main+0x10c>)
    206c:	9303      	str	r3, [sp, #12]
    206e:	4b37      	ldr	r3, [pc, #220]	; (214c <main+0x110>)
    2070:	9302      	str	r3, [sp, #8]
    2072:	4b37      	ldr	r3, [pc, #220]	; (2150 <main+0x114>)
    2074:	9301      	str	r3, [sp, #4]
    2076:	4b37      	ldr	r3, [pc, #220]	; (2154 <main+0x118>)
    2078:	9300      	str	r3, [sp, #0]
    207a:	4b37      	ldr	r3, [pc, #220]	; (2158 <main+0x11c>)
    207c:	4a37      	ldr	r2, [pc, #220]	; (215c <main+0x120>)
    207e:	4938      	ldr	r1, [pc, #224]	; (2160 <main+0x124>)
    2080:	4838      	ldr	r0, [pc, #224]	; (2164 <main+0x128>)
    2082:	4f39      	ldr	r7, [pc, #228]	; (2168 <main+0x12c>)
    2084:	47b8      	blx	r7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2086:	6165      	str	r5, [r4, #20]
	//neuron_init(&neuron1_normal,&neuron1_shear,&neuron2_normal,&neuron2_shear, &neuron3_normal,&neuron3_shear); Needs to be Implemented in future Version 

	gpio_set_pin_level(TRG,false);
	
	//Initialize ReadoutVariables
	new_data = false;
    2088:	2300      	movs	r3, #0
    208a:	4a38      	ldr	r2, [pc, #224]	; (216c <main+0x130>)
    208c:	7013      	strb	r3, [r2, #0]
	triggered = false;
    208e:	4a38      	ldr	r2, [pc, #224]	; (2170 <main+0x134>)
    2090:	7013      	strb	r3, [r2, #0]
	data_readout = false;
    2092:	4a38      	ldr	r2, [pc, #224]	; (2174 <main+0x138>)
    2094:	7013      	strb	r3, [r2, #0]
	wait_time = convDelayMicro(&sensor9);
    2096:	4630      	mov	r0, r6
    2098:	4b37      	ldr	r3, [pc, #220]	; (2178 <main+0x13c>)
    209a:	4798      	blx	r3
    209c:	4b37      	ldr	r3, [pc, #220]	; (217c <main+0x140>)
    209e:	8018      	strh	r0, [r3, #0]
    20a0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    20a4:	4b36      	ldr	r3, [pc, #216]	; (2180 <main+0x144>)
    20a6:	60da      	str	r2, [r3, #12]
	//TIMER_init(wait_time);
	NVIC_EnableIRQ(TC3_IRQn);
	selected_row = 2; //1 = left, 2 = middle, 3 = right
    20a8:	2202      	movs	r2, #2
    20aa:	4b36      	ldr	r3, [pc, #216]	; (2184 <main+0x148>)
    20ac:	701a      	strb	r2, [r3, #0]
	selected_output_mode = 1; //1 = Force, 2 = Neural Spikes
    20ae:	2201      	movs	r2, #1
    20b0:	4b35      	ldr	r3, [pc, #212]	; (2188 <main+0x14c>)
    20b2:	701a      	strb	r2, [r3, #0]
	/* Replace with your application code */
	while (1) {
		
		if (triggered == false)	{
    20b4:	4b2e      	ldr	r3, [pc, #184]	; (2170 <main+0x134>)
    20b6:	781b      	ldrb	r3, [r3, #0]
    20b8:	2b00      	cmp	r3, #0
    20ba:	d027      	beq.n	210c <main+0xd0>
			//triggerReadout_Prepare_Timer(50);
	//		timer_start(&TIMER_1);
			triggered = true;
			data_readout = false;
		}
		if(new_data == true && data_readout == false){	
    20bc:	4b2b      	ldr	r3, [pc, #172]	; (216c <main+0x130>)
    20be:	781b      	ldrb	r3, [r3, #0]
    20c0:	2b00      	cmp	r3, #0
    20c2:	d0f7      	beq.n	20b4 <main+0x78>
    20c4:	4b2b      	ldr	r3, [pc, #172]	; (2174 <main+0x138>)
    20c6:	781b      	ldrb	r3, [r3, #0]
    20c8:	2b00      	cmp	r3, #0
    20ca:	d1f3      	bne.n	20b4 <main+0x78>
			triggerReadoutArray(&sensor1,&sensor2,&sensor3,&sensor4,&sensor5,&sensor6,&sensor7,&sensor8,&sensor9,bmx_io);
    20cc:	4b18      	ldr	r3, [pc, #96]	; (2130 <main+0xf4>)
    20ce:	681b      	ldr	r3, [r3, #0]
    20d0:	9305      	str	r3, [sp, #20]
    20d2:	4b1c      	ldr	r3, [pc, #112]	; (2144 <main+0x108>)
    20d4:	9304      	str	r3, [sp, #16]
    20d6:	4b1c      	ldr	r3, [pc, #112]	; (2148 <main+0x10c>)
    20d8:	9303      	str	r3, [sp, #12]
    20da:	4b1c      	ldr	r3, [pc, #112]	; (214c <main+0x110>)
    20dc:	9302      	str	r3, [sp, #8]
    20de:	4b1c      	ldr	r3, [pc, #112]	; (2150 <main+0x114>)
    20e0:	9301      	str	r3, [sp, #4]
    20e2:	4b1c      	ldr	r3, [pc, #112]	; (2154 <main+0x118>)
    20e4:	9300      	str	r3, [sp, #0]
    20e6:	4b1c      	ldr	r3, [pc, #112]	; (2158 <main+0x11c>)
    20e8:	4a1c      	ldr	r2, [pc, #112]	; (215c <main+0x120>)
    20ea:	491d      	ldr	r1, [pc, #116]	; (2160 <main+0x124>)
    20ec:	481d      	ldr	r0, [pc, #116]	; (2164 <main+0x128>)
    20ee:	4c27      	ldr	r4, [pc, #156]	; (218c <main+0x150>)
    20f0:	47a0      	blx	r4
			SensorRowUpdate(selected_row, selected_output_mode); //must be modified later to allow readout of whole array - for loop where every row is selected once
    20f2:	4b25      	ldr	r3, [pc, #148]	; (2188 <main+0x14c>)
    20f4:	7819      	ldrb	r1, [r3, #0]
    20f6:	4b23      	ldr	r3, [pc, #140]	; (2184 <main+0x148>)
    20f8:	7818      	ldrb	r0, [r3, #0]
    20fa:	4b25      	ldr	r3, [pc, #148]	; (2190 <main+0x154>)
    20fc:	4798      	blx	r3
			new_data = false; 
    20fe:	2200      	movs	r2, #0
    2100:	4b1a      	ldr	r3, [pc, #104]	; (216c <main+0x130>)
    2102:	701a      	strb	r2, [r3, #0]
			data_readout = true;
    2104:	2201      	movs	r2, #1
    2106:	4b1b      	ldr	r3, [pc, #108]	; (2174 <main+0x138>)
    2108:	701a      	strb	r2, [r3, #0]
    210a:	e7d3      	b.n	20b4 <main+0x78>
			BLDC_OUT->hall_middle_temp = 0;
    210c:	4b21      	ldr	r3, [pc, #132]	; (2194 <main+0x158>)
    210e:	681b      	ldr	r3, [r3, #0]
    2110:	2200      	movs	r2, #0
    2112:	621a      	str	r2, [r3, #32]
			triggerSensor(50);
    2114:	2032      	movs	r0, #50	; 0x32
    2116:	4b20      	ldr	r3, [pc, #128]	; (2198 <main+0x15c>)
    2118:	4798      	blx	r3
			triggered = true;
    211a:	2201      	movs	r2, #1
    211c:	4b14      	ldr	r3, [pc, #80]	; (2170 <main+0x134>)
    211e:	701a      	strb	r2, [r3, #0]
			data_readout = false;
    2120:	2200      	movs	r2, #0
    2122:	4b14      	ldr	r3, [pc, #80]	; (2174 <main+0x138>)
    2124:	701a      	strb	r2, [r3, #0]
    2126:	e7c9      	b.n	20bc <main+0x80>
    2128:	000002d1 	.word	0x000002d1
    212c:	000007ad 	.word	0x000007ad
    2130:	20000a70 	.word	0x20000a70
    2134:	200003b0 	.word	0x200003b0
    2138:	00000aa1 	.word	0x00000aa1
    213c:	00000a85 	.word	0x00000a85
    2140:	41008000 	.word	0x41008000
    2144:	20000bcc 	.word	0x20000bcc
    2148:	20000d4c 	.word	0x20000d4c
    214c:	20000a18 	.word	0x20000a18
    2150:	20000af0 	.word	0x20000af0
    2154:	20000c28 	.word	0x20000c28
    2158:	20000c88 	.word	0x20000c88
    215c:	20000b48 	.word	0x20000b48
    2160:	20000dac 	.word	0x20000dac
    2164:	20000ce0 	.word	0x20000ce0
    2168:	00002ee5 	.word	0x00002ee5
    216c:	200009ac 	.word	0x200009ac
    2170:	20000c24 	.word	0x20000c24
    2174:	20000a75 	.word	0x20000a75
    2178:	00002975 	.word	0x00002975
    217c:	20000bb8 	.word	0x20000bb8
    2180:	e000e100 	.word	0xe000e100
    2184:	200009a0 	.word	0x200009a0
    2188:	20000d38 	.word	0x20000d38
    218c:	00002e39 	.word	0x00002e39
    2190:	00001e4d 	.word	0x00001e4d
    2194:	20000074 	.word	0x20000074
    2198:	00002df9 	.word	0x00002df9

0000219c <TC3_Handler>:
	}
}

void TC3_Handler(void){
	
	if (TC3->COUNT16.INTFLAG.bit.OVF){
    219c:	4b0d      	ldr	r3, [pc, #52]	; (21d4 <TC3_Handler+0x38>)
    219e:	7a9b      	ldrb	r3, [r3, #10]
    21a0:	f013 0f01 	tst.w	r3, #1
    21a4:	d10d      	bne.n	21c2 <TC3_Handler+0x26>
		TC3->COUNT16.INTFLAG.bit.OVF =1;
		triggered = false;
	}
	else if (TC3->COUNT16.INTFLAG.bit.MC1){
    21a6:	4b0b      	ldr	r3, [pc, #44]	; (21d4 <TC3_Handler+0x38>)
    21a8:	7a9b      	ldrb	r3, [r3, #10]
    21aa:	f013 0f20 	tst.w	r3, #32
    21ae:	d007      	beq.n	21c0 <TC3_Handler+0x24>
		TC3->COUNT16.INTFLAG.bit.MC1 =1;
    21b0:	4a08      	ldr	r2, [pc, #32]	; (21d4 <TC3_Handler+0x38>)
    21b2:	7a93      	ldrb	r3, [r2, #10]
    21b4:	f043 0320 	orr.w	r3, r3, #32
    21b8:	7293      	strb	r3, [r2, #10]
		new_data = true;
    21ba:	2201      	movs	r2, #1
    21bc:	4b06      	ldr	r3, [pc, #24]	; (21d8 <TC3_Handler+0x3c>)
    21be:	701a      	strb	r2, [r3, #0]
    21c0:	4770      	bx	lr
		TC3->COUNT16.INTFLAG.bit.OVF =1;
    21c2:	4a04      	ldr	r2, [pc, #16]	; (21d4 <TC3_Handler+0x38>)
    21c4:	7a93      	ldrb	r3, [r2, #10]
    21c6:	f043 0301 	orr.w	r3, r3, #1
    21ca:	7293      	strb	r3, [r2, #10]
		triggered = false;
    21cc:	2200      	movs	r2, #0
    21ce:	4b03      	ldr	r3, [pc, #12]	; (21dc <TC3_Handler+0x40>)
    21d0:	701a      	strb	r2, [r3, #0]
    21d2:	4770      	bx	lr
    21d4:	4101c000 	.word	0x4101c000
    21d8:	200009ac 	.word	0x200009ac
    21dc:	20000c24 	.word	0x20000c24

000021e0 <select_prefix>:
 
}

uint8_t select_prefix(struct MLX90393 *hall_sensor, int order_code_last_digit)
{
    switch(order_code_last_digit){
    21e0:	3901      	subs	r1, #1
    21e2:	2903      	cmp	r1, #3
    21e4:	d805      	bhi.n	21f2 <select_prefix+0x12>
    21e6:	e8df f001 	tbb	[pc, r1]
    21ea:	0602      	.short	0x0602
    21ec:	0c09      	.short	0x0c09
        case 1: 
          hall_sensor->I2C_prefix = I2C_PREFIX_011 << 2;
    21ee:	230c      	movs	r3, #12
    21f0:	7043      	strb	r3, [r0, #1]
        case 4: 
          hall_sensor->I2C_prefix = I2C_PREFIX_014 << 2;
          break;//I2C_PREFIX_014 << 1;
    }
    return hall_sensor->I2C_prefix;
}
    21f2:	7840      	ldrb	r0, [r0, #1]
    21f4:	4770      	bx	lr
          hall_sensor->I2C_prefix = I2C_PREFIX_012 << 2;
    21f6:	2310      	movs	r3, #16
    21f8:	7043      	strb	r3, [r0, #1]
          break;//I2C_PREFIX_012 << 2;
    21fa:	e7fa      	b.n	21f2 <select_prefix+0x12>
          hall_sensor->I2C_prefix = I2C_PREFIX_013 << 2;
    21fc:	2314      	movs	r3, #20
    21fe:	7043      	strb	r3, [r0, #1]
          break;//I2C_PREFIX_013 << 1;
    2200:	e7f7      	b.n	21f2 <select_prefix+0x12>
          hall_sensor->I2C_prefix = I2C_PREFIX_014 << 2;
    2202:	2318      	movs	r3, #24
    2204:	7043      	strb	r3, [r0, #1]
          break;//I2C_PREFIX_014 << 1;
    2206:	e7f4      	b.n	21f2 <select_prefix+0x12>

00002208 <i2c_m_sync_cmd_write_easy>:
  }
  return status;
}

int32_t i2c_m_sync_cmd_write_easy(struct io_descriptor *io, const uint8_t cmd, const uint8_t *const buf_answer, const uint16_t length_answer)
{
    2208:	b5f0      	push	{r4, r5, r6, r7, lr}
    220a:	b083      	sub	sp, #12
    220c:	4606      	mov	r6, r0
    220e:	4617      	mov	r7, r2
    2210:	461d      	mov	r5, r3
	int32_t ret;
	
	uint8_t buffer_write[1] = {cmd}; 
    2212:	ab02      	add	r3, sp, #8
    2214:	f803 1d04 	strb.w	r1, [r3, #-4]!
	ret = io_write(io, (uint8_t *)buffer_write, 1);
    2218:	2201      	movs	r2, #1
    221a:	4619      	mov	r1, r3
    221c:	4b0a      	ldr	r3, [pc, #40]	; (2248 <i2c_m_sync_cmd_write_easy+0x40>)
    221e:	4798      	blx	r3
	if (ret != 1) {return -1;}
    2220:	2801      	cmp	r0, #1
    2222:	d10d      	bne.n	2240 <i2c_m_sync_cmd_write_easy+0x38>
    2224:	4604      	mov	r4, r0
	
	ret = io_read(io, (uint8_t *)buf_answer,length_answer);
    2226:	462a      	mov	r2, r5
    2228:	4639      	mov	r1, r7
    222a:	4630      	mov	r0, r6
    222c:	4b07      	ldr	r3, [pc, #28]	; (224c <i2c_m_sync_cmd_write_easy+0x44>)
    222e:	4798      	blx	r3
	if (ret != length_answer) {return -1;}
    2230:	42a8      	cmp	r0, r5
    2232:	d102      	bne.n	223a <i2c_m_sync_cmd_write_easy+0x32>
		
	return 1;
}
    2234:	4620      	mov	r0, r4
    2236:	b003      	add	sp, #12
    2238:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (ret != length_answer) {return -1;}
    223a:	f04f 34ff 	mov.w	r4, #4294967295
    223e:	e7f9      	b.n	2234 <i2c_m_sync_cmd_write_easy+0x2c>
	if (ret != 1) {return -1;}
    2240:	f04f 34ff 	mov.w	r4, #4294967295
    2244:	e7f6      	b.n	2234 <i2c_m_sync_cmd_write_easy+0x2c>
    2246:	bf00      	nop
    2248:	00000aa9 	.word	0x00000aa9
    224c:	00000add 	.word	0x00000add

00002250 <sendCommand>:
{
    2250:	b530      	push	{r4, r5, lr}
    2252:	b083      	sub	sp, #12
    2254:	460d      	mov	r5, r1
    2256:	4614      	mov	r4, r2
  i2c_m_sync_set_slaveaddr(&I2C_0, hall_sensor->I2C_address, I2C_M_SEVEN);
    2258:	f44f 6200 	mov.w	r2, #2048	; 0x800
    225c:	7801      	ldrb	r1, [r0, #0]
    225e:	4808      	ldr	r0, [pc, #32]	; (2280 <sendCommand+0x30>)
    2260:	4b08      	ldr	r3, [pc, #32]	; (2284 <sendCommand+0x34>)
    2262:	4798      	blx	r3
  ret = i2c_m_sync_cmd_write_easy(io, cmd, (uint8_t *)buffer_answer, (uint16_t) 1);
    2264:	2301      	movs	r3, #1
    2266:	aa01      	add	r2, sp, #4
    2268:	4629      	mov	r1, r5
    226a:	4620      	mov	r0, r4
    226c:	4c06      	ldr	r4, [pc, #24]	; (2288 <sendCommand+0x38>)
    226e:	47a0      	blx	r4
  if (ret < 1) {return STATUS_ERROR;}
    2270:	2800      	cmp	r0, #0
    2272:	dd03      	ble.n	227c <sendCommand+0x2c>
  return buffer_answer[0];
    2274:	f89d 0004 	ldrb.w	r0, [sp, #4]
}
    2278:	b003      	add	sp, #12
    227a:	bd30      	pop	{r4, r5, pc}
  if (ret < 1) {return STATUS_ERROR;}
    227c:	20ff      	movs	r0, #255	; 0xff
    227e:	e7fb      	b.n	2278 <sendCommand+0x28>
    2280:	200003b0 	.word	0x200003b0
    2284:	00000a91 	.word	0x00000a91
    2288:	00002209 	.word	0x00002209

0000228c <i2c_m_sync_reg_read_easy>:

int32_t i2c_m_sync_reg_read_easy(struct io_descriptor *io, uint8_t cmd, uint8_t reg, const uint8_t *const buf_answer, const uint16_t length_answer)
{
    228c:	b570      	push	{r4, r5, r6, lr}
    228e:	b082      	sub	sp, #8
    2290:	4605      	mov	r5, r0
    2292:	461e      	mov	r6, r3
    2294:	f8bd 4018 	ldrh.w	r4, [sp, #24]
	int32_t ret;
	uint8_t buffer_write[2] = {0};
	buffer_write[0] = cmd;
    2298:	f88d 1004 	strb.w	r1, [sp, #4]
	buffer_write[1]	= reg;
    229c:	f88d 2005 	strb.w	r2, [sp, #5]
		
	ret = io_write(io, (uint8_t *)buffer_write, 2);
    22a0:	2202      	movs	r2, #2
    22a2:	a901      	add	r1, sp, #4
    22a4:	4b09      	ldr	r3, [pc, #36]	; (22cc <i2c_m_sync_reg_read_easy+0x40>)
    22a6:	4798      	blx	r3
	if (ret != 2) {return -1;}
    22a8:	2802      	cmp	r0, #2
    22aa:	d10c      	bne.n	22c6 <i2c_m_sync_reg_read_easy+0x3a>

	ret = io_read(io, (uint8_t *) buf_answer,length_answer);
    22ac:	4622      	mov	r2, r4
    22ae:	4631      	mov	r1, r6
    22b0:	4628      	mov	r0, r5
    22b2:	4b07      	ldr	r3, [pc, #28]	; (22d0 <i2c_m_sync_reg_read_easy+0x44>)
    22b4:	4798      	blx	r3
	if (ret != length_answer) {return -1;}
    22b6:	42a0      	cmp	r0, r4
    22b8:	d102      	bne.n	22c0 <i2c_m_sync_reg_read_easy+0x34>
	
	return 1;
    22ba:	2001      	movs	r0, #1
}
    22bc:	b002      	add	sp, #8
    22be:	bd70      	pop	{r4, r5, r6, pc}
	if (ret != length_answer) {return -1;}
    22c0:	f04f 30ff 	mov.w	r0, #4294967295
    22c4:	e7fa      	b.n	22bc <i2c_m_sync_reg_read_easy+0x30>
	if (ret != 2) {return -1;}
    22c6:	f04f 30ff 	mov.w	r0, #4294967295
    22ca:	e7f7      	b.n	22bc <i2c_m_sync_reg_read_easy+0x30>
    22cc:	00000aa9 	.word	0x00000aa9
    22d0:	00000add 	.word	0x00000add

000022d4 <i2c_m_sync_reg_write_easy>:

int32_t i2c_m_sync_reg_write_easy(struct io_descriptor *io, uint8_t cmd, uint16_t data, uint8_t reg, const uint8_t *const buf_answer)
{
    22d4:	b510      	push	{r4, lr}
    22d6:	b082      	sub	sp, #8
    22d8:	4604      	mov	r4, r0
	int32_t ret;

	uint8_t buffer_write[4] = {0};
	buffer_write[0] = cmd;
    22da:	f88d 1004 	strb.w	r1, [sp, #4]
	buffer_write[1] = (data & 0xff00) >> 8;
    22de:	0a11      	lsrs	r1, r2, #8
    22e0:	f88d 1005 	strb.w	r1, [sp, #5]
	buffer_write[2] = data & 0x00ff;
    22e4:	f88d 2006 	strb.w	r2, [sp, #6]
	buffer_write[3] = reg;
    22e8:	f88d 3007 	strb.w	r3, [sp, #7]
	
	ret = io_write(io, (uint8_t *)buffer_write, 4);
    22ec:	2204      	movs	r2, #4
    22ee:	eb0d 0102 	add.w	r1, sp, r2
    22f2:	4b09      	ldr	r3, [pc, #36]	; (2318 <i2c_m_sync_reg_write_easy+0x44>)
    22f4:	4798      	blx	r3
	if (ret != 4) {return -1;}
    22f6:	2804      	cmp	r0, #4
    22f8:	d10b      	bne.n	2312 <i2c_m_sync_reg_write_easy+0x3e>
		
	ret = io_read(io, (uint8_t *)buf_answer,1);
    22fa:	2201      	movs	r2, #1
    22fc:	9904      	ldr	r1, [sp, #16]
    22fe:	4620      	mov	r0, r4
    2300:	4b06      	ldr	r3, [pc, #24]	; (231c <i2c_m_sync_reg_write_easy+0x48>)
    2302:	4798      	blx	r3
	if (ret != 1) {return -1;}
    2304:	2801      	cmp	r0, #1
    2306:	d101      	bne.n	230c <i2c_m_sync_reg_write_easy+0x38>
	
	return 1;
		
}
    2308:	b002      	add	sp, #8
    230a:	bd10      	pop	{r4, pc}
	if (ret != 1) {return -1;}
    230c:	f04f 30ff 	mov.w	r0, #4294967295
    2310:	e7fa      	b.n	2308 <i2c_m_sync_reg_write_easy+0x34>
	if (ret != 4) {return -1;}
    2312:	f04f 30ff 	mov.w	r0, #4294967295
    2316:	e7f7      	b.n	2308 <i2c_m_sync_reg_write_easy+0x34>
    2318:	00000aa9 	.word	0x00000aa9
    231c:	00000add 	.word	0x00000add

00002320 <cache_invalidate>:


// cache functions
void cache_invalidate(struct MLX90393 *hall_sensor)
{
  hall_sensor->cache.dirty = ALL_DIRTY_MASK;
    2320:	2308      	movs	r3, #8
    2322:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    2326:	4770      	bx	lr

00002328 <initialize>:
void initialize(struct MLX90393 *hall_sensor) {
    2328:	b508      	push	{r3, lr}
    hall_sensor->I2C_prefix = 0;
    232a:	2200      	movs	r2, #0
    232c:	7042      	strb	r2, [r0, #1]
    hall_sensor->I2C_address = 0;
    232e:	7002      	strb	r2, [r0, #0]
    hall_sensor->gain_multipliers[0] = 5.f;
    2330:	4a0e      	ldr	r2, [pc, #56]	; (236c <initialize+0x44>)
    2332:	6082      	str	r2, [r0, #8]
    hall_sensor->gain_multipliers[1] = 4.f;
    2334:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
    2338:	60c2      	str	r2, [r0, #12]
    hall_sensor->gain_multipliers[2] = 3.f;
    233a:	4a0d      	ldr	r2, [pc, #52]	; (2370 <initialize+0x48>)
    233c:	6102      	str	r2, [r0, #16]
    hall_sensor->gain_multipliers[3] = 2.5f;
    233e:	4a0d      	ldr	r2, [pc, #52]	; (2374 <initialize+0x4c>)
    2340:	6142      	str	r2, [r0, #20]
    hall_sensor->gain_multipliers[4] = 2.f;
    2342:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2346:	6182      	str	r2, [r0, #24]
    hall_sensor->gain_multipliers[5] = 1.66666667f;
    2348:	4a0b      	ldr	r2, [pc, #44]	; (2378 <initialize+0x50>)
    234a:	61c2      	str	r2, [r0, #28]
    hall_sensor->gain_multipliers[6] = 1.33333333f;
    234c:	4a0b      	ldr	r2, [pc, #44]	; (237c <initialize+0x54>)
    234e:	6202      	str	r2, [r0, #32]
    hall_sensor->gain_multipliers[7] = 1.f;
    2350:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
    2354:	6242      	str	r2, [r0, #36]	; 0x24
    hall_sensor->base_xy_sens_hc0 = 0.196f;
    2356:	4a0a      	ldr	r2, [pc, #40]	; (2380 <initialize+0x58>)
    2358:	6282      	str	r2, [r0, #40]	; 0x28
    hall_sensor->base_z_sens_hc0 = 0.316f;
    235a:	4a0a      	ldr	r2, [pc, #40]	; (2384 <initialize+0x5c>)
    235c:	62c2      	str	r2, [r0, #44]	; 0x2c
    hall_sensor->base_xy_sens_hc0xc = 0.150f;
    235e:	4a0a      	ldr	r2, [pc, #40]	; (2388 <initialize+0x60>)
    2360:	6302      	str	r2, [r0, #48]	; 0x30
    hall_sensor->base_z_sens_hc0xc = 0.242f;
    2362:	4a0a      	ldr	r2, [pc, #40]	; (238c <initialize+0x64>)
    2364:	6342      	str	r2, [r0, #52]	; 0x34
    cache_invalidate(hall_sensor);
    2366:	4b0a      	ldr	r3, [pc, #40]	; (2390 <initialize+0x68>)
    2368:	4798      	blx	r3
    236a:	bd08      	pop	{r3, pc}
    236c:	40a00000 	.word	0x40a00000
    2370:	40400000 	.word	0x40400000
    2374:	40200000 	.word	0x40200000
    2378:	3fd55555 	.word	0x3fd55555
    237c:	3faaaaab 	.word	0x3faaaaab
    2380:	3e48b439 	.word	0x3e48b439
    2384:	3ea1cac1 	.word	0x3ea1cac1
    2388:	3e19999a 	.word	0x3e19999a
    238c:	3e77ced9 	.word	0x3e77ced9
    2390:	00002321 	.word	0x00002321

00002394 <cache_invalidate_address>:
}

void cache_invalidate_address(struct MLX90393 *hall_sensor, uint8_t address)
{
  hall_sensor->cache.dirty |= ALL_DIRTY_MASK & (1<<address);
    2394:	2301      	movs	r3, #1
    2396:	fa03 f101 	lsl.w	r1, r3, r1
    239a:	f001 0108 	and.w	r1, r1, #8
    239e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
    23a2:	4319      	orrs	r1, r3
    23a4:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
    23a8:	4770      	bx	lr

000023aa <cache_set>:
}

void cache_set(struct MLX90393 *hall_sensor, uint8_t address, uint16_t data){
  if (address < CACHESIZE){
    23aa:	2902      	cmp	r1, #2
    23ac:	d80c      	bhi.n	23c8 <cache_set+0x1e>
    hall_sensor->cache.reg[address] = data;
    23ae:	f101 031c 	add.w	r3, r1, #28
    23b2:	eb00 0343 	add.w	r3, r0, r3, lsl #1
    23b6:	805a      	strh	r2, [r3, #2]
    hall_sensor->cache.dirty &= ~(1 << address);
    23b8:	2301      	movs	r3, #1
    23ba:	408b      	lsls	r3, r1
    23bc:	f890 1038 	ldrb.w	r1, [r0, #56]	; 0x38
    23c0:	ea21 0103 	bic.w	r1, r1, r3
    23c4:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
    23c8:	4770      	bx	lr
	...

000023cc <readRegister>:
{
    23cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    23ce:	b085      	sub	sp, #20
    23d0:	4604      	mov	r4, r0
    23d2:	460d      	mov	r5, r1
    23d4:	4617      	mov	r7, r2
    23d6:	461e      	mov	r6, r3
  i2c_m_sync_set_slaveaddr(&I2C_0, hall_sensor->I2C_address, I2C_M_SEVEN);
    23d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
    23dc:	7801      	ldrb	r1, [r0, #0]
    23de:	4810      	ldr	r0, [pc, #64]	; (2420 <readRegister+0x54>)
    23e0:	4b10      	ldr	r3, [pc, #64]	; (2424 <readRegister+0x58>)
    23e2:	4798      	blx	r3
  uint8_t reg_adress = (address & 0x3f)<<2;
    23e4:	00aa      	lsls	r2, r5, #2
  ret = i2c_m_sync_reg_read_easy(io, cmd, reg_adress, (uint8_t *)buffer, (uint16_t) 3);
    23e6:	2303      	movs	r3, #3
    23e8:	9300      	str	r3, [sp, #0]
    23ea:	ab03      	add	r3, sp, #12
    23ec:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    23f0:	2150      	movs	r1, #80	; 0x50
    23f2:	4630      	mov	r0, r6
    23f4:	4e0c      	ldr	r6, [pc, #48]	; (2428 <readRegister+0x5c>)
    23f6:	47b0      	blx	r6
  if (ret < 1) {return STATUS_ERROR;}
    23f8:	2800      	cmp	r0, #0
    23fa:	dc03      	bgt.n	2404 <readRegister+0x38>
    23fc:	26ff      	movs	r6, #255	; 0xff
}
    23fe:	4630      	mov	r0, r6
    2400:	b005      	add	sp, #20
    2402:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint8_t status = buffer[0];
    2404:	f89d 600c 	ldrb.w	r6, [sp, #12]
  uint8_t b_h = buffer[1];
    2408:	f89d 300d 	ldrb.w	r3, [sp, #13]
  uint8_t b_l = buffer[2];
    240c:	f89d 200e 	ldrb.w	r2, [sp, #14]
  *(data) = ((uint16_t) b_h <<8) | b_l;
    2410:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    2414:	803a      	strh	r2, [r7, #0]
  cache_set(hall_sensor, address, *(data));
    2416:	4629      	mov	r1, r5
    2418:	4620      	mov	r0, r4
    241a:	4b04      	ldr	r3, [pc, #16]	; (242c <readRegister+0x60>)
    241c:	4798      	blx	r3
  return status;
    241e:	e7ee      	b.n	23fe <readRegister+0x32>
    2420:	200003b0 	.word	0x200003b0
    2424:	00000a91 	.word	0x00000a91
    2428:	0000228d 	.word	0x0000228d
    242c:	000023ab 	.word	0x000023ab

00002430 <reset>:
}

//sensor commands 

uint8_t reset(struct MLX90393 *hall_sensor, struct io_descriptor *io)
{
    2430:	b538      	push	{r3, r4, r5, lr}
    2432:	4604      	mov	r4, r0
    2434:	460d      	mov	r5, r1
  cache_invalidate(hall_sensor);
    2436:	4b06      	ldr	r3, [pc, #24]	; (2450 <reset+0x20>)
    2438:	4798      	blx	r3

  uint8_t status = sendCommand(hall_sensor, CMD_RESET, io);
    243a:	462a      	mov	r2, r5
    243c:	21f0      	movs	r1, #240	; 0xf0
    243e:	4620      	mov	r0, r4
    2440:	4b04      	ldr	r3, [pc, #16]	; (2454 <reset+0x24>)
    2442:	4798      	blx	r3
    2444:	4604      	mov	r4, r0
  //Device now resets. We must give it time to complete
  delay_ms(3);
    2446:	2003      	movs	r0, #3
    2448:	4b03      	ldr	r3, [pc, #12]	; (2458 <reset+0x28>)
    244a:	4798      	blx	r3
  // POR is 1.6ms max. Software reset time limit is not specified.
  // 2ms was found to be good.

  return status;
}
    244c:	4620      	mov	r0, r4
    244e:	bd38      	pop	{r3, r4, r5, pc}
    2450:	00002321 	.word	0x00002321
    2454:	00002251 	.word	0x00002251
    2458:	000009c5 	.word	0x000009c5

0000245c <exit_command>:
{
  return sendCommand(hall_sensor, CMD_NOP, io);
}

uint8_t exit_command(struct MLX90393 *hall_sensor, struct io_descriptor *io)
{
    245c:	b508      	push	{r3, lr}
  return sendCommand(hall_sensor, CMD_EXIT, io);
    245e:	460a      	mov	r2, r1
    2460:	2180      	movs	r1, #128	; 0x80
    2462:	4b01      	ldr	r3, [pc, #4]	; (2468 <exit_command+0xc>)
    2464:	4798      	blx	r3
  delay_ms(2);
}
    2466:	bd08      	pop	{r3, pc}
    2468:	00002251 	.word	0x00002251

0000246c <readMeasurement>:
  uint8_t cmd = CMD_START_MEASUREMENT | (zyxt_flags & 0xf);
  return sendCommand(hall_sensor, cmd, io);
}

uint8_t readMeasurement(struct MLX90393 *hall_sensor, uint8_t zyxt_flags, struct io_descriptor *io)
{
    246c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2470:	b084      	sub	sp, #16
    2472:	4605      	mov	r5, r0
    2474:	460c      	mov	r4, r1
    2476:	4690      	mov	r8, r2
  uint8_t cmd = CMD_READ_MEASUREMENT | (zyxt_flags & 0xf);
    2478:	f001 060f 	and.w	r6, r1, #15
    247c:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  
  i2c_m_sync_set_slaveaddr(&I2C_0, hall_sensor->I2C_address, I2C_M_SEVEN);
    2480:	f44f 6200 	mov.w	r2, #2048	; 0x800
    2484:	7801      	ldrb	r1, [r0, #0]
    2486:	483d      	ldr	r0, [pc, #244]	; (257c <readMeasurement+0x110>)
    2488:	4b3d      	ldr	r3, [pc, #244]	; (2580 <readMeasurement+0x114>)
    248a:	4798      	blx	r3

  int32_t ret;

  uint8_t buffer[9];
  uint8_t count = 1 + (((zyxt_flags & Z_FLAG)?2:0) +
    248c:	f014 0908 	ands.w	r9, r4, #8
    2490:	d05b      	beq.n	254a <readMeasurement+0xde>
    2492:	2302      	movs	r3, #2
    2494:	f014 0a04 	ands.w	sl, r4, #4
    2498:	d059      	beq.n	254e <readMeasurement+0xe2>
    249a:	2202      	movs	r2, #2
    249c:	4413      	add	r3, r2
                       ((zyxt_flags & Y_FLAG)?2:0) +
                       ((zyxt_flags & X_FLAG)?2:0) +
    249e:	f004 0702 	and.w	r7, r4, #2
                       ((zyxt_flags & Y_FLAG)?2:0) +
    24a2:	443b      	add	r3, r7
    24a4:	b2da      	uxtb	r2, r3
                       ((zyxt_flags & X_FLAG)?2:0) +
    24a6:	f014 0401 	ands.w	r4, r4, #1
    24aa:	d052      	beq.n	2552 <readMeasurement+0xe6>
    24ac:	2302      	movs	r3, #2
    24ae:	4413      	add	r3, r2
    24b0:	b2db      	uxtb	r3, r3
  uint8_t count = 1 + (((zyxt_flags & Z_FLAG)?2:0) +
    24b2:	3301      	adds	r3, #1
                       ((zyxt_flags & T_FLAG)?2:0) );

    ret = i2c_m_sync_cmd_write_easy(io, cmd, (uint8_t *)buffer, (uint16_t) count);
    24b4:	b2db      	uxtb	r3, r3
    24b6:	aa01      	add	r2, sp, #4
    24b8:	4631      	mov	r1, r6
    24ba:	4640      	mov	r0, r8
    24bc:	4e31      	ldr	r6, [pc, #196]	; (2584 <readMeasurement+0x118>)
    24be:	47b0      	blx	r6
    
    if (ret < 1) {return STATUS_ERROR;}
    24c0:	2800      	cmp	r0, #0
    24c2:	dd59      	ble.n	2578 <readMeasurement+0x10c>

  uint8_t i = 1;
  if (zyxt_flags & T_FLAG){
    24c4:	2c00      	cmp	r4, #0
    24c6:	d046      	beq.n	2556 <readMeasurement+0xea>
    hall_sensor->dataRaw.t =  ((uint16_t) buffer[i] <<8) | buffer[i+1];
    24c8:	f89d 2005 	ldrb.w	r2, [sp, #5]
    24cc:	f89d 3006 	ldrb.w	r3, [sp, #6]
    24d0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    24d4:	f8a5 3040 	strh.w	r3, [r5, #64]	; 0x40
    i += 2;
    24d8:	2303      	movs	r3, #3
  } else {
    hall_sensor->dataRaw.t = 0;
  }
  if (zyxt_flags & X_FLAG){
    24da:	2f00      	cmp	r7, #0
    24dc:	d040      	beq.n	2560 <readMeasurement+0xf4>
    hall_sensor->dataRaw.x =  ((uint16_t) buffer[i] <<8) | buffer[i+1];
    24de:	aa04      	add	r2, sp, #16
    24e0:	441a      	add	r2, r3
    24e2:	f812 0c0c 	ldrb.w	r0, [r2, #-12]
    24e6:	1c59      	adds	r1, r3, #1
    24e8:	aa04      	add	r2, sp, #16
    24ea:	4411      	add	r1, r2
    24ec:	f811 2c0c 	ldrb.w	r2, [r1, #-12]
    24f0:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
    24f4:	f8a5 2042 	strh.w	r2, [r5, #66]	; 0x42
    i += 2;
    24f8:	3302      	adds	r3, #2
    24fa:	b2db      	uxtb	r3, r3
  } else {
    hall_sensor->dataRaw.x = 0;
  }
  if (zyxt_flags & Y_FLAG){
    24fc:	f1ba 0f00 	cmp.w	sl, #0
    2500:	d032      	beq.n	2568 <readMeasurement+0xfc>
    hall_sensor->dataRaw.y =  ((uint16_t) buffer[i] <<8) | buffer[i+1];
    2502:	aa04      	add	r2, sp, #16
    2504:	441a      	add	r2, r3
    2506:	f812 0c0c 	ldrb.w	r0, [r2, #-12]
    250a:	1c59      	adds	r1, r3, #1
    250c:	aa04      	add	r2, sp, #16
    250e:	4411      	add	r1, r2
    2510:	f811 2c0c 	ldrb.w	r2, [r1, #-12]
    2514:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
    2518:	f8a5 2044 	strh.w	r2, [r5, #68]	; 0x44
    i += 2;
    251c:	3302      	adds	r3, #2
    251e:	b2db      	uxtb	r3, r3
  } else {
    hall_sensor->dataRaw.y = 0;
  }
  if (zyxt_flags & Z_FLAG){
    2520:	f1b9 0f00 	cmp.w	r9, #0
    2524:	d024      	beq.n	2570 <readMeasurement+0x104>
    hall_sensor->dataRaw.z =  ((uint16_t) buffer[i] <<8) | buffer[i+1];
    2526:	aa04      	add	r2, sp, #16
    2528:	441a      	add	r2, r3
    252a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
    252e:	3301      	adds	r3, #1
    2530:	a904      	add	r1, sp, #16
    2532:	440b      	add	r3, r1
    2534:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    2538:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    253c:	f8a5 3046 	strh.w	r3, [r5, #70]	; 0x46
    i += 2;
  } else {
    hall_sensor->dataRaw.z = 0;
  }

  return buffer[0];
    2540:	f89d 0004 	ldrb.w	r0, [sp, #4]
}
    2544:	b004      	add	sp, #16
    2546:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  uint8_t count = 1 + (((zyxt_flags & Z_FLAG)?2:0) +
    254a:	2300      	movs	r3, #0
    254c:	e7a2      	b.n	2494 <readMeasurement+0x28>
    254e:	2200      	movs	r2, #0
    2550:	e7a4      	b.n	249c <readMeasurement+0x30>
                       ((zyxt_flags & X_FLAG)?2:0) +
    2552:	2300      	movs	r3, #0
    2554:	e7ab      	b.n	24ae <readMeasurement+0x42>
    hall_sensor->dataRaw.t = 0;
    2556:	2300      	movs	r3, #0
    2558:	f8a5 3040 	strh.w	r3, [r5, #64]	; 0x40
  uint8_t i = 1;
    255c:	2301      	movs	r3, #1
    255e:	e7bc      	b.n	24da <readMeasurement+0x6e>
    hall_sensor->dataRaw.x = 0;
    2560:	2200      	movs	r2, #0
    2562:	f8a5 2042 	strh.w	r2, [r5, #66]	; 0x42
    2566:	e7c9      	b.n	24fc <readMeasurement+0x90>
    hall_sensor->dataRaw.y = 0;
    2568:	2200      	movs	r2, #0
    256a:	f8a5 2044 	strh.w	r2, [r5, #68]	; 0x44
    256e:	e7d7      	b.n	2520 <readMeasurement+0xb4>
    hall_sensor->dataRaw.z = 0;
    2570:	2300      	movs	r3, #0
    2572:	f8a5 3046 	strh.w	r3, [r5, #70]	; 0x46
    2576:	e7e3      	b.n	2540 <readMeasurement+0xd4>
    if (ret < 1) {return STATUS_ERROR;}
    2578:	20ff      	movs	r0, #255	; 0xff
    257a:	e7e3      	b.n	2544 <readMeasurement+0xd8>
    257c:	200003b0 	.word	0x200003b0
    2580:	00000a91 	.word	0x00000a91
    2584:	00002209 	.word	0x00002209

00002588 <convertRaw>:
{
  return sendCommand(hall_sensor, CMD_MEMORY_STORE, io);
}

void convertRaw(struct MLX90393 *hall_sensor)
{
    2588:	b470      	push	{r4, r5, r6}
  const uint8_t gain_sel = (hall_sensor->cache.reg[GAIN_SEL_REG] & GAIN_SEL_MASK) >> GAIN_SEL_SHIFT;
    258a:	8f42      	ldrh	r2, [r0, #58]	; 0x3a
    258c:	f3c2 1302 	ubfx	r3, r2, #4, #3
  const uint8_t hallconf = (hall_sensor->cache.reg[HALLCONF_REG] & HALLCONF_MASK) >> HALLCONF_SHIFT;
    2590:	f002 020f 	and.w	r2, r2, #15
  const uint8_t res_xyz = (hall_sensor->cache.reg[RES_XYZ_REG] & RES_XYZ_MASK) >> RES_XYZ_SHIFT;
    2594:	8fc1      	ldrh	r1, [r0, #62]	; 0x3e
    2596:	f3c1 1147 	ubfx	r1, r1, #5, #8
    259a:	f001 053f 	and.w	r5, r1, #63	; 0x3f
  const uint8_t res_x = (res_xyz >> 0) & 0x3;
    259e:	f001 0103 	and.w	r1, r1, #3
  const uint8_t res_y = (res_xyz >> 2) & 0x3;
    25a2:	f3c5 0681 	ubfx	r6, r5, #2, #2
  const uint8_t res_z = (res_xyz >> 4) & 0x3;
    25a6:	092d      	lsrs	r5, r5, #4
  uint8_t tcmp_en = (hall_sensor->cache.reg[TCMP_EN_REG] & TCMP_EN_MASK) >> TCMP_EN_SHIFT;
    25a8:	8f84      	ldrh	r4, [r0, #60]	; 0x3c
    25aa:	f3c4 2480 	ubfx	r4, r4, #10, #1

  float xy_sens;
  float z_sens;

  switch(hallconf){
    25ae:	2a0c      	cmp	r2, #12
    25b0:	f000 8091 	beq.w	26d6 <convertRaw+0x14e>
  default:
  case 0:
    xy_sens = hall_sensor->base_xy_sens_hc0;
    25b4:	ed90 5a0a 	vldr	s10, [r0, #40]	; 0x28
    z_sens = hall_sensor->base_z_sens_hc0;
    25b8:	edd0 4a0b 	vldr	s9, [r0, #44]	; 0x2c
    xy_sens = hall_sensor->base_xy_sens_hc0xc;
    z_sens = hall_sensor->base_z_sens_hc0xc;
    break;
  }

  float gain_factor = hall_sensor->gain_multipliers[gain_sel & 0x7];
    25bc:	3302      	adds	r3, #2
    25be:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    25c2:	edd3 5a00 	vldr	s11, [r3]

  if (tcmp_en){
    25c6:	2c00      	cmp	r4, #0
    25c8:	f000 808a 	beq.w	26e0 <convertRaw+0x158>
    hall_sensor->data.x = ( (hall_sensor->dataRaw.x - 32768.f) * xy_sens *
    25cc:	f8b0 3042 	ldrh.w	r3, [r0, #66]	; 0x42
    25d0:	ee06 3a90 	vmov	s13, r3
    25d4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    25d8:	eddf 7ae0 	vldr	s15, [pc, #896]	; 295c <convertRaw+0x3d4>
    25dc:	ee76 6ae7 	vsub.f32	s13, s13, s15
    25e0:	ee65 6a26 	vmul.f32	s13, s10, s13
    25e4:	ee65 6aa6 	vmul.f32	s13, s11, s13
               gain_factor * (1 << res_x) );
    25e8:	2201      	movs	r2, #1
    25ea:	fa02 f101 	lsl.w	r1, r2, r1
    25ee:	ee07 1a90 	vmov	s15, r1
    25f2:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
    25f6:	ee66 6a26 	vmul.f32	s13, s12, s13
    hall_sensor->data.x = ( (hall_sensor->dataRaw.x - 32768.f) * xy_sens *
    25fa:	edc0 6a13 	vstr	s13, [r0, #76]	; 0x4c
                 gain_factor * (1 << res_x) );
      break;
    }
  }

  if (tcmp_en){
    25fe:	2c00      	cmp	r4, #0
    2600:	f000 80d4 	beq.w	27ac <convertRaw+0x224>
    hall_sensor->data.y = ( (hall_sensor->dataRaw.y - 32768.f) * xy_sens *
    2604:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
    2608:	ee07 3a10 	vmov	s14, r3
    260c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    2610:	eddf 7ad2 	vldr	s15, [pc, #840]	; 295c <convertRaw+0x3d4>
    2614:	ee37 7a67 	vsub.f32	s14, s14, s15
    2618:	ee25 7a07 	vmul.f32	s14, s10, s14
    261c:	ee25 7a87 	vmul.f32	s14, s11, s14
               gain_factor * (1 << res_y) );
    2620:	2301      	movs	r3, #1
    2622:	40b3      	lsls	r3, r6
    2624:	ee07 3a90 	vmov	s15, r3
    2628:	eef8 6ae7 	vcvt.f32.s32	s13, s15
    262c:	ee26 7a87 	vmul.f32	s14, s13, s14
    hall_sensor->data.y = ( (hall_sensor->dataRaw.y - 32768.f) * xy_sens *
    2630:	ed80 7a14 	vstr	s14, [r0, #80]	; 0x50
                 gain_factor * (1 << res_y) );
      break;
    }
  }

  if (tcmp_en){
    2634:	2c00      	cmp	r4, #0
    2636:	f000 811c 	beq.w	2872 <convertRaw+0x2ea>
    hall_sensor->data.z = ( (hall_sensor->dataRaw.z - 32768.f) * z_sens *
    263a:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
    263e:	ee07 3a90 	vmov	s15, r3
    2642:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    2646:	ed9f 7ac5 	vldr	s14, [pc, #788]	; 295c <convertRaw+0x3d4>
    264a:	ee77 7ac7 	vsub.f32	s15, s15, s14
    264e:	ee64 7aa7 	vmul.f32	s15, s9, s15
    2652:	ee65 7aa7 	vmul.f32	s15, s11, s15
               gain_factor * (1 << res_z) );
    2656:	2301      	movs	r3, #1
    2658:	fa03 f505 	lsl.w	r5, r3, r5
    265c:	ee07 5a10 	vmov	s14, r5
    2660:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    2664:	ee67 7a27 	vmul.f32	s15, s14, s15
    hall_sensor->data.z = ( (hall_sensor->dataRaw.z - 32768.f) * z_sens *
    2668:	edc0 7a15 	vstr	s15, [r0, #84]	; 0x54
                 gain_factor * (1 << res_z) );
      break;
    }
  }

  hall_sensor->data.t = 25 + (hall_sensor->dataRaw.t - 46244.f)/45.2f;
    266c:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
    2670:	ee07 3a90 	vmov	s15, r3
    2674:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    2678:	ed9f 7ab9 	vldr	s14, [pc, #740]	; 2960 <convertRaw+0x3d8>
    267c:	ee77 7ac7 	vsub.f32	s15, s15, s14
    2680:	eddf 6ab8 	vldr	s13, [pc, #736]	; 2964 <convertRaw+0x3dc>
    2684:	ee87 7aa6 	vdiv.f32	s14, s15, s13
    2688:	eef3 7a09 	vmov.f32	s15, #57	; 0x41c80000  25.0
    268c:	ee77 7a27 	vadd.f32	s15, s14, s15
    2690:	edc0 7a12 	vstr	s15, [r0, #72]	; 0x48
  
  if (hall_sensor->data.x >50000)
    2694:	edd0 7a13 	vldr	s15, [r0, #76]	; 0x4c
    2698:	ed9f 7ab3 	vldr	s14, [pc, #716]	; 2968 <convertRaw+0x3e0>
    269c:	eef4 7ac7 	vcmpe.f32	s15, s14
    26a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    26a4:	f340 814a 	ble.w	293c <convertRaw+0x3b4>
  {
	  hall_sensor->data.x = 50000;
    26a8:	ed80 7a13 	vstr	s14, [r0, #76]	; 0x4c
	  if (hall_sensor->data.x < -50000)
	  {
		  hall_sensor->data.x = -50000;
	  }
  }
    if (hall_sensor->data.y > 50000)
    26ac:	edd0 7a14 	vldr	s15, [r0, #80]	; 0x50
    26b0:	ed9f 7aad 	vldr	s14, [pc, #692]	; 2968 <convertRaw+0x3e0>
    26b4:	eef4 7ac7 	vcmpe.f32	s15, s14
    26b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    26bc:	f300 8149 	bgt.w	2952 <convertRaw+0x3ca>
    {
	    hall_sensor->data.y = 50000;
    }
    else
    {
	    if (hall_sensor->data.y < -50000)
    26c0:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 296c <convertRaw+0x3e4>
    26c4:	eef4 7ac7 	vcmpe.f32	s15, s14
    26c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    26cc:	f140 8143 	bpl.w	2956 <convertRaw+0x3ce>
	    {
		    hall_sensor->data.y = -50000;
    26d0:	ed80 7a14 	vstr	s14, [r0, #80]	; 0x50
	    if (hall_sensor->data.z < -50000)
	    {
		    //hall_sensor->data.z = -50000;
	    }
    }
}
    26d4:	e13f      	b.n	2956 <convertRaw+0x3ce>
    xy_sens = hall_sensor->base_xy_sens_hc0xc;
    26d6:	ed90 5a0c 	vldr	s10, [r0, #48]	; 0x30
    z_sens = hall_sensor->base_z_sens_hc0xc;
    26da:	edd0 4a0d 	vldr	s9, [r0, #52]	; 0x34
    break;
    26de:	e76d      	b.n	25bc <convertRaw+0x34>
    switch(res_x){
    26e0:	2903      	cmp	r1, #3
    26e2:	d88c      	bhi.n	25fe <convertRaw+0x76>
    26e4:	e8df f001 	tbb	[pc, r1]
    26e8:	482e1802 	.word	0x482e1802
		hall_sensor->data.x = (int16_t) hall_sensor->dataRaw.x * xy_sens * gain_factor * (1 << res_x);
    26ec:	f9b0 3042 	ldrsh.w	r3, [r0, #66]	; 0x42
    26f0:	ee07 3a90 	vmov	s15, r3
    26f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    26f8:	ee67 7a85 	vmul.f32	s15, s15, s10
    26fc:	ee25 7aa7 	vmul.f32	s14, s11, s15
    2700:	2301      	movs	r3, #1
    2702:	fa03 f101 	lsl.w	r1, r3, r1
    2706:	ee07 1a90 	vmov	s15, r1
    270a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    270e:	ee67 7a87 	vmul.f32	s15, s15, s14
    2712:	edc0 7a13 	vstr	s15, [r0, #76]	; 0x4c
		break;
    2716:	e772      	b.n	25fe <convertRaw+0x76>
      hall_sensor->data.x = (int16_t) hall_sensor->dataRaw.x * xy_sens * gain_factor * (1 << res_x);
    2718:	f9b0 3042 	ldrsh.w	r3, [r0, #66]	; 0x42
    271c:	ee07 3a90 	vmov	s15, r3
    2720:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    2724:	ee67 7a85 	vmul.f32	s15, s15, s10
    2728:	ee25 7aa7 	vmul.f32	s14, s11, s15
    272c:	2301      	movs	r3, #1
    272e:	fa03 f101 	lsl.w	r1, r3, r1
    2732:	ee07 1a90 	vmov	s15, r1
    2736:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    273a:	ee67 7a87 	vmul.f32	s15, s15, s14
    273e:	edc0 7a13 	vstr	s15, [r0, #76]	; 0x4c
      break;
    2742:	e75c      	b.n	25fe <convertRaw+0x76>
      hall_sensor->data.x = ( (hall_sensor->dataRaw.x - 32768.f) * xy_sens *
    2744:	f8b0 3042 	ldrh.w	r3, [r0, #66]	; 0x42
    2748:	ee07 3a90 	vmov	s15, r3
    274c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    2750:	ed9f 7a82 	vldr	s14, [pc, #520]	; 295c <convertRaw+0x3d4>
    2754:	ee77 7ac7 	vsub.f32	s15, s15, s14
    2758:	ee65 7a27 	vmul.f32	s15, s10, s15
    275c:	ee65 7aa7 	vmul.f32	s15, s11, s15
                 gain_factor * (1 << res_x) );
    2760:	2301      	movs	r3, #1
    2762:	fa03 f101 	lsl.w	r1, r3, r1
    2766:	ee07 1a10 	vmov	s14, r1
    276a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    276e:	ee67 7a27 	vmul.f32	s15, s14, s15
      hall_sensor->data.x = ( (hall_sensor->dataRaw.x - 32768.f) * xy_sens *
    2772:	edc0 7a13 	vstr	s15, [r0, #76]	; 0x4c
      break;
    2776:	e742      	b.n	25fe <convertRaw+0x76>
      hall_sensor->data.x = ( (hall_sensor->dataRaw.x - 16384.f) * xy_sens *
    2778:	f8b0 3042 	ldrh.w	r3, [r0, #66]	; 0x42
    277c:	ee07 3a90 	vmov	s15, r3
    2780:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    2784:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 2970 <convertRaw+0x3e8>
    2788:	ee77 7ac7 	vsub.f32	s15, s15, s14
    278c:	ee65 7a27 	vmul.f32	s15, s10, s15
    2790:	ee65 7aa7 	vmul.f32	s15, s11, s15
                 gain_factor * (1 << res_x) );
    2794:	2301      	movs	r3, #1
    2796:	fa03 f101 	lsl.w	r1, r3, r1
    279a:	ee07 1a10 	vmov	s14, r1
    279e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    27a2:	ee67 7a27 	vmul.f32	s15, s14, s15
      hall_sensor->data.x = ( (hall_sensor->dataRaw.x - 16384.f) * xy_sens *
    27a6:	edc0 7a13 	vstr	s15, [r0, #76]	; 0x4c
      break;
    27aa:	e728      	b.n	25fe <convertRaw+0x76>
    switch(res_y){
    27ac:	2e03      	cmp	r6, #3
    27ae:	f63f af41 	bhi.w	2634 <convertRaw+0xac>
    27b2:	e8df f006 	tbb	[pc, r6]
    27b6:	1702      	.short	0x1702
    27b8:	452c      	.short	0x452c
		hall_sensor->data.y = (int16_t) hall_sensor->dataRaw.y * xy_sens * gain_factor * (1 << res_y);
    27ba:	f9b0 3044 	ldrsh.w	r3, [r0, #68]	; 0x44
    27be:	ee07 3a10 	vmov	s14, r3
    27c2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    27c6:	ee27 7a05 	vmul.f32	s14, s14, s10
    27ca:	ee25 5a87 	vmul.f32	s10, s11, s14
    27ce:	2301      	movs	r3, #1
    27d0:	40b3      	lsls	r3, r6
    27d2:	ee07 3a90 	vmov	s15, r3
    27d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    27da:	ee27 7a05 	vmul.f32	s14, s14, s10
    27de:	ed80 7a14 	vstr	s14, [r0, #80]	; 0x50
		break;
    27e2:	e727      	b.n	2634 <convertRaw+0xac>
      hall_sensor->data.y = (int16_t) hall_sensor->dataRaw.y * xy_sens * gain_factor * (1 << res_y);
    27e4:	f9b0 3044 	ldrsh.w	r3, [r0, #68]	; 0x44
    27e8:	ee07 3a10 	vmov	s14, r3
    27ec:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    27f0:	ee27 7a05 	vmul.f32	s14, s14, s10
    27f4:	ee25 5a87 	vmul.f32	s10, s11, s14
    27f8:	2301      	movs	r3, #1
    27fa:	40b3      	lsls	r3, r6
    27fc:	ee07 3a90 	vmov	s15, r3
    2800:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    2804:	ee27 7a05 	vmul.f32	s14, s14, s10
    2808:	ed80 7a14 	vstr	s14, [r0, #80]	; 0x50
      break;
    280c:	e712      	b.n	2634 <convertRaw+0xac>
      hall_sensor->data.y = ( (hall_sensor->dataRaw.y - 32768.f) * xy_sens *
    280e:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
    2812:	ee07 3a10 	vmov	s14, r3
    2816:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    281a:	eddf 7a50 	vldr	s15, [pc, #320]	; 295c <convertRaw+0x3d4>
    281e:	ee37 7a67 	vsub.f32	s14, s14, s15
    2822:	ee25 7a07 	vmul.f32	s14, s10, s14
    2826:	ee25 7a87 	vmul.f32	s14, s11, s14
                 gain_factor * (1 << res_y) );
    282a:	2301      	movs	r3, #1
    282c:	40b3      	lsls	r3, r6
    282e:	ee07 3a90 	vmov	s15, r3
    2832:	eeb8 5ae7 	vcvt.f32.s32	s10, s15
    2836:	ee25 7a07 	vmul.f32	s14, s10, s14
      hall_sensor->data.y = ( (hall_sensor->dataRaw.y - 32768.f) * xy_sens *
    283a:	ed80 7a14 	vstr	s14, [r0, #80]	; 0x50
      break;
    283e:	e6f9      	b.n	2634 <convertRaw+0xac>
      hall_sensor->data.y = ( (hall_sensor->dataRaw.y - 16384.f) * xy_sens *
    2840:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
    2844:	ee07 3a10 	vmov	s14, r3
    2848:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    284c:	eddf 7a48 	vldr	s15, [pc, #288]	; 2970 <convertRaw+0x3e8>
    2850:	ee37 7a67 	vsub.f32	s14, s14, s15
    2854:	ee25 7a07 	vmul.f32	s14, s10, s14
    2858:	ee25 7a87 	vmul.f32	s14, s11, s14
                 gain_factor * (1 << res_y) );
    285c:	2301      	movs	r3, #1
    285e:	40b3      	lsls	r3, r6
    2860:	ee07 3a90 	vmov	s15, r3
    2864:	eeb8 5ae7 	vcvt.f32.s32	s10, s15
    2868:	ee25 7a07 	vmul.f32	s14, s10, s14
      hall_sensor->data.y = ( (hall_sensor->dataRaw.y - 16384.f) * xy_sens *
    286c:	ed80 7a14 	vstr	s14, [r0, #80]	; 0x50
      break;
    2870:	e6e0      	b.n	2634 <convertRaw+0xac>
    switch(res_z){
    2872:	2d03      	cmp	r5, #3
    2874:	f63f aefa 	bhi.w	266c <convertRaw+0xe4>
    2878:	e8df f005 	tbb	[pc, r5]
    287c:	462c1702 	.word	0x462c1702
		hall_sensor->data.z = (int16_t) hall_sensor->dataRaw.z * z_sens * gain_factor * (1 << res_z);
    2880:	f9b0 3046 	ldrsh.w	r3, [r0, #70]	; 0x46
    2884:	ee07 3a90 	vmov	s15, r3
    2888:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    288c:	ee67 7aa4 	vmul.f32	s15, s15, s9
    2890:	ee65 5aa7 	vmul.f32	s11, s11, s15
    2894:	2301      	movs	r3, #1
    2896:	40ab      	lsls	r3, r5
    2898:	ee07 3a90 	vmov	s15, r3
    289c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    28a0:	ee67 7aa5 	vmul.f32	s15, s15, s11
    28a4:	edc0 7a15 	vstr	s15, [r0, #84]	; 0x54
		break;
    28a8:	e6e0      	b.n	266c <convertRaw+0xe4>
      hall_sensor->data.z = (int16_t) hall_sensor->dataRaw.z * z_sens * gain_factor * (1 << res_z);
    28aa:	f9b0 3046 	ldrsh.w	r3, [r0, #70]	; 0x46
    28ae:	ee07 3a90 	vmov	s15, r3
    28b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    28b6:	ee67 7aa4 	vmul.f32	s15, s15, s9
    28ba:	ee65 5aa7 	vmul.f32	s11, s11, s15
    28be:	2301      	movs	r3, #1
    28c0:	40ab      	lsls	r3, r5
    28c2:	ee07 3a90 	vmov	s15, r3
    28c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    28ca:	ee67 7aa5 	vmul.f32	s15, s15, s11
    28ce:	edc0 7a15 	vstr	s15, [r0, #84]	; 0x54
      break;
    28d2:	e6cb      	b.n	266c <convertRaw+0xe4>
      hall_sensor->data.z = ( (hall_sensor->dataRaw.z - 32768.f) * z_sens *
    28d4:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
    28d8:	ee07 3a90 	vmov	s15, r3
    28dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    28e0:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 295c <convertRaw+0x3d4>
    28e4:	ee77 7ac7 	vsub.f32	s15, s15, s14
    28e8:	ee64 7aa7 	vmul.f32	s15, s9, s15
    28ec:	ee65 7aa7 	vmul.f32	s15, s11, s15
                 gain_factor * (1 << res_z) );
    28f0:	2301      	movs	r3, #1
    28f2:	fa03 f505 	lsl.w	r5, r3, r5
    28f6:	ee07 5a10 	vmov	s14, r5
    28fa:	eef8 5ac7 	vcvt.f32.s32	s11, s14
    28fe:	ee65 7aa7 	vmul.f32	s15, s11, s15
      hall_sensor->data.z = ( (hall_sensor->dataRaw.z - 32768.f) * z_sens *
    2902:	edc0 7a15 	vstr	s15, [r0, #84]	; 0x54
      break;
    2906:	e6b1      	b.n	266c <convertRaw+0xe4>
      hall_sensor->data.z = ( (hall_sensor->dataRaw.z - 16384.f) * z_sens *
    2908:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
    290c:	ee07 3a90 	vmov	s15, r3
    2910:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    2914:	ed9f 7a16 	vldr	s14, [pc, #88]	; 2970 <convertRaw+0x3e8>
    2918:	ee77 7ac7 	vsub.f32	s15, s15, s14
    291c:	ee64 7aa7 	vmul.f32	s15, s9, s15
    2920:	ee65 7aa7 	vmul.f32	s15, s11, s15
                 gain_factor * (1 << res_z) );
    2924:	2301      	movs	r3, #1
    2926:	fa03 f505 	lsl.w	r5, r3, r5
    292a:	ee07 5a10 	vmov	s14, r5
    292e:	eef8 5ac7 	vcvt.f32.s32	s11, s14
    2932:	ee65 7aa7 	vmul.f32	s15, s11, s15
      hall_sensor->data.z = ( (hall_sensor->dataRaw.z - 16384.f) * z_sens *
    2936:	edc0 7a15 	vstr	s15, [r0, #84]	; 0x54
      break;
    293a:	e697      	b.n	266c <convertRaw+0xe4>
	  if (hall_sensor->data.x < -50000)
    293c:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 296c <convertRaw+0x3e4>
    2940:	eef4 7ac7 	vcmpe.f32	s15, s14
    2944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    2948:	f57f aeb0 	bpl.w	26ac <convertRaw+0x124>
		  hall_sensor->data.x = -50000;
    294c:	ed80 7a13 	vstr	s14, [r0, #76]	; 0x4c
    2950:	e6ac      	b.n	26ac <convertRaw+0x124>
	    hall_sensor->data.y = 50000;
    2952:	ed80 7a14 	vstr	s14, [r0, #80]	; 0x50
}
    2956:	bc70      	pop	{r4, r5, r6}
    2958:	4770      	bx	lr
    295a:	bf00      	nop
    295c:	47000000 	.word	0x47000000
    2960:	4734a400 	.word	0x4734a400
    2964:	4234cccd 	.word	0x4234cccd
    2968:	47435000 	.word	0x47435000
    296c:	c7435000 	.word	0xc7435000
    2970:	46800000 	.word	0x46800000

00002974 <convDelayMicro>:
					   
					   */
	return delaytimeMilli;
}

uint16_t convDelayMicro(struct MLX90393 *hall_sensor) {
    2974:	b410      	push	{r4}
  const uint8_t osr = (hall_sensor->cache.reg[OSR_REG] & OSR_MASK) >> OSR_SHIFT;
    2976:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
    2978:	f002 0303 	and.w	r3, r2, #3
  const uint8_t osr2 = (hall_sensor->cache.reg[OSR2_REG] & OSR2_MASK) >> OSR2_SHIFT;
    297c:	f3c2 24c1 	ubfx	r4, r2, #11, #2
  const uint8_t dig_flt = (hall_sensor->cache.reg[DIG_FLT_REG] & DIG_FLT_MASK) >> DIG_FLT_SHIFT;
    2980:	f3c2 0182 	ubfx	r1, r2, #2, #3
  const uint8_t magnetic_axis = 3;
  
  uint32_t delayTimeMicro = (magnetic_axis * (((2 + (1 << dig_flt)) * (1 << osr) *64) + 67)) + ((192*(1<<osr2)) + 67) ; 
    2984:	2201      	movs	r2, #1
    2986:	408a      	lsls	r2, r1
    2988:	3202      	adds	r2, #2
    298a:	409a      	lsls	r2, r3
    298c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    2990:	0193      	lsls	r3, r2, #6
    2992:	f103 00c9 	add.w	r0, r3, #201	; 0xc9
    2996:	23c0      	movs	r3, #192	; 0xc0
    2998:	40a3      	lsls	r3, r4
    299a:	3343      	adds	r3, #67	; 0x43
    299c:	4418      	add	r0, r3
  uint16_t delayTimeMicro_final = delayTimeMicro/100 + 8; 
    299e:	4b05      	ldr	r3, [pc, #20]	; (29b4 <convDelayMicro+0x40>)
    29a0:	fba3 3000 	umull	r3, r0, r3, r0
    29a4:	f3c0 104f 	ubfx	r0, r0, #5, #16
    29a8:	3008      	adds	r0, #8
                      (1 << osr2) * 0.192f ) *
                       1.3f;  // 30% tolerance
					   
					   */
	return delayTimeMicro_final;
}
    29aa:	b280      	uxth	r0, r0
    29ac:	f85d 4b04 	ldr.w	r4, [sp], #4
    29b0:	4770      	bx	lr
    29b2:	bf00      	nop
    29b4:	51eb851f 	.word	0x51eb851f

000029b8 <isOK>:
}

//checks 
bool isOK(uint8_t status)
{
  return (status & ERROR_BIT) == 0;
    29b8:	0900      	lsrs	r0, r0, #4
    29ba:	f080 0001 	eor.w	r0, r0, #1
}
    29be:	f000 0001 	and.w	r0, r0, #1
    29c2:	4770      	bx	lr

000029c4 <writeRegister>:
{
    29c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    29c6:	b085      	sub	sp, #20
    29c8:	4605      	mov	r5, r0
    29ca:	460e      	mov	r6, r1
    29cc:	4617      	mov	r7, r2
    29ce:	461c      	mov	r4, r3
  cache_invalidate_address(hall_sensor, address);
    29d0:	4b12      	ldr	r3, [pc, #72]	; (2a1c <writeRegister+0x58>)
    29d2:	4798      	blx	r3
  i2c_m_sync_set_slaveaddr(&I2C_0, hall_sensor->I2C_address, I2C_M_SEVEN);
    29d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
    29d8:	7829      	ldrb	r1, [r5, #0]
    29da:	4811      	ldr	r0, [pc, #68]	; (2a20 <writeRegister+0x5c>)
    29dc:	4b11      	ldr	r3, [pc, #68]	; (2a24 <writeRegister+0x60>)
    29de:	4798      	blx	r3
  uint8_t reg_adress = (address & 0x3f)<<2;
    29e0:	00b3      	lsls	r3, r6, #2
  ret = i2c_m_sync_reg_write_easy(io, cmd, data, reg_adress, (uint8_t *)buffer_answer);
    29e2:	aa03      	add	r2, sp, #12
    29e4:	9200      	str	r2, [sp, #0]
    29e6:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    29ea:	463a      	mov	r2, r7
    29ec:	2160      	movs	r1, #96	; 0x60
    29ee:	4620      	mov	r0, r4
    29f0:	4c0d      	ldr	r4, [pc, #52]	; (2a28 <writeRegister+0x64>)
    29f2:	47a0      	blx	r4
  if (ret < 1) {return STATUS_ERROR;}
    29f4:	2800      	cmp	r0, #0
    29f6:	dd0e      	ble.n	2a16 <writeRegister+0x52>
  const uint8_t status = buffer_answer[0];
    29f8:	f89d 400c 	ldrb.w	r4, [sp, #12]
  if (isOK(status)) {
    29fc:	4620      	mov	r0, r4
    29fe:	4b0b      	ldr	r3, [pc, #44]	; (2a2c <writeRegister+0x68>)
    2a00:	4798      	blx	r3
    2a02:	b908      	cbnz	r0, 2a08 <writeRegister+0x44>
  return status;
    2a04:	4620      	mov	r0, r4
    2a06:	e007      	b.n	2a18 <writeRegister+0x54>
    cache_set(hall_sensor, address, data);
    2a08:	463a      	mov	r2, r7
    2a0a:	4631      	mov	r1, r6
    2a0c:	4628      	mov	r0, r5
    2a0e:	4b08      	ldr	r3, [pc, #32]	; (2a30 <writeRegister+0x6c>)
    2a10:	4798      	blx	r3
  return status;
    2a12:	4620      	mov	r0, r4
    2a14:	e000      	b.n	2a18 <writeRegister+0x54>
  if (ret < 1) {return STATUS_ERROR;}
    2a16:	20ff      	movs	r0, #255	; 0xff
}
    2a18:	b005      	add	sp, #20
    2a1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a1c:	00002395 	.word	0x00002395
    2a20:	200003b0 	.word	0x200003b0
    2a24:	00000a91 	.word	0x00000a91
    2a28:	000022d5 	.word	0x000022d5
    2a2c:	000029b9 	.word	0x000029b9
    2a30:	000023ab 	.word	0x000023ab

00002a34 <hasError>:

bool hasError(uint8_t status)
{
  return (status & ERROR_BIT) != 0;
}
    2a34:	f3c0 1000 	ubfx	r0, r0, #4, #1
    2a38:	4770      	bx	lr
	...

00002a3c <cache_fill>:
  if (hall_sensor->cache.dirty != 0) {
    2a3c:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
    2a40:	b30a      	cbz	r2, 2a86 <cache_fill+0x4a>
uint8_t cache_fill(struct MLX90393 *hall_sensor, struct io_descriptor *io) {
    2a42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2a44:	460e      	mov	r6, r1
    2a46:	4605      	mov	r5, r0
    2a48:	2400      	movs	r4, #0
    2a4a:	e001      	b.n	2a50 <cache_fill+0x14>
    for (uint8_t address=0; address < CACHESIZE; ++address){
    2a4c:	3401      	adds	r4, #1
    2a4e:	b2e4      	uxtb	r4, r4
    2a50:	2c02      	cmp	r4, #2
    2a52:	d815      	bhi.n	2a80 <cache_fill+0x44>
      if (hall_sensor->cache.dirty & (1 << address)){
    2a54:	f895 3038 	ldrb.w	r3, [r5, #56]	; 0x38
    2a58:	4123      	asrs	r3, r4
    2a5a:	f013 0f01 	tst.w	r3, #1
    2a5e:	d0f5      	beq.n	2a4c <cache_fill+0x10>
        if (hasError(readRegister(hall_sensor, address, &(hall_sensor->cache.reg[address]), io))) {
    2a60:	f104 021c 	add.w	r2, r4, #28
    2a64:	eb05 0242 	add.w	r2, r5, r2, lsl #1
    2a68:	4633      	mov	r3, r6
    2a6a:	3202      	adds	r2, #2
    2a6c:	4621      	mov	r1, r4
    2a6e:	4628      	mov	r0, r5
    2a70:	4f06      	ldr	r7, [pc, #24]	; (2a8c <cache_fill+0x50>)
    2a72:	47b8      	blx	r7
    2a74:	4b06      	ldr	r3, [pc, #24]	; (2a90 <cache_fill+0x54>)
    2a76:	4798      	blx	r3
    2a78:	2800      	cmp	r0, #0
    2a7a:	d0e7      	beq.n	2a4c <cache_fill+0x10>
          return STATUS_ERROR;
    2a7c:	22ff      	movs	r2, #255	; 0xff
    2a7e:	e000      	b.n	2a82 <cache_fill+0x46>
  return STATUS_OK;
    2a80:	2200      	movs	r2, #0
}
    2a82:	4610      	mov	r0, r2
    2a84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2a86:	4610      	mov	r0, r2
    2a88:	4770      	bx	lr
    2a8a:	bf00      	nop
    2a8c:	000023cd 	.word	0x000023cd
    2a90:	00002a35 	.word	0x00002a35

00002a94 <startMeasurement>:
{
    2a94:	b570      	push	{r4, r5, r6, lr}
    2a96:	4606      	mov	r6, r0
    2a98:	460c      	mov	r4, r1
    2a9a:	4615      	mov	r5, r2
  cache_fill(hall_sensor, io);
    2a9c:	4611      	mov	r1, r2
    2a9e:	4b05      	ldr	r3, [pc, #20]	; (2ab4 <startMeasurement+0x20>)
    2aa0:	4798      	blx	r3
  uint8_t cmd = CMD_START_MEASUREMENT | (zyxt_flags & 0xf);
    2aa2:	f004 010f 	and.w	r1, r4, #15
  return sendCommand(hall_sensor, cmd, io);
    2aa6:	462a      	mov	r2, r5
    2aa8:	f041 0130 	orr.w	r1, r1, #48	; 0x30
    2aac:	4630      	mov	r0, r6
    2aae:	4b02      	ldr	r3, [pc, #8]	; (2ab8 <startMeasurement+0x24>)
    2ab0:	4798      	blx	r3
}
    2ab2:	bd70      	pop	{r4, r5, r6, pc}
    2ab4:	00002a3d 	.word	0x00002a3d
    2ab8:	00002251 	.word	0x00002251

00002abc <checkStatus>:

uint8_t checkStatus(uint8_t status)
{
  return (status & ERROR_BIT) ? STATUS_ERROR : STATUS_OK;
    2abc:	f010 0f10 	tst.w	r0, #16
    2ac0:	d001      	beq.n	2ac6 <checkStatus+0xa>
    2ac2:	20ff      	movs	r0, #255	; 0xff
    2ac4:	4770      	bx	lr
    2ac6:	2000      	movs	r0, #0
    2ac8:	4770      	bx	lr
	...

00002acc <setGainSel>:
{
    2acc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2ad0:	b082      	sub	sp, #8
    2ad2:	4607      	mov	r7, r0
    2ad4:	4688      	mov	r8, r1
    2ad6:	4615      	mov	r5, r2
  uint16_t old_val = 0;
    2ad8:	2400      	movs	r4, #0
    2ada:	aa02      	add	r2, sp, #8
    2adc:	f822 4d02 	strh.w	r4, [r2, #-2]!
  uint8_t status1 = readRegister(hall_sensor, GAIN_SEL_REG, &old_val, io);
    2ae0:	462b      	mov	r3, r5
    2ae2:	4621      	mov	r1, r4
    2ae4:	4e0f      	ldr	r6, [pc, #60]	; (2b24 <setGainSel+0x58>)
    2ae6:	47b0      	blx	r6
    2ae8:	4606      	mov	r6, r0
  uint8_t status2 = writeRegister(hall_sensor, GAIN_SEL_REG, (old_val & ~GAIN_SEL_MASK) | (((uint16_t) gain_sel << GAIN_SEL_SHIFT) & GAIN_SEL_MASK), io);
    2aea:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    2aee:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    2af2:	b212      	sxth	r2, r2
    2af4:	ea4f 1808 	mov.w	r8, r8, lsl #4
    2af8:	f008 0870 	and.w	r8, r8, #112	; 0x70
    2afc:	ea42 0208 	orr.w	r2, r2, r8
    2b00:	462b      	mov	r3, r5
    2b02:	b292      	uxth	r2, r2
    2b04:	4621      	mov	r1, r4
    2b06:	4638      	mov	r0, r7
    2b08:	4c07      	ldr	r4, [pc, #28]	; (2b28 <setGainSel+0x5c>)
    2b0a:	47a0      	blx	r4
    2b0c:	4607      	mov	r7, r0
  return checkStatus(status1) | checkStatus(status2);
    2b0e:	4630      	mov	r0, r6
    2b10:	4d06      	ldr	r5, [pc, #24]	; (2b2c <setGainSel+0x60>)
    2b12:	47a8      	blx	r5
    2b14:	4604      	mov	r4, r0
    2b16:	4638      	mov	r0, r7
    2b18:	47a8      	blx	r5
    2b1a:	4320      	orrs	r0, r4
}
    2b1c:	b2c0      	uxtb	r0, r0
    2b1e:	b002      	add	sp, #8
    2b20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2b24:	000023cd 	.word	0x000023cd
    2b28:	000029c5 	.word	0x000029c5
    2b2c:	00002abd 	.word	0x00002abd

00002b30 <setResolution>:
{
    2b30:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b32:	b083      	sub	sp, #12
    2b34:	4605      	mov	r5, r0
  uint16_t res_xyz = ((res_z & 0x3)<<4) | ((res_y & 0x3)<<2) | (res_x & 0x3);
    2b36:	011b      	lsls	r3, r3, #4
    2b38:	f003 0330 	and.w	r3, r3, #48	; 0x30
    2b3c:	0092      	lsls	r2, r2, #2
    2b3e:	f002 020c 	and.w	r2, r2, #12
    2b42:	431a      	orrs	r2, r3
    2b44:	f001 0103 	and.w	r1, r1, #3
    2b48:	ea42 0401 	orr.w	r4, r2, r1
  uint16_t old_val = 0;
    2b4c:	aa02      	add	r2, sp, #8
    2b4e:	2300      	movs	r3, #0
    2b50:	f822 3d02 	strh.w	r3, [r2, #-2]!
  uint8_t status1 = readRegister(hall_sensor, RES_XYZ_REG, &old_val, io);
    2b54:	9b08      	ldr	r3, [sp, #32]
    2b56:	2102      	movs	r1, #2
    2b58:	4e0d      	ldr	r6, [pc, #52]	; (2b90 <setResolution+0x60>)
    2b5a:	47b0      	blx	r6
    2b5c:	4607      	mov	r7, r0
  uint8_t status2 = writeRegister(hall_sensor, RES_XYZ_REG, (old_val & ~RES_XYZ_MASK) | ((res_xyz << RES_XYZ_SHIFT) & RES_XYZ_MASK), io);
    2b5e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    2b62:	f422 62fc 	bic.w	r2, r2, #2016	; 0x7e0
    2b66:	b212      	sxth	r2, r2
    2b68:	ea42 1244 	orr.w	r2, r2, r4, lsl #5
    2b6c:	9b08      	ldr	r3, [sp, #32]
    2b6e:	b292      	uxth	r2, r2
    2b70:	2102      	movs	r1, #2
    2b72:	4628      	mov	r0, r5
    2b74:	4c07      	ldr	r4, [pc, #28]	; (2b94 <setResolution+0x64>)
    2b76:	47a0      	blx	r4
    2b78:	4606      	mov	r6, r0
  return checkStatus(status1) | checkStatus(status2);
    2b7a:	4638      	mov	r0, r7
    2b7c:	4d06      	ldr	r5, [pc, #24]	; (2b98 <setResolution+0x68>)
    2b7e:	47a8      	blx	r5
    2b80:	4604      	mov	r4, r0
    2b82:	4630      	mov	r0, r6
    2b84:	47a8      	blx	r5
    2b86:	4320      	orrs	r0, r4
}
    2b88:	b2c0      	uxtb	r0, r0
    2b8a:	b003      	add	sp, #12
    2b8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b8e:	bf00      	nop
    2b90:	000023cd 	.word	0x000023cd
    2b94:	000029c5 	.word	0x000029c5
    2b98:	00002abd 	.word	0x00002abd

00002b9c <setOverSampling>:
{
    2b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b9e:	b083      	sub	sp, #12
    2ba0:	4607      	mov	r7, r0
    2ba2:	460c      	mov	r4, r1
    2ba4:	4615      	mov	r5, r2
  uint16_t old_val = 0;
    2ba6:	aa02      	add	r2, sp, #8
    2ba8:	2300      	movs	r3, #0
    2baa:	f822 3d02 	strh.w	r3, [r2, #-2]!
  uint8_t status1 = readRegister(hall_sensor, OSR_REG, &old_val, io);
    2bae:	462b      	mov	r3, r5
    2bb0:	2102      	movs	r1, #2
    2bb2:	4e0e      	ldr	r6, [pc, #56]	; (2bec <setOverSampling+0x50>)
    2bb4:	47b0      	blx	r6
    2bb6:	4606      	mov	r6, r0
  uint8_t status2 = writeRegister(hall_sensor, OSR_REG, (old_val & ~OSR_MASK) | (((uint16_t)osr << OSR_SHIFT) & OSR_MASK), io);
    2bb8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    2bbc:	f022 0203 	bic.w	r2, r2, #3
    2bc0:	b212      	sxth	r2, r2
    2bc2:	f004 0403 	and.w	r4, r4, #3
    2bc6:	4322      	orrs	r2, r4
    2bc8:	462b      	mov	r3, r5
    2bca:	b292      	uxth	r2, r2
    2bcc:	2102      	movs	r1, #2
    2bce:	4638      	mov	r0, r7
    2bd0:	4c07      	ldr	r4, [pc, #28]	; (2bf0 <setOverSampling+0x54>)
    2bd2:	47a0      	blx	r4
    2bd4:	4607      	mov	r7, r0
  return checkStatus(status1) | checkStatus(status2);
    2bd6:	4630      	mov	r0, r6
    2bd8:	4d06      	ldr	r5, [pc, #24]	; (2bf4 <setOverSampling+0x58>)
    2bda:	47a8      	blx	r5
    2bdc:	4604      	mov	r4, r0
    2bde:	4638      	mov	r0, r7
    2be0:	47a8      	blx	r5
    2be2:	4320      	orrs	r0, r4
}
    2be4:	b2c0      	uxtb	r0, r0
    2be6:	b003      	add	sp, #12
    2be8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2bea:	bf00      	nop
    2bec:	000023cd 	.word	0x000023cd
    2bf0:	000029c5 	.word	0x000029c5
    2bf4:	00002abd 	.word	0x00002abd

00002bf8 <setDigitalFiltering>:
{
    2bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2bfa:	b083      	sub	sp, #12
    2bfc:	4607      	mov	r7, r0
    2bfe:	460c      	mov	r4, r1
    2c00:	4615      	mov	r5, r2
  uint16_t old_val = 0;
    2c02:	aa02      	add	r2, sp, #8
    2c04:	2300      	movs	r3, #0
    2c06:	f822 3d02 	strh.w	r3, [r2, #-2]!
  uint8_t status1 = readRegister(hall_sensor, DIG_FLT_REG, &old_val, io);
    2c0a:	462b      	mov	r3, r5
    2c0c:	2102      	movs	r1, #2
    2c0e:	4e0e      	ldr	r6, [pc, #56]	; (2c48 <setDigitalFiltering+0x50>)
    2c10:	47b0      	blx	r6
    2c12:	4606      	mov	r6, r0
  uint8_t status2 = writeRegister(hall_sensor, DIG_FLT_REG, (old_val & ~DIG_FLT_MASK) | (((uint16_t) dig_flt << DIG_FLT_SHIFT) & DIG_FLT_MASK),io);
    2c14:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    2c18:	f022 021c 	bic.w	r2, r2, #28
    2c1c:	b212      	sxth	r2, r2
    2c1e:	00a4      	lsls	r4, r4, #2
    2c20:	f004 041c 	and.w	r4, r4, #28
    2c24:	4322      	orrs	r2, r4
    2c26:	462b      	mov	r3, r5
    2c28:	b292      	uxth	r2, r2
    2c2a:	2102      	movs	r1, #2
    2c2c:	4638      	mov	r0, r7
    2c2e:	4c07      	ldr	r4, [pc, #28]	; (2c4c <setDigitalFiltering+0x54>)
    2c30:	47a0      	blx	r4
    2c32:	4607      	mov	r7, r0
  return checkStatus(status1) | checkStatus(status2);
    2c34:	4630      	mov	r0, r6
    2c36:	4d06      	ldr	r5, [pc, #24]	; (2c50 <setDigitalFiltering+0x58>)
    2c38:	47a8      	blx	r5
    2c3a:	4604      	mov	r4, r0
    2c3c:	4638      	mov	r0, r7
    2c3e:	47a8      	blx	r5
    2c40:	4320      	orrs	r0, r4
}
    2c42:	b2c0      	uxtb	r0, r0
    2c44:	b003      	add	sp, #12
    2c46:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2c48:	000023cd 	.word	0x000023cd
    2c4c:	000029c5 	.word	0x000029c5
    2c50:	00002abd 	.word	0x00002abd

00002c54 <setTemperatureCompensation>:
{
    2c54:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c56:	b083      	sub	sp, #12
    2c58:	4606      	mov	r6, r0
    2c5a:	4614      	mov	r4, r2
  uint8_t tcmp_en = enabled?1:0;
    2c5c:	1c0f      	adds	r7, r1, #0
    2c5e:	bf18      	it	ne
    2c60:	2701      	movne	r7, #1
  uint16_t old_val = 0;
    2c62:	aa02      	add	r2, sp, #8
    2c64:	2300      	movs	r3, #0
    2c66:	f822 3d02 	strh.w	r3, [r2, #-2]!
  uint8_t status1 = readRegister(hall_sensor, TCMP_EN_REG, &old_val, io);
    2c6a:	4623      	mov	r3, r4
    2c6c:	2101      	movs	r1, #1
    2c6e:	4d0d      	ldr	r5, [pc, #52]	; (2ca4 <setTemperatureCompensation+0x50>)
    2c70:	47a8      	blx	r5
    2c72:	4605      	mov	r5, r0
  uint8_t status2 = writeRegister(hall_sensor, TCMP_EN_REG, (old_val & ~TCMP_EN_MASK) | (((uint16_t) tcmp_en << TCMP_EN_SHIFT) & TCMP_EN_MASK), io);
    2c74:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    2c78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    2c7c:	b212      	sxth	r2, r2
    2c7e:	ea42 2287 	orr.w	r2, r2, r7, lsl #10
    2c82:	4623      	mov	r3, r4
    2c84:	b292      	uxth	r2, r2
    2c86:	2101      	movs	r1, #1
    2c88:	4630      	mov	r0, r6
    2c8a:	4c07      	ldr	r4, [pc, #28]	; (2ca8 <setTemperatureCompensation+0x54>)
    2c8c:	47a0      	blx	r4
    2c8e:	4606      	mov	r6, r0
  return checkStatus(status1) | checkStatus(status2);
    2c90:	4628      	mov	r0, r5
    2c92:	4d06      	ldr	r5, [pc, #24]	; (2cac <setTemperatureCompensation+0x58>)
    2c94:	47a8      	blx	r5
    2c96:	4604      	mov	r4, r0
    2c98:	4630      	mov	r0, r6
    2c9a:	47a8      	blx	r5
    2c9c:	4320      	orrs	r0, r4
}
    2c9e:	b2c0      	uxtb	r0, r0
    2ca0:	b003      	add	sp, #12
    2ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2ca4:	000023cd 	.word	0x000023cd
    2ca8:	000029c5 	.word	0x000029c5
    2cac:	00002abd 	.word	0x00002abd

00002cb0 <begin>:
{
    2cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2cb4:	b082      	sub	sp, #8
    2cb6:	4604      	mov	r4, r0
    2cb8:	4617      	mov	r7, r2
    2cba:	461e      	mov	r6, r3
    2cbc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  select_prefix(hall_sensor, order_code_last_digit);
    2cbe:	4b24      	ldr	r3, [pc, #144]	; (2d50 <begin+0xa0>)
    2cc0:	4798      	blx	r3
  hall_sensor->I2C_address = hall_sensor->I2C_prefix | (A1?2:0) | (A0?1:0);
    2cc2:	f994 2001 	ldrsb.w	r2, [r4, #1]
    2cc6:	2f00      	cmp	r7, #0
    2cc8:	d13f      	bne.n	2d4a <begin+0x9a>
    2cca:	2300      	movs	r3, #0
    2ccc:	4313      	orrs	r3, r2
    2cce:	2e00      	cmp	r6, #0
    2cd0:	bf18      	it	ne
    2cd2:	f043 0301 	orrne.w	r3, r3, #1
    2cd6:	7023      	strb	r3, [r4, #0]
  hall_sensor->DRDY_pin = DRDY;
    2cd8:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    2cdc:	70a3      	strb	r3, [r4, #2]
  exit_command(hall_sensor, io);
    2cde:	4629      	mov	r1, r5
    2ce0:	4620      	mov	r0, r4
    2ce2:	4b1c      	ldr	r3, [pc, #112]	; (2d54 <begin+0xa4>)
    2ce4:	4798      	blx	r3
  uint8_t status1 = checkStatus(reset(hall_sensor, io));
    2ce6:	4629      	mov	r1, r5
    2ce8:	4620      	mov	r0, r4
    2cea:	4b1b      	ldr	r3, [pc, #108]	; (2d58 <begin+0xa8>)
    2cec:	4798      	blx	r3
    2cee:	4b1b      	ldr	r3, [pc, #108]	; (2d5c <begin+0xac>)
    2cf0:	4798      	blx	r3
    2cf2:	4681      	mov	r9, r0
  uint8_t status2 = setGainSel(hall_sensor, 2, io); //7
    2cf4:	462a      	mov	r2, r5
    2cf6:	2102      	movs	r1, #2
    2cf8:	4620      	mov	r0, r4
    2cfa:	4b19      	ldr	r3, [pc, #100]	; (2d60 <begin+0xb0>)
    2cfc:	4798      	blx	r3
    2cfe:	4682      	mov	sl, r0
  uint8_t status3 = setResolution(hall_sensor, 0, 0, 0, io); //0,0,0
    2d00:	9500      	str	r5, [sp, #0]
    2d02:	2300      	movs	r3, #0
    2d04:	461a      	mov	r2, r3
    2d06:	4619      	mov	r1, r3
    2d08:	4620      	mov	r0, r4
    2d0a:	4e16      	ldr	r6, [pc, #88]	; (2d64 <begin+0xb4>)
    2d0c:	47b0      	blx	r6
    2d0e:	4680      	mov	r8, r0
  uint8_t status4 = setOverSampling(hall_sensor, 1, io); //3
    2d10:	462a      	mov	r2, r5
    2d12:	2101      	movs	r1, #1
    2d14:	4620      	mov	r0, r4
    2d16:	4b14      	ldr	r3, [pc, #80]	; (2d68 <begin+0xb8>)
    2d18:	4798      	blx	r3
    2d1a:	4607      	mov	r7, r0
  uint8_t status5 = setDigitalFiltering(hall_sensor, 2, io); //7
    2d1c:	462a      	mov	r2, r5
    2d1e:	2102      	movs	r1, #2
    2d20:	4620      	mov	r0, r4
    2d22:	4b12      	ldr	r3, [pc, #72]	; (2d6c <begin+0xbc>)
    2d24:	4798      	blx	r3
    2d26:	4606      	mov	r6, r0
  uint8_t status6 = setTemperatureCompensation(hall_sensor, 0, io);//0
    2d28:	462a      	mov	r2, r5
    2d2a:	2100      	movs	r1, #0
    2d2c:	4620      	mov	r0, r4
    2d2e:	4b10      	ldr	r3, [pc, #64]	; (2d70 <begin+0xc0>)
    2d30:	4798      	blx	r3
  return status1 | status2 | status3 | status4 | status5 | status6;
    2d32:	ea49 090a 	orr.w	r9, r9, sl
    2d36:	ea48 0809 	orr.w	r8, r8, r9
    2d3a:	ea47 0708 	orr.w	r7, r7, r8
    2d3e:	433e      	orrs	r6, r7
    2d40:	4330      	orrs	r0, r6
}
    2d42:	b2c0      	uxtb	r0, r0
    2d44:	b002      	add	sp, #8
    2d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  hall_sensor->I2C_address = hall_sensor->I2C_prefix | (A1?2:0) | (A0?1:0);
    2d4a:	2302      	movs	r3, #2
    2d4c:	e7be      	b.n	2ccc <begin+0x1c>
    2d4e:	bf00      	nop
    2d50:	000021e1 	.word	0x000021e1
    2d54:	0000245d 	.word	0x0000245d
    2d58:	00002431 	.word	0x00002431
    2d5c:	00002abd 	.word	0x00002abd
    2d60:	00002acd 	.word	0x00002acd
    2d64:	00002b31 	.word	0x00002b31
    2d68:	00002b9d 	.word	0x00002b9d
    2d6c:	00002bf9 	.word	0x00002bf9
    2d70:	00002c55 	.word	0x00002c55

00002d74 <setExtTrig>:
{
    2d74:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d76:	b083      	sub	sp, #12
    2d78:	4607      	mov	r7, r0
    2d7a:	460c      	mov	r4, r1
    2d7c:	4615      	mov	r5, r2
  uint16_t old_val = 0;
    2d7e:	aa02      	add	r2, sp, #8
    2d80:	2300      	movs	r3, #0
    2d82:	f822 3d02 	strh.w	r3, [r2, #-2]!
  uint8_t status1 = readRegister(hall_sensor, EXT_TRIG_REG, &old_val, io);
    2d86:	462b      	mov	r3, r5
    2d88:	2101      	movs	r1, #1
    2d8a:	4e0f      	ldr	r6, [pc, #60]	; (2dc8 <setExtTrig+0x54>)
    2d8c:	47b0      	blx	r6
    2d8e:	4606      	mov	r6, r0
  uint8_t status2 = writeRegister(hall_sensor, EXT_TRIG_REG, (old_val & ~EXT_TRIG_MASK) | (((uint16_t) ext_trig << EXT_TRIG_SHIFT) & EXT_TRIG_MASK), io);
    2d90:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    2d94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    2d98:	b213      	sxth	r3, r2
    2d9a:	b2a2      	uxth	r2, r4
    2d9c:	02d2      	lsls	r2, r2, #11
    2d9e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
    2da2:	431a      	orrs	r2, r3
    2da4:	462b      	mov	r3, r5
    2da6:	b292      	uxth	r2, r2
    2da8:	2101      	movs	r1, #1
    2daa:	4638      	mov	r0, r7
    2dac:	4c07      	ldr	r4, [pc, #28]	; (2dcc <setExtTrig+0x58>)
    2dae:	47a0      	blx	r4
    2db0:	4607      	mov	r7, r0
  return checkStatus(status1) | checkStatus(status2);
    2db2:	4630      	mov	r0, r6
    2db4:	4d06      	ldr	r5, [pc, #24]	; (2dd0 <setExtTrig+0x5c>)
    2db6:	47a8      	blx	r5
    2db8:	4604      	mov	r4, r0
    2dba:	4638      	mov	r0, r7
    2dbc:	47a8      	blx	r5
    2dbe:	4320      	orrs	r0, r4
}
    2dc0:	b2c0      	uxtb	r0, r0
    2dc2:	b003      	add	sp, #12
    2dc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2dc6:	bf00      	nop
    2dc8:	000023cd 	.word	0x000023cd
    2dcc:	000029c5 	.word	0x000029c5
    2dd0:	00002abd 	.word	0x00002abd

00002dd4 <triggerInitialize>:
#include <Melexis/SensorArray.h>
#include <math.h>


void triggerInitialize(struct MLX90393 *hall_sensor, struct io_descriptor *io)
{
    2dd4:	b538      	push	{r3, r4, r5, lr}
    2dd6:	4605      	mov	r5, r0
    2dd8:	460c      	mov	r4, r1
		//setTrigIntSel(hall_sensor,1,io);
		setExtTrig(hall_sensor,1,io);
    2dda:	460a      	mov	r2, r1
    2ddc:	2101      	movs	r1, #1
    2dde:	4b04      	ldr	r3, [pc, #16]	; (2df0 <triggerInitialize+0x1c>)
    2de0:	4798      	blx	r3
		//startMeasurement(hall_sensor, X_FLAG | Y_FLAG | Z_FLAG | T_FLAG, io);
		startMeasurement(hall_sensor, X_FLAG | Y_FLAG | Z_FLAG, io);
    2de2:	4622      	mov	r2, r4
    2de4:	210e      	movs	r1, #14
    2de6:	4628      	mov	r0, r5
    2de8:	4b02      	ldr	r3, [pc, #8]	; (2df4 <triggerInitialize+0x20>)
    2dea:	4798      	blx	r3
    2dec:	bd38      	pop	{r3, r4, r5, pc}
    2dee:	bf00      	nop
    2df0:	00002d75 	.word	0x00002d75
    2df4:	00002a95 	.word	0x00002a95

00002df8 <triggerSensor>:
}


void triggerSensor(uint16_t pulseTime)
{
    2df8:	b538      	push	{r3, r4, r5, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2dfa:	4c03      	ldr	r4, [pc, #12]	; (2e08 <triggerSensor+0x10>)
    2dfc:	2540      	movs	r5, #64	; 0x40
    2dfe:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(TRG,true);
	delay_us(pulseTime);
    2e00:	4b02      	ldr	r3, [pc, #8]	; (2e0c <triggerSensor+0x14>)
    2e02:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2e04:	6165      	str	r5, [r4, #20]
    2e06:	bd38      	pop	{r3, r4, r5, pc}
    2e08:	41008000 	.word	0x41008000
    2e0c:	000009a5 	.word	0x000009a5

00002e10 <triggerReadout>:
{
	triggerSensor(pulseTime);
};

uint8_t triggerReadout(struct MLX90393 *hall_sensor, struct io_descriptor *io)
{
    2e10:	b538      	push	{r3, r4, r5, lr}
    2e12:	4605      	mov	r5, r0
	//uint8_t status = readMeasurement(hall_sensor, X_FLAG | Y_FLAG | Z_FLAG | T_FLAG, io);
	uint8_t status = readMeasurement(hall_sensor, X_FLAG | Y_FLAG | Z_FLAG , io);
    2e14:	460a      	mov	r2, r1
    2e16:	210e      	movs	r1, #14
    2e18:	4b04      	ldr	r3, [pc, #16]	; (2e2c <triggerReadout+0x1c>)
    2e1a:	4798      	blx	r3
    2e1c:	4604      	mov	r4, r0
	convertRaw(hall_sensor);
    2e1e:	4628      	mov	r0, r5
    2e20:	4b03      	ldr	r3, [pc, #12]	; (2e30 <triggerReadout+0x20>)
    2e22:	4798      	blx	r3
	return checkStatus(status);
    2e24:	4620      	mov	r0, r4
    2e26:	4b03      	ldr	r3, [pc, #12]	; (2e34 <triggerReadout+0x24>)
    2e28:	4798      	blx	r3
};
    2e2a:	bd38      	pop	{r3, r4, r5, pc}
    2e2c:	0000246d 	.word	0x0000246d
    2e30:	00002589 	.word	0x00002589
    2e34:	00002abd 	.word	0x00002abd

00002e38 <triggerReadoutArray>:

uint8_t triggerReadoutArray(struct MLX90393 *hall_sensor_1, struct MLX90393 *hall_sensor_2, struct MLX90393 *hall_sensor_3, 
						    struct MLX90393 *hall_sensor_4, struct MLX90393 *hall_sensor_5, struct MLX90393 *hall_sensor_6, 
					        struct MLX90393 *hall_sensor_7, struct MLX90393 *hall_sensor_8, struct MLX90393 *hall_sensor_9,
					        struct io_descriptor *io)
{
    2e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2e3c:	b083      	sub	sp, #12
    2e3e:	4688      	mov	r8, r1
    2e40:	4617      	mov	r7, r2
    2e42:	461e      	mov	r6, r3
	uint8_t status1 = triggerReadout(hall_sensor_1,io);
    2e44:	9911      	ldr	r1, [sp, #68]	; 0x44
    2e46:	4c25      	ldr	r4, [pc, #148]	; (2edc <triggerReadoutArray+0xa4>)
    2e48:	47a0      	blx	r4
    2e4a:	4605      	mov	r5, r0
	uint8_t status2 = triggerReadout(hall_sensor_2,io);
    2e4c:	9911      	ldr	r1, [sp, #68]	; 0x44
    2e4e:	4640      	mov	r0, r8
    2e50:	47a0      	blx	r4
    2e52:	4683      	mov	fp, r0
	uint8_t status3 = triggerReadout(hall_sensor_3,io);
    2e54:	9911      	ldr	r1, [sp, #68]	; 0x44
    2e56:	4638      	mov	r0, r7
    2e58:	47a0      	blx	r4
    2e5a:	4682      	mov	sl, r0
	uint8_t status4 = triggerReadout(hall_sensor_4,io);
    2e5c:	9911      	ldr	r1, [sp, #68]	; 0x44
    2e5e:	4630      	mov	r0, r6
    2e60:	47a0      	blx	r4
    2e62:	4681      	mov	r9, r0
	uint8_t status5 = triggerReadout(hall_sensor_5,io);
    2e64:	9911      	ldr	r1, [sp, #68]	; 0x44
    2e66:	980c      	ldr	r0, [sp, #48]	; 0x30
    2e68:	47a0      	blx	r4
    2e6a:	4680      	mov	r8, r0
	uint8_t status6 = triggerReadout(hall_sensor_6,io);
    2e6c:	9911      	ldr	r1, [sp, #68]	; 0x44
    2e6e:	980d      	ldr	r0, [sp, #52]	; 0x34
    2e70:	47a0      	blx	r4
    2e72:	4607      	mov	r7, r0
	uint8_t status7 = triggerReadout(hall_sensor_7,io);
    2e74:	9911      	ldr	r1, [sp, #68]	; 0x44
    2e76:	980e      	ldr	r0, [sp, #56]	; 0x38
    2e78:	47a0      	blx	r4
    2e7a:	4606      	mov	r6, r0
	uint8_t status8 = triggerReadout(hall_sensor_8,io);
    2e7c:	9911      	ldr	r1, [sp, #68]	; 0x44
    2e7e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    2e80:	47a0      	blx	r4
    2e82:	9000      	str	r0, [sp, #0]
	uint8_t status9 = triggerReadout(hall_sensor_9,io);
    2e84:	9911      	ldr	r1, [sp, #68]	; 0x44
    2e86:	9810      	ldr	r0, [sp, #64]	; 0x40
    2e88:	47a0      	blx	r4
    2e8a:	9001      	str	r0, [sp, #4]
	
	return checkStatus(status1) | checkStatus(status2) | checkStatus(status3) | checkStatus(status4) | checkStatus(status5) | checkStatus(status6) | checkStatus(status7) | checkStatus(status8) | checkStatus(status9);
    2e8c:	4628      	mov	r0, r5
    2e8e:	4d14      	ldr	r5, [pc, #80]	; (2ee0 <triggerReadoutArray+0xa8>)
    2e90:	47a8      	blx	r5
    2e92:	4604      	mov	r4, r0
    2e94:	4658      	mov	r0, fp
    2e96:	47a8      	blx	r5
    2e98:	4304      	orrs	r4, r0
    2e9a:	b2e4      	uxtb	r4, r4
    2e9c:	4650      	mov	r0, sl
    2e9e:	47a8      	blx	r5
    2ea0:	4304      	orrs	r4, r0
    2ea2:	b2e4      	uxtb	r4, r4
    2ea4:	4648      	mov	r0, r9
    2ea6:	47a8      	blx	r5
    2ea8:	4304      	orrs	r4, r0
    2eaa:	b2e4      	uxtb	r4, r4
    2eac:	4640      	mov	r0, r8
    2eae:	47a8      	blx	r5
    2eb0:	4304      	orrs	r4, r0
    2eb2:	b2e4      	uxtb	r4, r4
    2eb4:	4638      	mov	r0, r7
    2eb6:	47a8      	blx	r5
    2eb8:	4304      	orrs	r4, r0
    2eba:	b2e4      	uxtb	r4, r4
    2ebc:	4630      	mov	r0, r6
    2ebe:	47a8      	blx	r5
    2ec0:	4304      	orrs	r4, r0
    2ec2:	b2e4      	uxtb	r4, r4
    2ec4:	9800      	ldr	r0, [sp, #0]
    2ec6:	47a8      	blx	r5
    2ec8:	4304      	orrs	r4, r0
    2eca:	b2e4      	uxtb	r4, r4
    2ecc:	9801      	ldr	r0, [sp, #4]
    2ece:	47a8      	blx	r5
    2ed0:	4320      	orrs	r0, r4
};
    2ed2:	b2c0      	uxtb	r0, r0
    2ed4:	b003      	add	sp, #12
    2ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2eda:	bf00      	nop
    2edc:	00002e11 	.word	0x00002e11
    2ee0:	00002abd 	.word	0x00002abd

00002ee4 <SensorArray_Init>:

void SensorArray_Init(struct MLX90393 *hall_sensor_1, struct MLX90393 *hall_sensor_2, struct MLX90393 *hall_sensor_3,
struct MLX90393 *hall_sensor_4, struct MLX90393 *hall_sensor_5, struct MLX90393 *hall_sensor_6,
struct MLX90393 *hall_sensor_7, struct MLX90393 *hall_sensor_8, struct MLX90393 *hall_sensor_9,
struct io_descriptor *io)
{
    2ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2ee8:	b083      	sub	sp, #12
    2eea:	4606      	mov	r6, r0
    2eec:	468b      	mov	fp, r1
    2eee:	4692      	mov	sl, r2
    2ef0:	4699      	mov	r9, r3
    2ef2:	9d11      	ldr	r5, [sp, #68]	; 0x44
	//bottom row left
	initialize(hall_sensor_1);
    2ef4:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 2fe4 <SensorArray_Init+0x100>
    2ef8:	47c0      	blx	r8
	begin(hall_sensor_1,1,0,0,false, io);
    2efa:	9501      	str	r5, [sp, #4]
    2efc:	2400      	movs	r4, #0
    2efe:	9400      	str	r4, [sp, #0]
    2f00:	4623      	mov	r3, r4
    2f02:	4622      	mov	r2, r4
    2f04:	2101      	movs	r1, #1
    2f06:	4630      	mov	r0, r6
    2f08:	4f34      	ldr	r7, [pc, #208]	; (2fdc <SensorArray_Init+0xf8>)
    2f0a:	47b8      	blx	r7
	triggerInitialize(hall_sensor_1, io);
    2f0c:	4629      	mov	r1, r5
    2f0e:	4630      	mov	r0, r6
    2f10:	4e33      	ldr	r6, [pc, #204]	; (2fe0 <SensorArray_Init+0xfc>)
    2f12:	47b0      	blx	r6
	
	//bottom row middle
	initialize(hall_sensor_2);
    2f14:	4658      	mov	r0, fp
    2f16:	47c0      	blx	r8
	begin(hall_sensor_2,1,0,1,false, io);
    2f18:	9501      	str	r5, [sp, #4]
    2f1a:	9400      	str	r4, [sp, #0]
    2f1c:	2301      	movs	r3, #1
    2f1e:	4622      	mov	r2, r4
    2f20:	4619      	mov	r1, r3
    2f22:	4658      	mov	r0, fp
    2f24:	47b8      	blx	r7
	triggerInitialize(hall_sensor_2, io);
    2f26:	4629      	mov	r1, r5
    2f28:	4658      	mov	r0, fp
    2f2a:	47b0      	blx	r6
	
	//bottom row right
	initialize(hall_sensor_3);
    2f2c:	4650      	mov	r0, sl
    2f2e:	47c0      	blx	r8
	begin(hall_sensor_3,1,1,0,false, io);
    2f30:	9501      	str	r5, [sp, #4]
    2f32:	9400      	str	r4, [sp, #0]
    2f34:	4623      	mov	r3, r4
    2f36:	2201      	movs	r2, #1
    2f38:	4611      	mov	r1, r2
    2f3a:	4650      	mov	r0, sl
    2f3c:	47b8      	blx	r7
	triggerInitialize(hall_sensor_3, io);
    2f3e:	4629      	mov	r1, r5
    2f40:	4650      	mov	r0, sl
    2f42:	47b0      	blx	r6
	
	//middle row left
	initialize(hall_sensor_4);
    2f44:	4648      	mov	r0, r9
    2f46:	47c0      	blx	r8
	begin(hall_sensor_4,2,0,0,false, io);
    2f48:	9501      	str	r5, [sp, #4]
    2f4a:	9400      	str	r4, [sp, #0]
    2f4c:	4623      	mov	r3, r4
    2f4e:	4622      	mov	r2, r4
    2f50:	2102      	movs	r1, #2
    2f52:	4648      	mov	r0, r9
    2f54:	47b8      	blx	r7
	triggerInitialize(hall_sensor_4, io);
    2f56:	4629      	mov	r1, r5
    2f58:	4648      	mov	r0, r9
    2f5a:	47b0      	blx	r6
	
	//middle row middle
	initialize(hall_sensor_5);
    2f5c:	980c      	ldr	r0, [sp, #48]	; 0x30
    2f5e:	47c0      	blx	r8
	begin(hall_sensor_5,2,0,1,false, io);
    2f60:	9501      	str	r5, [sp, #4]
    2f62:	9400      	str	r4, [sp, #0]
    2f64:	2301      	movs	r3, #1
    2f66:	4622      	mov	r2, r4
    2f68:	2102      	movs	r1, #2
    2f6a:	980c      	ldr	r0, [sp, #48]	; 0x30
    2f6c:	47b8      	blx	r7
	triggerInitialize(hall_sensor_5, io);
    2f6e:	4629      	mov	r1, r5
    2f70:	980c      	ldr	r0, [sp, #48]	; 0x30
    2f72:	47b0      	blx	r6
	
	//middle row right
	initialize(hall_sensor_6);
    2f74:	980d      	ldr	r0, [sp, #52]	; 0x34
    2f76:	47c0      	blx	r8
	begin(hall_sensor_6,2,1,0,false, io);
    2f78:	9501      	str	r5, [sp, #4]
    2f7a:	9400      	str	r4, [sp, #0]
    2f7c:	4623      	mov	r3, r4
    2f7e:	2201      	movs	r2, #1
    2f80:	2102      	movs	r1, #2
    2f82:	980d      	ldr	r0, [sp, #52]	; 0x34
    2f84:	47b8      	blx	r7
	triggerInitialize(hall_sensor_6, io);
    2f86:	4629      	mov	r1, r5
    2f88:	980d      	ldr	r0, [sp, #52]	; 0x34
    2f8a:	47b0      	blx	r6
	
	//top row left
	initialize(hall_sensor_7);
    2f8c:	980e      	ldr	r0, [sp, #56]	; 0x38
    2f8e:	47c0      	blx	r8
	begin(hall_sensor_7,3,0,0,false, io);
    2f90:	9501      	str	r5, [sp, #4]
    2f92:	9400      	str	r4, [sp, #0]
    2f94:	4623      	mov	r3, r4
    2f96:	4622      	mov	r2, r4
    2f98:	2103      	movs	r1, #3
    2f9a:	980e      	ldr	r0, [sp, #56]	; 0x38
    2f9c:	47b8      	blx	r7
	triggerInitialize(hall_sensor_7, io);
    2f9e:	4629      	mov	r1, r5
    2fa0:	980e      	ldr	r0, [sp, #56]	; 0x38
    2fa2:	47b0      	blx	r6
	
	//top row middle
	initialize(hall_sensor_8);
    2fa4:	980f      	ldr	r0, [sp, #60]	; 0x3c
    2fa6:	47c0      	blx	r8
	begin(hall_sensor_8,3,0,1,false, io);
    2fa8:	9501      	str	r5, [sp, #4]
    2faa:	9400      	str	r4, [sp, #0]
    2fac:	2301      	movs	r3, #1
    2fae:	4622      	mov	r2, r4
    2fb0:	2103      	movs	r1, #3
    2fb2:	980f      	ldr	r0, [sp, #60]	; 0x3c
    2fb4:	47b8      	blx	r7
	triggerInitialize(hall_sensor_8, io);
    2fb6:	4629      	mov	r1, r5
    2fb8:	980f      	ldr	r0, [sp, #60]	; 0x3c
    2fba:	47b0      	blx	r6
	
	//top row right
	initialize(hall_sensor_9);
    2fbc:	9810      	ldr	r0, [sp, #64]	; 0x40
    2fbe:	47c0      	blx	r8
	begin(hall_sensor_9,3,1,0,false, io);
    2fc0:	9501      	str	r5, [sp, #4]
    2fc2:	9400      	str	r4, [sp, #0]
    2fc4:	4623      	mov	r3, r4
    2fc6:	2201      	movs	r2, #1
    2fc8:	2103      	movs	r1, #3
    2fca:	9810      	ldr	r0, [sp, #64]	; 0x40
    2fcc:	47b8      	blx	r7
	triggerInitialize(hall_sensor_9, io);
    2fce:	4629      	mov	r1, r5
    2fd0:	9810      	ldr	r0, [sp, #64]	; 0x40
    2fd2:	47b0      	blx	r6
}
    2fd4:	b003      	add	sp, #12
    2fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2fda:	bf00      	nop
    2fdc:	00002cb1 	.word	0x00002cb1
    2fe0:	00002dd5 	.word	0x00002dd5
    2fe4:	00002329 	.word	0x00002329

00002fe8 <update_struct_values>:


void update_struct_values(struct sensorRow_Values *sensor_row, struct MLX90393 *hall_sensor_top, struct MLX90393 *hall_sensor_middle, struct MLX90393 *hall_sensor_bottom){
    2fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2fea:	4604      	mov	r4, r0
		//allocate every data to corresponding struct value
		sensor_row->b_x_top = hall_sensor_top->data.x;
    2fec:	edd1 7a13 	vldr	s15, [r1, #76]	; 0x4c
    2ff0:	edc0 7a00 	vstr	s15, [r0]
		sensor_row->b_y_top = hall_sensor_top->data.y;
    2ff4:	ed91 7a14 	vldr	s14, [r1, #80]	; 0x50
    2ff8:	ed80 7a03 	vstr	s14, [r0, #12]
		sensor_row->b_z_top = hall_sensor_top->data.z;
    2ffc:	6d49      	ldr	r1, [r1, #84]	; 0x54
    2ffe:	6181      	str	r1, [r0, #24]
		
		sensor_row->b_x_middle = hall_sensor_middle->data.x;
    3000:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
    3002:	6041      	str	r1, [r0, #4]
		sensor_row->b_y_middle = hall_sensor_middle->data.y;
    3004:	6d11      	ldr	r1, [r2, #80]	; 0x50
    3006:	6101      	str	r1, [r0, #16]
		sensor_row->b_z_middle = hall_sensor_middle->data.z;
    3008:	6d52      	ldr	r2, [r2, #84]	; 0x54
    300a:	61c2      	str	r2, [r0, #28]
		
		sensor_row->b_x_bottom = hall_sensor_bottom->data.x;
    300c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    300e:	6082      	str	r2, [r0, #8]
		sensor_row->b_y_bottom = hall_sensor_bottom->data.y;
    3010:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    3012:	6142      	str	r2, [r0, #20]
		sensor_row->b_z_bottom = hall_sensor_bottom->data.z;
    3014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    3016:	6203      	str	r3, [r0, #32]
		
		//Combine X and Y Axis Into Br
		sensor_row->b_r_top = (sensor_row->b_x_top*sensor_row->b_x_top) + (sensor_row->b_y_top*sensor_row->b_y_top);
    3018:	ee67 7aa7 	vmul.f32	s15, s15, s15
    301c:	ee27 7a07 	vmul.f32	s14, s14, s14
    3020:	ee77 7a87 	vadd.f32	s15, s15, s14
    3024:	edc0 7a09 	vstr	s15, [r0, #36]	; 0x24
		sensor_row->b_r_top = sqrt(sensor_row->b_r_top);
    3028:	4f16      	ldr	r7, [pc, #88]	; (3084 <update_struct_values+0x9c>)
    302a:	ee17 0a90 	vmov	r0, s15
    302e:	47b8      	blx	r7
    3030:	4e15      	ldr	r6, [pc, #84]	; (3088 <update_struct_values+0xa0>)
    3032:	47b0      	blx	r6
    3034:	4d15      	ldr	r5, [pc, #84]	; (308c <update_struct_values+0xa4>)
    3036:	47a8      	blx	r5
    3038:	6260      	str	r0, [r4, #36]	; 0x24

		sensor_row->b_r_middle = (sensor_row->b_x_middle*sensor_row->b_x_middle) + (sensor_row->b_y_middle*sensor_row->b_y_middle);
    303a:	edd4 7a01 	vldr	s15, [r4, #4]
    303e:	ee67 7aa7 	vmul.f32	s15, s15, s15
    3042:	ed94 7a04 	vldr	s14, [r4, #16]
    3046:	ee27 7a07 	vmul.f32	s14, s14, s14
    304a:	ee77 7a87 	vadd.f32	s15, s15, s14
    304e:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28
		sensor_row->b_r_middle = sqrt(sensor_row->b_r_middle);
    3052:	ee17 0a90 	vmov	r0, s15
    3056:	47b8      	blx	r7
    3058:	47b0      	blx	r6
    305a:	47a8      	blx	r5
    305c:	62a0      	str	r0, [r4, #40]	; 0x28
		
		sensor_row->b_r_bottom = (sensor_row->b_x_bottom*sensor_row->b_x_bottom) + (sensor_row->b_y_bottom *sensor_row->b_y_bottom );
    305e:	edd4 7a02 	vldr	s15, [r4, #8]
    3062:	ee67 7aa7 	vmul.f32	s15, s15, s15
    3066:	ed94 7a05 	vldr	s14, [r4, #20]
    306a:	ee27 7a07 	vmul.f32	s14, s14, s14
    306e:	ee77 7a87 	vadd.f32	s15, s15, s14
    3072:	edc4 7a0b 	vstr	s15, [r4, #44]	; 0x2c
		sensor_row->b_r_bottom = sqrt(sensor_row->b_r_bottom);
    3076:	ee17 0a90 	vmov	r0, s15
    307a:	47b8      	blx	r7
    307c:	47b0      	blx	r6
    307e:	47a8      	blx	r5
    3080:	62e0      	str	r0, [r4, #44]	; 0x2c
    3082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3084:	0000537d 	.word	0x0000537d
    3088:	000041a9 	.word	0x000041a9
    308c:	00005985 	.word	0x00005985

00003090 <mag_to_force>:
		sensor_row->b_r_bottom = sqrt(sensor_row->b_r_bottom);
		*/
}


void mag_to_force(struct sensorRow_Values *sensor_row){
    3090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3094:	ed2d 8b02 	vpush	{d8}
    3098:	b087      	sub	sp, #28
    309a:	4605      	mov	r5, r0
	
	sensor_row->force_x_top= 13.33 - (0.003288*sensor_row->b_x_top) + (0.003361*sensor_row->b_z_top) + (0.000000724*(exp2(sensor_row->b_x_top))) - (0.0000006201*(sensor_row->b_x_top*sensor_row->b_z_top)) + (0.0000002654*(exp2(sensor_row->b_z_top))) + (0.00000000004886*((exp2(sensor_row->b_x_top))*sensor_row->b_z_top)) - (0.0000000000242*(sensor_row->b_x_top*(exp2(sensor_row->b_z_top)))) + (0.000000000006595*((exp2(sensor_row->b_z_top))*sensor_row->b_z_top));
    309c:	4eae      	ldr	r6, [pc, #696]	; (3358 <mag_to_force+0x2c8>)
    309e:	6800      	ldr	r0, [r0, #0]
    30a0:	47b0      	blx	r6
    30a2:	4680      	mov	r8, r0
    30a4:	4689      	mov	r9, r1
    30a6:	4cad      	ldr	r4, [pc, #692]	; (335c <mag_to_force+0x2cc>)
    30a8:	a389      	add	r3, pc, #548	; (adr r3, 32d0 <mag_to_force+0x240>)
    30aa:	e9d3 2300 	ldrd	r2, r3, [r3]
    30ae:	47a0      	blx	r4
    30b0:	4fab      	ldr	r7, [pc, #684]	; (3360 <mag_to_force+0x2d0>)
    30b2:	4602      	mov	r2, r0
    30b4:	460b      	mov	r3, r1
    30b6:	a188      	add	r1, pc, #544	; (adr r1, 32d8 <mag_to_force+0x248>)
    30b8:	e9d1 0100 	ldrd	r0, r1, [r1]
    30bc:	47b8      	blx	r7
    30be:	e9cd 0100 	strd	r0, r1, [sp]
    30c2:	69a8      	ldr	r0, [r5, #24]
    30c4:	47b0      	blx	r6
    30c6:	a386      	add	r3, pc, #536	; (adr r3, 32e0 <mag_to_force+0x250>)
    30c8:	e9d3 2300 	ldrd	r2, r3, [r3]
    30cc:	47a0      	blx	r4
    30ce:	f8df a294 	ldr.w	sl, [pc, #660]	; 3364 <mag_to_force+0x2d4>
    30d2:	4602      	mov	r2, r0
    30d4:	460b      	mov	r3, r1
    30d6:	e9dd 0100 	ldrd	r0, r1, [sp]
    30da:	47d0      	blx	sl
    30dc:	e9cd 0100 	strd	r0, r1, [sp]
    30e0:	4640      	mov	r0, r8
    30e2:	4649      	mov	r1, r9
    30e4:	f8df b280 	ldr.w	fp, [pc, #640]	; 3368 <mag_to_force+0x2d8>
    30e8:	47d8      	blx	fp
    30ea:	a37f      	add	r3, pc, #508	; (adr r3, 32e8 <mag_to_force+0x258>)
    30ec:	e9d3 2300 	ldrd	r2, r3, [r3]
    30f0:	47a0      	blx	r4
    30f2:	4602      	mov	r2, r0
    30f4:	460b      	mov	r3, r1
    30f6:	e9dd 0100 	ldrd	r0, r1, [sp]
    30fa:	47d0      	blx	sl
    30fc:	4680      	mov	r8, r0
    30fe:	4689      	mov	r9, r1
    3100:	edd5 7a00 	vldr	s15, [r5]
    3104:	ed95 8a06 	vldr	s16, [r5, #24]
    3108:	ee67 7a88 	vmul.f32	s15, s15, s16
    310c:	ee17 0a90 	vmov	r0, s15
    3110:	47b0      	blx	r6
    3112:	a377      	add	r3, pc, #476	; (adr r3, 32f0 <mag_to_force+0x260>)
    3114:	e9d3 2300 	ldrd	r2, r3, [r3]
    3118:	47a0      	blx	r4
    311a:	4602      	mov	r2, r0
    311c:	460b      	mov	r3, r1
    311e:	4640      	mov	r0, r8
    3120:	4649      	mov	r1, r9
    3122:	47b8      	blx	r7
    3124:	4680      	mov	r8, r0
    3126:	4689      	mov	r9, r1
    3128:	ee18 0a10 	vmov	r0, s16
    312c:	47b0      	blx	r6
    312e:	47d8      	blx	fp
    3130:	a371      	add	r3, pc, #452	; (adr r3, 32f8 <mag_to_force+0x268>)
    3132:	e9d3 2300 	ldrd	r2, r3, [r3]
    3136:	47a0      	blx	r4
    3138:	4602      	mov	r2, r0
    313a:	460b      	mov	r3, r1
    313c:	4640      	mov	r0, r8
    313e:	4649      	mov	r1, r9
    3140:	47d0      	blx	sl
    3142:	4680      	mov	r8, r0
    3144:	4689      	mov	r9, r1
    3146:	6828      	ldr	r0, [r5, #0]
    3148:	47b0      	blx	r6
    314a:	47d8      	blx	fp
    314c:	e9cd 0100 	strd	r0, r1, [sp]
    3150:	69a8      	ldr	r0, [r5, #24]
    3152:	47b0      	blx	r6
    3154:	4602      	mov	r2, r0
    3156:	460b      	mov	r3, r1
    3158:	e9cd 2302 	strd	r2, r3, [sp, #8]
    315c:	e9dd 0100 	ldrd	r0, r1, [sp]
    3160:	47a0      	blx	r4
    3162:	a367      	add	r3, pc, #412	; (adr r3, 3300 <mag_to_force+0x270>)
    3164:	e9d3 2300 	ldrd	r2, r3, [r3]
    3168:	47a0      	blx	r4
    316a:	4602      	mov	r2, r0
    316c:	460b      	mov	r3, r1
    316e:	4640      	mov	r0, r8
    3170:	4649      	mov	r1, r9
    3172:	47d0      	blx	sl
    3174:	e9cd 0100 	strd	r0, r1, [sp]
    3178:	6828      	ldr	r0, [r5, #0]
    317a:	47b0      	blx	r6
    317c:	4680      	mov	r8, r0
    317e:	4689      	mov	r9, r1
    3180:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    3184:	47d8      	blx	fp
    3186:	4602      	mov	r2, r0
    3188:	460b      	mov	r3, r1
    318a:	4640      	mov	r0, r8
    318c:	4649      	mov	r1, r9
    318e:	47a0      	blx	r4
    3190:	a35d      	add	r3, pc, #372	; (adr r3, 3308 <mag_to_force+0x278>)
    3192:	e9d3 2300 	ldrd	r2, r3, [r3]
    3196:	47a0      	blx	r4
    3198:	4602      	mov	r2, r0
    319a:	460b      	mov	r3, r1
    319c:	e9dd 0100 	ldrd	r0, r1, [sp]
    31a0:	47b8      	blx	r7
    31a2:	4680      	mov	r8, r0
    31a4:	4689      	mov	r9, r1
    31a6:	69a8      	ldr	r0, [r5, #24]
    31a8:	47b0      	blx	r6
    31aa:	47d8      	blx	fp
    31ac:	e9cd 0100 	strd	r0, r1, [sp]
    31b0:	69a8      	ldr	r0, [r5, #24]
    31b2:	47b0      	blx	r6
    31b4:	4602      	mov	r2, r0
    31b6:	460b      	mov	r3, r1
    31b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
    31bc:	e9dd 0100 	ldrd	r0, r1, [sp]
    31c0:	47a0      	blx	r4
    31c2:	a353      	add	r3, pc, #332	; (adr r3, 3310 <mag_to_force+0x280>)
    31c4:	e9d3 2300 	ldrd	r2, r3, [r3]
    31c8:	47a0      	blx	r4
    31ca:	4602      	mov	r2, r0
    31cc:	460b      	mov	r3, r1
    31ce:	4640      	mov	r0, r8
    31d0:	4649      	mov	r1, r9
    31d2:	47d0      	blx	sl
    31d4:	f8df 8194 	ldr.w	r8, [pc, #404]	; 336c <mag_to_force+0x2dc>
    31d8:	47c0      	blx	r8
    31da:	6328      	str	r0, [r5, #48]	; 0x30
	sensor_row->force_y_top= 2.824 - (0.0004832*sensor_row->b_y_top) + (0.001006*sensor_row->b_z_top) + (0.000000521*(exp2(sensor_row->b_y_top))) - (0.0000003988*(sensor_row->b_y_top*sensor_row->b_z_top)) + (0.000000135*(exp2(sensor_row->b_z_top))) + (0.00000000003199*((exp2(sensor_row->b_y_top))*sensor_row->b_z_top)) - (0.0000000000218*(sensor_row->b_y_top*(exp2(sensor_row->b_z_top)))) + (0.000000000004829*((exp2(sensor_row->b_z_top))*sensor_row->b_z_top));
    31dc:	68e8      	ldr	r0, [r5, #12]
    31de:	47b0      	blx	r6
    31e0:	e9cd 0100 	strd	r0, r1, [sp]
    31e4:	a34c      	add	r3, pc, #304	; (adr r3, 3318 <mag_to_force+0x288>)
    31e6:	e9d3 2300 	ldrd	r2, r3, [r3]
    31ea:	47a0      	blx	r4
    31ec:	4602      	mov	r2, r0
    31ee:	460b      	mov	r3, r1
    31f0:	a14b      	add	r1, pc, #300	; (adr r1, 3320 <mag_to_force+0x290>)
    31f2:	e9d1 0100 	ldrd	r0, r1, [r1]
    31f6:	47b8      	blx	r7
    31f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
    31fc:	a34a      	add	r3, pc, #296	; (adr r3, 3328 <mag_to_force+0x298>)
    31fe:	e9d3 2300 	ldrd	r2, r3, [r3]
    3202:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    3206:	47a0      	blx	r4
    3208:	4602      	mov	r2, r0
    320a:	460b      	mov	r3, r1
    320c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3210:	47d0      	blx	sl
    3212:	e9cd 0102 	strd	r0, r1, [sp, #8]
    3216:	e9dd 0100 	ldrd	r0, r1, [sp]
    321a:	47d8      	blx	fp
    321c:	a344      	add	r3, pc, #272	; (adr r3, 3330 <mag_to_force+0x2a0>)
    321e:	e9d3 2300 	ldrd	r2, r3, [r3]
    3222:	47a0      	blx	r4
    3224:	4602      	mov	r2, r0
    3226:	460b      	mov	r3, r1
    3228:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    322c:	47d0      	blx	sl
    322e:	e9cd 0100 	strd	r0, r1, [sp]
    3232:	edd5 7a03 	vldr	s15, [r5, #12]
    3236:	ed95 8a06 	vldr	s16, [r5, #24]
    323a:	ee67 7a88 	vmul.f32	s15, s15, s16
    323e:	ee17 0a90 	vmov	r0, s15
    3242:	47b0      	blx	r6
    3244:	a33c      	add	r3, pc, #240	; (adr r3, 3338 <mag_to_force+0x2a8>)
    3246:	e9d3 2300 	ldrd	r2, r3, [r3]
    324a:	47a0      	blx	r4
    324c:	4602      	mov	r2, r0
    324e:	460b      	mov	r3, r1
    3250:	e9dd 0100 	ldrd	r0, r1, [sp]
    3254:	47b8      	blx	r7
    3256:	e9cd 0100 	strd	r0, r1, [sp]
    325a:	ee18 0a10 	vmov	r0, s16
    325e:	47b0      	blx	r6
    3260:	47d8      	blx	fp
    3262:	a337      	add	r3, pc, #220	; (adr r3, 3340 <mag_to_force+0x2b0>)
    3264:	e9d3 2300 	ldrd	r2, r3, [r3]
    3268:	47a0      	blx	r4
    326a:	4602      	mov	r2, r0
    326c:	460b      	mov	r3, r1
    326e:	e9dd 0100 	ldrd	r0, r1, [sp]
    3272:	47d0      	blx	sl
    3274:	e9cd 0104 	strd	r0, r1, [sp, #16]
    3278:	68e8      	ldr	r0, [r5, #12]
    327a:	47b0      	blx	r6
    327c:	47d8      	blx	fp
    327e:	e9cd 0100 	strd	r0, r1, [sp]
    3282:	69a8      	ldr	r0, [r5, #24]
    3284:	47b0      	blx	r6
    3286:	4602      	mov	r2, r0
    3288:	460b      	mov	r3, r1
    328a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    328e:	e9dd 0100 	ldrd	r0, r1, [sp]
    3292:	47a0      	blx	r4
    3294:	a32c      	add	r3, pc, #176	; (adr r3, 3348 <mag_to_force+0x2b8>)
    3296:	e9d3 2300 	ldrd	r2, r3, [r3]
    329a:	47a0      	blx	r4
    329c:	4602      	mov	r2, r0
    329e:	460b      	mov	r3, r1
    32a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    32a4:	47d0      	blx	sl
    32a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
    32aa:	68e8      	ldr	r0, [r5, #12]
    32ac:	47b0      	blx	r6
    32ae:	e9cd 0100 	strd	r0, r1, [sp]
    32b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    32b6:	47d8      	blx	fp
    32b8:	4602      	mov	r2, r0
    32ba:	460b      	mov	r3, r1
    32bc:	e9dd 0100 	ldrd	r0, r1, [sp]
    32c0:	47a0      	blx	r4
    32c2:	a323      	add	r3, pc, #140	; (adr r3, 3350 <mag_to_force+0x2c0>)
    32c4:	e9d3 2300 	ldrd	r2, r3, [r3]
    32c8:	47a0      	blx	r4
    32ca:	4602      	mov	r2, r0
    32cc:	460b      	mov	r3, r1
    32ce:	e04f      	b.n	3370 <mag_to_force+0x2e0>
    32d0:	8f041462 	.word	0x8f041462
    32d4:	3f6aef6f 	.word	0x3f6aef6f
    32d8:	c28f5c29 	.word	0xc28f5c29
    32dc:	402aa8f5 	.word	0x402aa8f5
    32e0:	229e9079 	.word	0x229e9079
    32e4:	3f6b8887 	.word	0x3f6b8887
    32e8:	d646eb6e 	.word	0xd646eb6e
    32ec:	3ea84b1c 	.word	0x3ea84b1c
    32f0:	521dd696 	.word	0x521dd696
    32f4:	3ea4ce9e 	.word	0x3ea4ce9e
    32f8:	8b46aa0f 	.word	0x8b46aa0f
    32fc:	3e91cf89 	.word	0x3e91cf89
    3300:	05b88164 	.word	0x05b88164
    3304:	3dcadc6f 	.word	0x3dcadc6f
    3308:	c6957207 	.word	0xc6957207
    330c:	3dba9bb1 	.word	0x3dba9bb1
    3310:	54aa19eb 	.word	0x54aa19eb
    3314:	3d9d014f 	.word	0x3d9d014f
    3318:	328a96c7 	.word	0x328a96c7
    331c:	3f3faac0 	.word	0x3f3faac0
    3320:	4fdf3b64 	.word	0x4fdf3b64
    3324:	4006978d 	.word	0x4006978d
    3328:	4662bae0 	.word	0x4662bae0
    332c:	3f507b78 	.word	0x3f507b78
    3330:	1dbb855a 	.word	0x1dbb855a
    3334:	3ea17b5b 	.word	0x3ea17b5b
    3338:	f2d94d7a 	.word	0xf2d94d7a
    333c:	3e9ac354 	.word	0x3e9ac354
    3340:	8ed8f651 	.word	0x8ed8f651
    3344:	3e821e90 	.word	0x3e821e90
    3348:	37757ffe 	.word	0x37757ffe
    334c:	3dc19631 	.word	0x3dc19631
    3350:	8cce8eea 	.word	0x8cce8eea
    3354:	3db7f827 	.word	0x3db7f827
    3358:	0000537d 	.word	0x0000537d
    335c:	00005425 	.word	0x00005425
    3360:	000050bd 	.word	0x000050bd
    3364:	000050c1 	.word	0x000050c1
    3368:	00003e9d 	.word	0x00003e9d
    336c:	00005985 	.word	0x00005985
    3370:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3374:	47b8      	blx	r7
    3376:	e9cd 0104 	strd	r0, r1, [sp, #16]
    337a:	69a8      	ldr	r0, [r5, #24]
    337c:	47b0      	blx	r6
    337e:	47d8      	blx	fp
    3380:	e9cd 0100 	strd	r0, r1, [sp]
    3384:	69a8      	ldr	r0, [r5, #24]
    3386:	47b0      	blx	r6
    3388:	4602      	mov	r2, r0
    338a:	460b      	mov	r3, r1
    338c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    3390:	e9dd 0100 	ldrd	r0, r1, [sp]
    3394:	47a0      	blx	r4
    3396:	a3ff      	add	r3, pc, #1020	; (adr r3, 3794 <mag_to_force+0x704>)
    3398:	e9d3 2300 	ldrd	r2, r3, [r3]
    339c:	47a0      	blx	r4
    339e:	4602      	mov	r2, r0
    33a0:	460b      	mov	r3, r1
    33a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    33a6:	47d0      	blx	sl
    33a8:	47c0      	blx	r8
    33aa:	63e8      	str	r0, [r5, #60]	; 0x3c
	sensor_row->force_z_top= 24.47 - (0.004608*sensor_row->b_r_top) + (0.006606*sensor_row->b_z_top) + (0.0000003998*(exp2(sensor_row->b_r_top))) - (0.0000006645*(sensor_row->b_r_top*sensor_row->b_z_top)) + (0.0000005293*(exp2(sensor_row->b_z_top))) + (0.000000000006865*((exp2(sensor_row->b_r_top))*sensor_row->b_z_top)) - (0.00000000002459*(sensor_row->b_r_top*(exp2(sensor_row->b_z_top)))) + (0.0000000000106*((exp2(sensor_row->b_z_top))*sensor_row->b_z_top));
    33ac:	6a68      	ldr	r0, [r5, #36]	; 0x24
    33ae:	47b0      	blx	r6
    33b0:	e9cd 0100 	strd	r0, r1, [sp]
    33b4:	a3f9      	add	r3, pc, #996	; (adr r3, 379c <mag_to_force+0x70c>)
    33b6:	e9d3 2300 	ldrd	r2, r3, [r3]
    33ba:	47a0      	blx	r4
    33bc:	4602      	mov	r2, r0
    33be:	460b      	mov	r3, r1
    33c0:	a1f8      	add	r1, pc, #992	; (adr r1, 37a4 <mag_to_force+0x714>)
    33c2:	e9d1 0100 	ldrd	r0, r1, [r1]
    33c6:	47b8      	blx	r7
    33c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
    33cc:	a3f7      	add	r3, pc, #988	; (adr r3, 37ac <mag_to_force+0x71c>)
    33ce:	e9d3 2300 	ldrd	r2, r3, [r3]
    33d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    33d6:	47a0      	blx	r4
    33d8:	4602      	mov	r2, r0
    33da:	460b      	mov	r3, r1
    33dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    33e0:	47d0      	blx	sl
    33e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
    33e6:	e9dd 0100 	ldrd	r0, r1, [sp]
    33ea:	47d8      	blx	fp
    33ec:	a3f1      	add	r3, pc, #964	; (adr r3, 37b4 <mag_to_force+0x724>)
    33ee:	e9d3 2300 	ldrd	r2, r3, [r3]
    33f2:	47a0      	blx	r4
    33f4:	4602      	mov	r2, r0
    33f6:	460b      	mov	r3, r1
    33f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    33fc:	47d0      	blx	sl
    33fe:	e9cd 0100 	strd	r0, r1, [sp]
    3402:	edd5 7a09 	vldr	s15, [r5, #36]	; 0x24
    3406:	ed95 8a06 	vldr	s16, [r5, #24]
    340a:	ee67 7a88 	vmul.f32	s15, s15, s16
    340e:	ee17 0a90 	vmov	r0, s15
    3412:	47b0      	blx	r6
    3414:	a3e9      	add	r3, pc, #932	; (adr r3, 37bc <mag_to_force+0x72c>)
    3416:	e9d3 2300 	ldrd	r2, r3, [r3]
    341a:	47a0      	blx	r4
    341c:	4602      	mov	r2, r0
    341e:	460b      	mov	r3, r1
    3420:	e9dd 0100 	ldrd	r0, r1, [sp]
    3424:	47b8      	blx	r7
    3426:	e9cd 0100 	strd	r0, r1, [sp]
    342a:	ee18 0a10 	vmov	r0, s16
    342e:	47b0      	blx	r6
    3430:	47d8      	blx	fp
    3432:	a3e4      	add	r3, pc, #912	; (adr r3, 37c4 <mag_to_force+0x734>)
    3434:	e9d3 2300 	ldrd	r2, r3, [r3]
    3438:	47a0      	blx	r4
    343a:	4602      	mov	r2, r0
    343c:	460b      	mov	r3, r1
    343e:	e9dd 0100 	ldrd	r0, r1, [sp]
    3442:	47d0      	blx	sl
    3444:	e9cd 0104 	strd	r0, r1, [sp, #16]
    3448:	6a68      	ldr	r0, [r5, #36]	; 0x24
    344a:	47b0      	blx	r6
    344c:	47d8      	blx	fp
    344e:	e9cd 0100 	strd	r0, r1, [sp]
    3452:	69a8      	ldr	r0, [r5, #24]
    3454:	47b0      	blx	r6
    3456:	4602      	mov	r2, r0
    3458:	460b      	mov	r3, r1
    345a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    345e:	e9dd 0100 	ldrd	r0, r1, [sp]
    3462:	47a0      	blx	r4
    3464:	a3d9      	add	r3, pc, #868	; (adr r3, 37cc <mag_to_force+0x73c>)
    3466:	e9d3 2300 	ldrd	r2, r3, [r3]
    346a:	47a0      	blx	r4
    346c:	4602      	mov	r2, r0
    346e:	460b      	mov	r3, r1
    3470:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3474:	47d0      	blx	sl
    3476:	e9cd 0104 	strd	r0, r1, [sp, #16]
    347a:	6a68      	ldr	r0, [r5, #36]	; 0x24
    347c:	47b0      	blx	r6
    347e:	e9cd 0100 	strd	r0, r1, [sp]
    3482:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    3486:	47d8      	blx	fp
    3488:	4602      	mov	r2, r0
    348a:	460b      	mov	r3, r1
    348c:	e9dd 0100 	ldrd	r0, r1, [sp]
    3490:	47a0      	blx	r4
    3492:	a3d0      	add	r3, pc, #832	; (adr r3, 37d4 <mag_to_force+0x744>)
    3494:	e9d3 2300 	ldrd	r2, r3, [r3]
    3498:	47a0      	blx	r4
    349a:	4602      	mov	r2, r0
    349c:	460b      	mov	r3, r1
    349e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    34a2:	47b8      	blx	r7
    34a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
    34a8:	69a8      	ldr	r0, [r5, #24]
    34aa:	47b0      	blx	r6
    34ac:	47d8      	blx	fp
    34ae:	e9cd 0100 	strd	r0, r1, [sp]
    34b2:	69a8      	ldr	r0, [r5, #24]
    34b4:	47b0      	blx	r6
    34b6:	4602      	mov	r2, r0
    34b8:	460b      	mov	r3, r1
    34ba:	e9dd 0100 	ldrd	r0, r1, [sp]
    34be:	47a0      	blx	r4
    34c0:	a3c6      	add	r3, pc, #792	; (adr r3, 37dc <mag_to_force+0x74c>)
    34c2:	e9d3 2300 	ldrd	r2, r3, [r3]
    34c6:	47a0      	blx	r4
    34c8:	4602      	mov	r2, r0
    34ca:	460b      	mov	r3, r1
    34cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    34d0:	47d0      	blx	sl
    34d2:	47c0      	blx	r8
    34d4:	64a8      	str	r0, [r5, #72]	; 0x48
	sensor_row->force_r_top= exp2(sensor_row->force_x_top) + exp2(sensor_row->force_y_top);
    34d6:	6b28      	ldr	r0, [r5, #48]	; 0x30
    34d8:	47b0      	blx	r6
    34da:	47d8      	blx	fp
    34dc:	e9cd 0100 	strd	r0, r1, [sp]
    34e0:	6be8      	ldr	r0, [r5, #60]	; 0x3c
    34e2:	47b0      	blx	r6
    34e4:	47d8      	blx	fp
    34e6:	4602      	mov	r2, r0
    34e8:	460b      	mov	r3, r1
    34ea:	e9dd 0100 	ldrd	r0, r1, [sp]
    34ee:	47d0      	blx	sl
    34f0:	47c0      	blx	r8
    34f2:	6568      	str	r0, [r5, #84]	; 0x54
	sensor_row->force_r_top = sqrt(sensor_row->force_r_top);
    34f4:	47b0      	blx	r6
    34f6:	4ba6      	ldr	r3, [pc, #664]	; (3790 <mag_to_force+0x700>)
    34f8:	4798      	blx	r3
    34fa:	47c0      	blx	r8
    34fc:	6568      	str	r0, [r5, #84]	; 0x54
	
	sensor_row->force_x_middle= 1.411 - (0.0002827*sensor_row->b_x_middle) + (0.0003494*sensor_row->b_z_middle) + (0.0000001662*(exp2(sensor_row->b_x_middle))) - (0.0000001945*(sensor_row->b_x_middle*sensor_row->b_z_middle)) + (0.00000003569*(exp2(sensor_row->b_z_middle))) + (0.0000000000112*((exp2(sensor_row->b_x_middle))*sensor_row->b_z_middle)) - (0.000000000009128*(sensor_row->b_x_middle*(exp2(sensor_row->b_z_middle)))) + (0.000000000001119*((exp2(sensor_row->b_z_middle))*sensor_row->b_z_middle));
    34fe:	6868      	ldr	r0, [r5, #4]
    3500:	47b0      	blx	r6
    3502:	e9cd 0100 	strd	r0, r1, [sp]
    3506:	a382      	add	r3, pc, #520	; (adr r3, 3710 <mag_to_force+0x680>)
    3508:	e9d3 2300 	ldrd	r2, r3, [r3]
    350c:	47a0      	blx	r4
    350e:	4602      	mov	r2, r0
    3510:	460b      	mov	r3, r1
    3512:	a181      	add	r1, pc, #516	; (adr r1, 3718 <mag_to_force+0x688>)
    3514:	e9d1 0100 	ldrd	r0, r1, [r1]
    3518:	47b8      	blx	r7
    351a:	e9cd 0102 	strd	r0, r1, [sp, #8]
    351e:	69e8      	ldr	r0, [r5, #28]
    3520:	47b0      	blx	r6
    3522:	a37f      	add	r3, pc, #508	; (adr r3, 3720 <mag_to_force+0x690>)
    3524:	e9d3 2300 	ldrd	r2, r3, [r3]
    3528:	47a0      	blx	r4
    352a:	4602      	mov	r2, r0
    352c:	460b      	mov	r3, r1
    352e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    3532:	47d0      	blx	sl
    3534:	e9cd 0102 	strd	r0, r1, [sp, #8]
    3538:	e9dd 0100 	ldrd	r0, r1, [sp]
    353c:	47d8      	blx	fp
    353e:	a37a      	add	r3, pc, #488	; (adr r3, 3728 <mag_to_force+0x698>)
    3540:	e9d3 2300 	ldrd	r2, r3, [r3]
    3544:	47a0      	blx	r4
    3546:	4602      	mov	r2, r0
    3548:	460b      	mov	r3, r1
    354a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    354e:	47d0      	blx	sl
    3550:	e9cd 0100 	strd	r0, r1, [sp]
    3554:	edd5 7a01 	vldr	s15, [r5, #4]
    3558:	ed95 8a07 	vldr	s16, [r5, #28]
    355c:	ee67 7a88 	vmul.f32	s15, s15, s16
    3560:	ee17 0a90 	vmov	r0, s15
    3564:	47b0      	blx	r6
    3566:	a372      	add	r3, pc, #456	; (adr r3, 3730 <mag_to_force+0x6a0>)
    3568:	e9d3 2300 	ldrd	r2, r3, [r3]
    356c:	47a0      	blx	r4
    356e:	4602      	mov	r2, r0
    3570:	460b      	mov	r3, r1
    3572:	e9dd 0100 	ldrd	r0, r1, [sp]
    3576:	47b8      	blx	r7
    3578:	e9cd 0100 	strd	r0, r1, [sp]
    357c:	ee18 0a10 	vmov	r0, s16
    3580:	47b0      	blx	r6
    3582:	47d8      	blx	fp
    3584:	a36c      	add	r3, pc, #432	; (adr r3, 3738 <mag_to_force+0x6a8>)
    3586:	e9d3 2300 	ldrd	r2, r3, [r3]
    358a:	47a0      	blx	r4
    358c:	4602      	mov	r2, r0
    358e:	460b      	mov	r3, r1
    3590:	e9dd 0100 	ldrd	r0, r1, [sp]
    3594:	47d0      	blx	sl
    3596:	e9cd 0104 	strd	r0, r1, [sp, #16]
    359a:	6868      	ldr	r0, [r5, #4]
    359c:	47b0      	blx	r6
    359e:	47d8      	blx	fp
    35a0:	e9cd 0100 	strd	r0, r1, [sp]
    35a4:	69e8      	ldr	r0, [r5, #28]
    35a6:	47b0      	blx	r6
    35a8:	4602      	mov	r2, r0
    35aa:	460b      	mov	r3, r1
    35ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
    35b0:	e9dd 0100 	ldrd	r0, r1, [sp]
    35b4:	47a0      	blx	r4
    35b6:	a362      	add	r3, pc, #392	; (adr r3, 3740 <mag_to_force+0x6b0>)
    35b8:	e9d3 2300 	ldrd	r2, r3, [r3]
    35bc:	47a0      	blx	r4
    35be:	4602      	mov	r2, r0
    35c0:	460b      	mov	r3, r1
    35c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    35c6:	47d0      	blx	sl
    35c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
    35cc:	6868      	ldr	r0, [r5, #4]
    35ce:	47b0      	blx	r6
    35d0:	e9cd 0100 	strd	r0, r1, [sp]
    35d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    35d8:	47d8      	blx	fp
    35da:	4602      	mov	r2, r0
    35dc:	460b      	mov	r3, r1
    35de:	e9dd 0100 	ldrd	r0, r1, [sp]
    35e2:	47a0      	blx	r4
    35e4:	a358      	add	r3, pc, #352	; (adr r3, 3748 <mag_to_force+0x6b8>)
    35e6:	e9d3 2300 	ldrd	r2, r3, [r3]
    35ea:	47a0      	blx	r4
    35ec:	4602      	mov	r2, r0
    35ee:	460b      	mov	r3, r1
    35f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    35f4:	47b8      	blx	r7
    35f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
    35fa:	69e8      	ldr	r0, [r5, #28]
    35fc:	47b0      	blx	r6
    35fe:	47d8      	blx	fp
    3600:	e9cd 0100 	strd	r0, r1, [sp]
    3604:	69e8      	ldr	r0, [r5, #28]
    3606:	47b0      	blx	r6
    3608:	4602      	mov	r2, r0
    360a:	460b      	mov	r3, r1
    360c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    3610:	e9dd 0100 	ldrd	r0, r1, [sp]
    3614:	47a0      	blx	r4
    3616:	a34e      	add	r3, pc, #312	; (adr r3, 3750 <mag_to_force+0x6c0>)
    3618:	e9d3 2300 	ldrd	r2, r3, [r3]
    361c:	47a0      	blx	r4
    361e:	4602      	mov	r2, r0
    3620:	460b      	mov	r3, r1
    3622:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3626:	47d0      	blx	sl
    3628:	47c0      	blx	r8
    362a:	6368      	str	r0, [r5, #52]	; 0x34
	sensor_row->force_y_middle= 7.812 - (0.004493*sensor_row->b_y_middle) + (0.002601*sensor_row->b_z_middle) - (0.0000001078*(exp2(sensor_row->b_y_middle))) - (0.0000007358*(sensor_row->b_y_middle*sensor_row->b_z_middle)) + (0.0000002632*(exp2(sensor_row->b_z_middle))) - (0.00000000001189*((exp2(sensor_row->b_y_middle))*sensor_row->b_z_middle)) - (0.00000000002614*(sensor_row->b_y_middle*(exp2(sensor_row->b_z_middle)))) + (0.000000000007836*((exp2(sensor_row->b_z_middle))*sensor_row->b_z_middle));
    362c:	6928      	ldr	r0, [r5, #16]
    362e:	47b0      	blx	r6
    3630:	e9cd 0100 	strd	r0, r1, [sp]
    3634:	a348      	add	r3, pc, #288	; (adr r3, 3758 <mag_to_force+0x6c8>)
    3636:	e9d3 2300 	ldrd	r2, r3, [r3]
    363a:	47a0      	blx	r4
    363c:	4602      	mov	r2, r0
    363e:	460b      	mov	r3, r1
    3640:	a147      	add	r1, pc, #284	; (adr r1, 3760 <mag_to_force+0x6d0>)
    3642:	e9d1 0100 	ldrd	r0, r1, [r1]
    3646:	47b8      	blx	r7
    3648:	e9cd 0104 	strd	r0, r1, [sp, #16]
    364c:	a346      	add	r3, pc, #280	; (adr r3, 3768 <mag_to_force+0x6d8>)
    364e:	e9d3 2300 	ldrd	r2, r3, [r3]
    3652:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    3656:	47a0      	blx	r4
    3658:	4602      	mov	r2, r0
    365a:	460b      	mov	r3, r1
    365c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3660:	47d0      	blx	sl
    3662:	e9cd 0102 	strd	r0, r1, [sp, #8]
    3666:	e9dd 0100 	ldrd	r0, r1, [sp]
    366a:	47d8      	blx	fp
    366c:	a340      	add	r3, pc, #256	; (adr r3, 3770 <mag_to_force+0x6e0>)
    366e:	e9d3 2300 	ldrd	r2, r3, [r3]
    3672:	47a0      	blx	r4
    3674:	4602      	mov	r2, r0
    3676:	460b      	mov	r3, r1
    3678:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    367c:	47b8      	blx	r7
    367e:	e9cd 0100 	strd	r0, r1, [sp]
    3682:	edd5 7a04 	vldr	s15, [r5, #16]
    3686:	ed95 8a07 	vldr	s16, [r5, #28]
    368a:	ee67 7a88 	vmul.f32	s15, s15, s16
    368e:	ee17 0a90 	vmov	r0, s15
    3692:	47b0      	blx	r6
    3694:	a338      	add	r3, pc, #224	; (adr r3, 3778 <mag_to_force+0x6e8>)
    3696:	e9d3 2300 	ldrd	r2, r3, [r3]
    369a:	47a0      	blx	r4
    369c:	4602      	mov	r2, r0
    369e:	460b      	mov	r3, r1
    36a0:	e9dd 0100 	ldrd	r0, r1, [sp]
    36a4:	47b8      	blx	r7
    36a6:	e9cd 0100 	strd	r0, r1, [sp]
    36aa:	ee18 0a10 	vmov	r0, s16
    36ae:	47b0      	blx	r6
    36b0:	47d8      	blx	fp
    36b2:	a333      	add	r3, pc, #204	; (adr r3, 3780 <mag_to_force+0x6f0>)
    36b4:	e9d3 2300 	ldrd	r2, r3, [r3]
    36b8:	47a0      	blx	r4
    36ba:	4602      	mov	r2, r0
    36bc:	460b      	mov	r3, r1
    36be:	e9dd 0100 	ldrd	r0, r1, [sp]
    36c2:	47d0      	blx	sl
    36c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
    36c8:	6928      	ldr	r0, [r5, #16]
    36ca:	47b0      	blx	r6
    36cc:	47d8      	blx	fp
    36ce:	e9cd 0100 	strd	r0, r1, [sp]
    36d2:	69e8      	ldr	r0, [r5, #28]
    36d4:	47b0      	blx	r6
    36d6:	4602      	mov	r2, r0
    36d8:	460b      	mov	r3, r1
    36da:	e9cd 2302 	strd	r2, r3, [sp, #8]
    36de:	e9dd 0100 	ldrd	r0, r1, [sp]
    36e2:	47a0      	blx	r4
    36e4:	a328      	add	r3, pc, #160	; (adr r3, 3788 <mag_to_force+0x6f8>)
    36e6:	e9d3 2300 	ldrd	r2, r3, [r3]
    36ea:	47a0      	blx	r4
    36ec:	4602      	mov	r2, r0
    36ee:	460b      	mov	r3, r1
    36f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    36f4:	47b8      	blx	r7
    36f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
    36fa:	6928      	ldr	r0, [r5, #16]
    36fc:	47b0      	blx	r6
    36fe:	e9cd 0100 	strd	r0, r1, [sp]
    3702:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    3706:	47d8      	blx	fp
    3708:	e06c      	b.n	37e4 <mag_to_force+0x754>
    370a:	bf00      	nop
    370c:	f3af 8000 	nop.w
    3710:	412c1a3a 	.word	0x412c1a3a
    3714:	3f3286eb 	.word	0x3f3286eb
    3718:	bc6a7efa 	.word	0xbc6a7efa
    371c:	3ff69374 	.word	0x3ff69374
    3720:	92beb405 	.word	0x92beb405
    3724:	3f36e5f5 	.word	0x3f36e5f5
    3728:	a908d438 	.word	0xa908d438
    372c:	3e864e96 	.word	0x3e864e96
    3730:	17c30410 	.word	0x17c30410
    3734:	3e8a1af8 	.word	0x3e8a1af8
    3738:	3d66d634 	.word	0x3d66d634
    373c:	3e632932 	.word	0x3e632932
    3740:	1b4047b2 	.word	0x1b4047b2
    3744:	3da8a10a 	.word	0x3da8a10a
    3748:	6fcf44ac 	.word	0x6fcf44ac
    374c:	3da4129b 	.word	0x3da4129b
    3750:	29e54c52 	.word	0x29e54c52
    3754:	3d73af87 	.word	0x3d73af87
    3758:	80f98fa3 	.word	0x80f98fa3
    375c:	3f726740 	.word	0x3f726740
    3760:	ed916873 	.word	0xed916873
    3764:	401f3f7c 	.word	0x401f3f7c
    3768:	3dfb0d52 	.word	0x3dfb0d52
    376c:	3f654eb1 	.word	0x3f654eb1
    3770:	a7d49e3c 	.word	0xa7d49e3c
    3774:	3e7ceff5 	.word	0x3e7ceff5
    3778:	4fba36fa 	.word	0x4fba36fa
    377c:	3ea8b079 	.word	0x3ea8b079
    3780:	d77b216a 	.word	0xd77b216a
    3784:	3e91a9bd 	.word	0x3e91a9bd
    3788:	9612a3e2 	.word	0x9612a3e2
    378c:	3daa2579 	.word	0x3daa2579
    3790:	000041a9 	.word	0x000041a9
    3794:	7c871c2d 	.word	0x7c871c2d
    3798:	3d953cf8 	.word	0x3d953cf8
    379c:	94ccab3f 	.word	0x94ccab3f
    37a0:	3f72dfd6 	.word	0x3f72dfd6
    37a4:	eb851eb8 	.word	0xeb851eb8
    37a8:	40387851 	.word	0x40387851
    37ac:	9f51697f 	.word	0x9f51697f
    37b0:	3f7b0ee4 	.word	0x3f7b0ee4
    37b4:	fec17451 	.word	0xfec17451
    37b8:	3e9ad482 	.word	0x3e9ad482
    37bc:	f40c67fe 	.word	0xf40c67fe
    37c0:	3ea64c02 	.word	0x3ea64c02
    37c4:	02588cee 	.word	0x02588cee
    37c8:	3ea1c2a7 	.word	0x3ea1c2a7
    37cc:	884399b8 	.word	0x884399b8
    37d0:	3d9e314d 	.word	0x3d9e314d
    37d4:	3cc5c3bb 	.word	0x3cc5c3bb
    37d8:	3dbb0978 	.word	0x3dbb0978
    37dc:	fe5cd623 	.word	0xfe5cd623
    37e0:	3da74f44 	.word	0x3da74f44
    37e4:	4602      	mov	r2, r0
    37e6:	460b      	mov	r3, r1
    37e8:	e9dd 0100 	ldrd	r0, r1, [sp]
    37ec:	47a0      	blx	r4
    37ee:	f20f 5378 	addw	r3, pc, #1400	; 0x578
    37f2:	e9d3 2300 	ldrd	r2, r3, [r3]
    37f6:	47a0      	blx	r4
    37f8:	4602      	mov	r2, r0
    37fa:	460b      	mov	r3, r1
    37fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3800:	47b8      	blx	r7
    3802:	e9cd 0104 	strd	r0, r1, [sp, #16]
    3806:	69e8      	ldr	r0, [r5, #28]
    3808:	47b0      	blx	r6
    380a:	47d8      	blx	fp
    380c:	e9cd 0100 	strd	r0, r1, [sp]
    3810:	69e8      	ldr	r0, [r5, #28]
    3812:	47b0      	blx	r6
    3814:	4602      	mov	r2, r0
    3816:	460b      	mov	r3, r1
    3818:	e9cd 2302 	strd	r2, r3, [sp, #8]
    381c:	e9dd 0100 	ldrd	r0, r1, [sp]
    3820:	47a0      	blx	r4
    3822:	f20f 534c 	addw	r3, pc, #1356	; 0x54c
    3826:	e9d3 2300 	ldrd	r2, r3, [r3]
    382a:	47a0      	blx	r4
    382c:	4602      	mov	r2, r0
    382e:	460b      	mov	r3, r1
    3830:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3834:	47d0      	blx	sl
    3836:	47c0      	blx	r8
    3838:	6428      	str	r0, [r5, #64]	; 0x40
	sensor_row->force_z_middle= 14.21 - (0.005789*sensor_row->b_r_middle) + (0.004071*sensor_row->b_z_middle) + (0.0000005279*(exp2(sensor_row->b_r_middle))) - (0.0000007658*(sensor_row->b_r_middle*sensor_row->b_z_middle)) + (0.0000003383*(exp2(sensor_row->b_z_middle))) + (0.00000000001514*((exp2(sensor_row->b_r_middle))*sensor_row->b_z_middle)) - (0.00000000002614*(sensor_row->b_r_middle*(exp2(sensor_row->b_z_middle)))) + (0.000000000006038*((exp2(sensor_row->b_z_middle))*sensor_row->b_z_middle));
    383a:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    383c:	47b0      	blx	r6
    383e:	4680      	mov	r8, r0
    3840:	4689      	mov	r9, r1
    3842:	f20f 5334 	addw	r3, pc, #1332	; 0x534
    3846:	e9d3 2300 	ldrd	r2, r3, [r3]
    384a:	47a0      	blx	r4
    384c:	4602      	mov	r2, r0
    384e:	460b      	mov	r3, r1
    3850:	f20f 512c 	addw	r1, pc, #1324	; 0x52c
    3854:	e9d1 0100 	ldrd	r0, r1, [r1]
    3858:	47b8      	blx	r7
    385a:	e9cd 0100 	strd	r0, r1, [sp]
    385e:	f20f 5328 	addw	r3, pc, #1320	; 0x528
    3862:	e9d3 2300 	ldrd	r2, r3, [r3]
    3866:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    386a:	47a0      	blx	r4
    386c:	4602      	mov	r2, r0
    386e:	460b      	mov	r3, r1
    3870:	e9dd 0100 	ldrd	r0, r1, [sp]
    3874:	47d0      	blx	sl
    3876:	e9cd 0100 	strd	r0, r1, [sp]
    387a:	4640      	mov	r0, r8
    387c:	4649      	mov	r1, r9
    387e:	47d8      	blx	fp
    3880:	f20f 530c 	addw	r3, pc, #1292	; 0x50c
    3884:	e9d3 2300 	ldrd	r2, r3, [r3]
    3888:	47a0      	blx	r4
    388a:	4602      	mov	r2, r0
    388c:	460b      	mov	r3, r1
    388e:	e9dd 0100 	ldrd	r0, r1, [sp]
    3892:	47d0      	blx	sl
    3894:	4680      	mov	r8, r0
    3896:	4689      	mov	r9, r1
    3898:	edd5 7a0a 	vldr	s15, [r5, #40]	; 0x28
    389c:	ed95 8a07 	vldr	s16, [r5, #28]
    38a0:	ee67 7a88 	vmul.f32	s15, s15, s16
    38a4:	ee17 0a90 	vmov	r0, s15
    38a8:	47b0      	blx	r6
    38aa:	f20f 43ec 	addw	r3, pc, #1260	; 0x4ec
    38ae:	e9d3 2300 	ldrd	r2, r3, [r3]
    38b2:	47a0      	blx	r4
    38b4:	4602      	mov	r2, r0
    38b6:	460b      	mov	r3, r1
    38b8:	4640      	mov	r0, r8
    38ba:	4649      	mov	r1, r9
    38bc:	47b8      	blx	r7
    38be:	4680      	mov	r8, r0
    38c0:	4689      	mov	r9, r1
    38c2:	ee18 0a10 	vmov	r0, s16
    38c6:	47b0      	blx	r6
    38c8:	47d8      	blx	fp
    38ca:	f20f 43d4 	addw	r3, pc, #1236	; 0x4d4
    38ce:	e9d3 2300 	ldrd	r2, r3, [r3]
    38d2:	47a0      	blx	r4
    38d4:	4657      	mov	r7, sl
    38d6:	4602      	mov	r2, r0
    38d8:	460b      	mov	r3, r1
    38da:	4640      	mov	r0, r8
    38dc:	4649      	mov	r1, r9
    38de:	47d0      	blx	sl
    38e0:	4680      	mov	r8, r0
    38e2:	4689      	mov	r9, r1
    38e4:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    38e6:	47b0      	blx	r6
    38e8:	47d8      	blx	fp
    38ea:	e9cd 0100 	strd	r0, r1, [sp]
    38ee:	69e8      	ldr	r0, [r5, #28]
    38f0:	47b0      	blx	r6
    38f2:	4602      	mov	r2, r0
    38f4:	460b      	mov	r3, r1
    38f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
    38fa:	e9dd 0100 	ldrd	r0, r1, [sp]
    38fe:	47a0      	blx	r4
    3900:	f20f 43a4 	addw	r3, pc, #1188	; 0x4a4
    3904:	e9d3 2300 	ldrd	r2, r3, [r3]
    3908:	47a0      	blx	r4
    390a:	4602      	mov	r2, r0
    390c:	460b      	mov	r3, r1
    390e:	4640      	mov	r0, r8
    3910:	4649      	mov	r1, r9
    3912:	47d0      	blx	sl
    3914:	e9cd 0100 	strd	r0, r1, [sp]
    3918:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    391a:	47b0      	blx	r6
    391c:	4680      	mov	r8, r0
    391e:	4689      	mov	r9, r1
    3920:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    3924:	47d8      	blx	fp
    3926:	4602      	mov	r2, r0
    3928:	460b      	mov	r3, r1
    392a:	4640      	mov	r0, r8
    392c:	4649      	mov	r1, r9
    392e:	47a0      	blx	r4
    3930:	f20f 4334 	addw	r3, pc, #1076	; 0x434
    3934:	e9d3 2300 	ldrd	r2, r3, [r3]
    3938:	47a0      	blx	r4
    393a:	f8df a554 	ldr.w	sl, [pc, #1364]	; 3e90 <mag_to_force+0xe00>
    393e:	4602      	mov	r2, r0
    3940:	460b      	mov	r3, r1
    3942:	e9dd 0100 	ldrd	r0, r1, [sp]
    3946:	47d0      	blx	sl
    3948:	e9cd 0100 	strd	r0, r1, [sp]
    394c:	69e8      	ldr	r0, [r5, #28]
    394e:	47b0      	blx	r6
    3950:	47d8      	blx	fp
    3952:	4680      	mov	r8, r0
    3954:	4689      	mov	r9, r1
    3956:	69e8      	ldr	r0, [r5, #28]
    3958:	47b0      	blx	r6
    395a:	4602      	mov	r2, r0
    395c:	460b      	mov	r3, r1
    395e:	4640      	mov	r0, r8
    3960:	4649      	mov	r1, r9
    3962:	47a0      	blx	r4
    3964:	f20f 4348 	addw	r3, pc, #1096	; 0x448
    3968:	e9d3 2300 	ldrd	r2, r3, [r3]
    396c:	47a0      	blx	r4
    396e:	4602      	mov	r2, r0
    3970:	460b      	mov	r3, r1
    3972:	e9dd 0100 	ldrd	r0, r1, [sp]
    3976:	47b8      	blx	r7
    3978:	f8df 8518 	ldr.w	r8, [pc, #1304]	; 3e94 <mag_to_force+0xe04>
    397c:	47c0      	blx	r8
    397e:	64e8      	str	r0, [r5, #76]	; 0x4c
	sensor_row->force_r_middle= exp2(sensor_row->force_x_middle) + exp2(sensor_row->force_y_middle);
    3980:	6b68      	ldr	r0, [r5, #52]	; 0x34
    3982:	47b0      	blx	r6
    3984:	47d8      	blx	fp
    3986:	e9cd 0100 	strd	r0, r1, [sp]
    398a:	6c28      	ldr	r0, [r5, #64]	; 0x40
    398c:	47b0      	blx	r6
    398e:	47d8      	blx	fp
    3990:	4602      	mov	r2, r0
    3992:	460b      	mov	r3, r1
    3994:	e9dd 0100 	ldrd	r0, r1, [sp]
    3998:	47b8      	blx	r7
    399a:	47c0      	blx	r8
    399c:	65a8      	str	r0, [r5, #88]	; 0x58
	sensor_row->force_r_middle = sqrt(sensor_row->force_r_middle);
    399e:	47b0      	blx	r6
    39a0:	f8df 94f4 	ldr.w	r9, [pc, #1268]	; 3e98 <mag_to_force+0xe08>
    39a4:	47c8      	blx	r9
    39a6:	47c0      	blx	r8
    39a8:	65a8      	str	r0, [r5, #88]	; 0x58
	
	
	sensor_row->force_x_bottom= -10.33 - (0.003475*sensor_row->b_x_bottom) - (0.003007 *sensor_row->b_z_bottom) - (0.0000006456*(exp2(sensor_row->b_x_bottom))) - (0.0000007356*(sensor_row->b_x_bottom*sensor_row->b_z_bottom)) - (0.0000002724*(exp2(sensor_row->b_z_bottom))) - (0.00000000004405*((exp2(sensor_row->b_x_bottom))*sensor_row->b_z_bottom)) - (0.00000000003177*(sensor_row->b_x_bottom*(exp2(sensor_row->b_z_bottom)))) - (0.00000000000747*((exp2(sensor_row->b_z_bottom))*sensor_row->b_z_bottom));
    39aa:	68a8      	ldr	r0, [r5, #8]
    39ac:	47b0      	blx	r6
    39ae:	e9cd 0100 	strd	r0, r1, [sp]
    39b2:	f20f 4304 	addw	r3, pc, #1028	; 0x404
    39b6:	e9d3 2300 	ldrd	r2, r3, [r3]
    39ba:	47a0      	blx	r4
    39bc:	4602      	mov	r2, r0
    39be:	460b      	mov	r3, r1
    39c0:	a1ff      	add	r1, pc, #1020	; (adr r1, 3dc0 <mag_to_force+0xd30>)
    39c2:	e9d1 0100 	ldrd	r0, r1, [r1]
    39c6:	47d0      	blx	sl
    39c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
    39cc:	6a28      	ldr	r0, [r5, #32]
    39ce:	47b0      	blx	r6
    39d0:	a3fd      	add	r3, pc, #1012	; (adr r3, 3dc8 <mag_to_force+0xd38>)
    39d2:	e9d3 2300 	ldrd	r2, r3, [r3]
    39d6:	47a0      	blx	r4
    39d8:	4602      	mov	r2, r0
    39da:	460b      	mov	r3, r1
    39dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    39e0:	47d0      	blx	sl
    39e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
    39e6:	e9dd 0100 	ldrd	r0, r1, [sp]
    39ea:	47d8      	blx	fp
    39ec:	a3f8      	add	r3, pc, #992	; (adr r3, 3dd0 <mag_to_force+0xd40>)
    39ee:	e9d3 2300 	ldrd	r2, r3, [r3]
    39f2:	47a0      	blx	r4
    39f4:	4602      	mov	r2, r0
    39f6:	460b      	mov	r3, r1
    39f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    39fc:	47d0      	blx	sl
    39fe:	e9cd 0100 	strd	r0, r1, [sp]
    3a02:	edd5 7a02 	vldr	s15, [r5, #8]
    3a06:	ed95 8a08 	vldr	s16, [r5, #32]
    3a0a:	ee67 7a88 	vmul.f32	s15, s15, s16
    3a0e:	ee17 0a90 	vmov	r0, s15
    3a12:	47b0      	blx	r6
    3a14:	a3f0      	add	r3, pc, #960	; (adr r3, 3dd8 <mag_to_force+0xd48>)
    3a16:	e9d3 2300 	ldrd	r2, r3, [r3]
    3a1a:	47a0      	blx	r4
    3a1c:	4602      	mov	r2, r0
    3a1e:	460b      	mov	r3, r1
    3a20:	e9dd 0100 	ldrd	r0, r1, [sp]
    3a24:	47d0      	blx	sl
    3a26:	e9cd 0100 	strd	r0, r1, [sp]
    3a2a:	ee18 0a10 	vmov	r0, s16
    3a2e:	47b0      	blx	r6
    3a30:	47d8      	blx	fp
    3a32:	a3eb      	add	r3, pc, #940	; (adr r3, 3de0 <mag_to_force+0xd50>)
    3a34:	e9d3 2300 	ldrd	r2, r3, [r3]
    3a38:	47a0      	blx	r4
    3a3a:	4602      	mov	r2, r0
    3a3c:	460b      	mov	r3, r1
    3a3e:	e9dd 0100 	ldrd	r0, r1, [sp]
    3a42:	47d0      	blx	sl
    3a44:	e9cd 0104 	strd	r0, r1, [sp, #16]
    3a48:	68a8      	ldr	r0, [r5, #8]
    3a4a:	47b0      	blx	r6
    3a4c:	47d8      	blx	fp
    3a4e:	e9cd 0100 	strd	r0, r1, [sp]
    3a52:	6a28      	ldr	r0, [r5, #32]
    3a54:	47b0      	blx	r6
    3a56:	4602      	mov	r2, r0
    3a58:	460b      	mov	r3, r1
    3a5a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    3a5e:	e9dd 0100 	ldrd	r0, r1, [sp]
    3a62:	47a0      	blx	r4
    3a64:	a3e0      	add	r3, pc, #896	; (adr r3, 3de8 <mag_to_force+0xd58>)
    3a66:	e9d3 2300 	ldrd	r2, r3, [r3]
    3a6a:	47a0      	blx	r4
    3a6c:	4602      	mov	r2, r0
    3a6e:	460b      	mov	r3, r1
    3a70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3a74:	47d0      	blx	sl
    3a76:	e9cd 0104 	strd	r0, r1, [sp, #16]
    3a7a:	68a8      	ldr	r0, [r5, #8]
    3a7c:	47b0      	blx	r6
    3a7e:	e9cd 0100 	strd	r0, r1, [sp]
    3a82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    3a86:	47d8      	blx	fp
    3a88:	4602      	mov	r2, r0
    3a8a:	460b      	mov	r3, r1
    3a8c:	e9dd 0100 	ldrd	r0, r1, [sp]
    3a90:	47a0      	blx	r4
    3a92:	a3d7      	add	r3, pc, #860	; (adr r3, 3df0 <mag_to_force+0xd60>)
    3a94:	e9d3 2300 	ldrd	r2, r3, [r3]
    3a98:	47a0      	blx	r4
    3a9a:	4602      	mov	r2, r0
    3a9c:	460b      	mov	r3, r1
    3a9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3aa2:	47d0      	blx	sl
    3aa4:	e9cd 0104 	strd	r0, r1, [sp, #16]
    3aa8:	6a28      	ldr	r0, [r5, #32]
    3aaa:	47b0      	blx	r6
    3aac:	47d8      	blx	fp
    3aae:	e9cd 0100 	strd	r0, r1, [sp]
    3ab2:	6a28      	ldr	r0, [r5, #32]
    3ab4:	47b0      	blx	r6
    3ab6:	4602      	mov	r2, r0
    3ab8:	460b      	mov	r3, r1
    3aba:	e9cd 2302 	strd	r2, r3, [sp, #8]
    3abe:	e9dd 0100 	ldrd	r0, r1, [sp]
    3ac2:	47a0      	blx	r4
    3ac4:	a3cc      	add	r3, pc, #816	; (adr r3, 3df8 <mag_to_force+0xd68>)
    3ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
    3aca:	47a0      	blx	r4
    3acc:	4602      	mov	r2, r0
    3ace:	460b      	mov	r3, r1
    3ad0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3ad4:	47d0      	blx	sl
    3ad6:	47c0      	blx	r8
    3ad8:	63a8      	str	r0, [r5, #56]	; 0x38
	sensor_row->force_y_bottom= -2.141 + (0.002644*sensor_row->b_y_bottom) - (0.000585*sensor_row->b_z_bottom) + (0.0000005642*(exp2(sensor_row->b_y_bottom))) + (0.0000001582*(sensor_row->b_y_bottom*sensor_row->b_z_bottom)) - (0.00000003274*(exp2(sensor_row->b_z_bottom))) + (0.00000000004031*((exp2(sensor_row->b_y_bottom))*sensor_row->b_z_bottom)) + (0.000000000000689*(sensor_row->b_y_bottom*(exp2(sensor_row->b_z_bottom)))) - (0.0000000000005236*((exp2(sensor_row->b_z_bottom))*sensor_row->b_z_bottom));
    3ada:	6968      	ldr	r0, [r5, #20]
    3adc:	47b0      	blx	r6
    3ade:	e9cd 0100 	strd	r0, r1, [sp]
    3ae2:	a3c7      	add	r3, pc, #796	; (adr r3, 3e00 <mag_to_force+0xd70>)
    3ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
    3ae8:	47a0      	blx	r4
    3aea:	a3c7      	add	r3, pc, #796	; (adr r3, 3e08 <mag_to_force+0xd78>)
    3aec:	e9d3 2300 	ldrd	r2, r3, [r3]
    3af0:	47d0      	blx	sl
    3af2:	e9cd 0104 	strd	r0, r1, [sp, #16]
    3af6:	a3c6      	add	r3, pc, #792	; (adr r3, 3e10 <mag_to_force+0xd80>)
    3af8:	e9d3 2300 	ldrd	r2, r3, [r3]
    3afc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    3b00:	47a0      	blx	r4
    3b02:	4602      	mov	r2, r0
    3b04:	460b      	mov	r3, r1
    3b06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3b0a:	47d0      	blx	sl
    3b0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
    3b10:	e9dd 0100 	ldrd	r0, r1, [sp]
    3b14:	47d8      	blx	fp
    3b16:	a3c0      	add	r3, pc, #768	; (adr r3, 3e18 <mag_to_force+0xd88>)
    3b18:	e9d3 2300 	ldrd	r2, r3, [r3]
    3b1c:	47a0      	blx	r4
    3b1e:	4602      	mov	r2, r0
    3b20:	460b      	mov	r3, r1
    3b22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    3b26:	47b8      	blx	r7
    3b28:	e9cd 0100 	strd	r0, r1, [sp]
    3b2c:	edd5 7a05 	vldr	s15, [r5, #20]
    3b30:	ed95 8a08 	vldr	s16, [r5, #32]
    3b34:	ee67 7a88 	vmul.f32	s15, s15, s16
    3b38:	ee17 0a90 	vmov	r0, s15
    3b3c:	47b0      	blx	r6
    3b3e:	a3b8      	add	r3, pc, #736	; (adr r3, 3e20 <mag_to_force+0xd90>)
    3b40:	e9d3 2300 	ldrd	r2, r3, [r3]
    3b44:	47a0      	blx	r4
    3b46:	4602      	mov	r2, r0
    3b48:	460b      	mov	r3, r1
    3b4a:	e9dd 0100 	ldrd	r0, r1, [sp]
    3b4e:	47b8      	blx	r7
    3b50:	e9cd 0100 	strd	r0, r1, [sp]
    3b54:	ee18 0a10 	vmov	r0, s16
    3b58:	47b0      	blx	r6
    3b5a:	47d8      	blx	fp
    3b5c:	a3b2      	add	r3, pc, #712	; (adr r3, 3e28 <mag_to_force+0xd98>)
    3b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
    3b62:	47a0      	blx	r4
    3b64:	4602      	mov	r2, r0
    3b66:	460b      	mov	r3, r1
    3b68:	e9dd 0100 	ldrd	r0, r1, [sp]
    3b6c:	47d0      	blx	sl
    3b6e:	e9cd 0104 	strd	r0, r1, [sp, #16]
    3b72:	6968      	ldr	r0, [r5, #20]
    3b74:	47b0      	blx	r6
    3b76:	47d8      	blx	fp
    3b78:	e9cd 0100 	strd	r0, r1, [sp]
    3b7c:	6a28      	ldr	r0, [r5, #32]
    3b7e:	47b0      	blx	r6
    3b80:	4602      	mov	r2, r0
    3b82:	460b      	mov	r3, r1
    3b84:	e9cd 2302 	strd	r2, r3, [sp, #8]
    3b88:	e9dd 0100 	ldrd	r0, r1, [sp]
    3b8c:	47a0      	blx	r4
    3b8e:	a3a8      	add	r3, pc, #672	; (adr r3, 3e30 <mag_to_force+0xda0>)
    3b90:	e9d3 2300 	ldrd	r2, r3, [r3]
    3b94:	47a0      	blx	r4
    3b96:	4602      	mov	r2, r0
    3b98:	460b      	mov	r3, r1
    3b9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3b9e:	47b8      	blx	r7
    3ba0:	e9cd 0104 	strd	r0, r1, [sp, #16]
    3ba4:	6968      	ldr	r0, [r5, #20]
    3ba6:	47b0      	blx	r6
    3ba8:	e9cd 0100 	strd	r0, r1, [sp]
    3bac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    3bb0:	47d8      	blx	fp
    3bb2:	4602      	mov	r2, r0
    3bb4:	460b      	mov	r3, r1
    3bb6:	e9dd 0100 	ldrd	r0, r1, [sp]
    3bba:	47a0      	blx	r4
    3bbc:	a39e      	add	r3, pc, #632	; (adr r3, 3e38 <mag_to_force+0xda8>)
    3bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
    3bc2:	47a0      	blx	r4
    3bc4:	4602      	mov	r2, r0
    3bc6:	460b      	mov	r3, r1
    3bc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3bcc:	47b8      	blx	r7
    3bce:	e9cd 0104 	strd	r0, r1, [sp, #16]
    3bd2:	6a28      	ldr	r0, [r5, #32]
    3bd4:	47b0      	blx	r6
    3bd6:	47d8      	blx	fp
    3bd8:	e9cd 0100 	strd	r0, r1, [sp]
    3bdc:	6a28      	ldr	r0, [r5, #32]
    3bde:	47b0      	blx	r6
    3be0:	4602      	mov	r2, r0
    3be2:	460b      	mov	r3, r1
    3be4:	e9cd 2302 	strd	r2, r3, [sp, #8]
    3be8:	e9dd 0100 	ldrd	r0, r1, [sp]
    3bec:	47a0      	blx	r4
    3bee:	a394      	add	r3, pc, #592	; (adr r3, 3e40 <mag_to_force+0xdb0>)
    3bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
    3bf4:	47a0      	blx	r4
    3bf6:	4602      	mov	r2, r0
    3bf8:	460b      	mov	r3, r1
    3bfa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3bfe:	47d0      	blx	sl
    3c00:	47c0      	blx	r8
    3c02:	6468      	str	r0, [r5, #68]	; 0x44
	sensor_row->force_z_bottom= 25.61 - (0.005403*sensor_row->b_r_bottom) + (0.007253*sensor_row->b_z_bottom) + (0.000001078*(exp2(sensor_row->b_r_bottom))) - (0.0000006989*sensor_row->b_r_bottom*sensor_row->b_z_bottom) + (0.0000006109*(exp2(sensor_row->b_z_bottom))) + (0.00000000005541*(exp2(sensor_row->b_r_bottom))*sensor_row->b_z_bottom) - (0.00000000002099*sensor_row->b_r_bottom*(exp2(sensor_row->b_z_bottom))) + (0.00000000001312*(exp2(sensor_row->b_z_bottom))*sensor_row->b_z_bottom);
    3c04:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
    3c06:	47b0      	blx	r6
    3c08:	e9cd 0100 	strd	r0, r1, [sp]
    3c0c:	a38e      	add	r3, pc, #568	; (adr r3, 3e48 <mag_to_force+0xdb8>)
    3c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
    3c12:	47a0      	blx	r4
    3c14:	4602      	mov	r2, r0
    3c16:	460b      	mov	r3, r1
    3c18:	a18d      	add	r1, pc, #564	; (adr r1, 3e50 <mag_to_force+0xdc0>)
    3c1a:	e9d1 0100 	ldrd	r0, r1, [r1]
    3c1e:	47d0      	blx	sl
    3c20:	e9cd 0104 	strd	r0, r1, [sp, #16]
    3c24:	a38c      	add	r3, pc, #560	; (adr r3, 3e58 <mag_to_force+0xdc8>)
    3c26:	e9d3 2300 	ldrd	r2, r3, [r3]
    3c2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    3c2e:	47a0      	blx	r4
    3c30:	4602      	mov	r2, r0
    3c32:	460b      	mov	r3, r1
    3c34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3c38:	47b8      	blx	r7
    3c3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
    3c3e:	e9dd 0100 	ldrd	r0, r1, [sp]
    3c42:	47d8      	blx	fp
    3c44:	a386      	add	r3, pc, #536	; (adr r3, 3e60 <mag_to_force+0xdd0>)
    3c46:	e9d3 2300 	ldrd	r2, r3, [r3]
    3c4a:	47a0      	blx	r4
    3c4c:	4602      	mov	r2, r0
    3c4e:	460b      	mov	r3, r1
    3c50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    3c54:	47b8      	blx	r7
    3c56:	e9cd 0102 	strd	r0, r1, [sp, #8]
    3c5a:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
    3c5c:	47b0      	blx	r6
    3c5e:	a382      	add	r3, pc, #520	; (adr r3, 3e68 <mag_to_force+0xdd8>)
    3c60:	e9d3 2300 	ldrd	r2, r3, [r3]
    3c64:	47a0      	blx	r4
    3c66:	e9cd 0104 	strd	r0, r1, [sp, #16]
    3c6a:	6a28      	ldr	r0, [r5, #32]
    3c6c:	47b0      	blx	r6
    3c6e:	4602      	mov	r2, r0
    3c70:	460b      	mov	r3, r1
    3c72:	e9cd 2300 	strd	r2, r3, [sp]
    3c76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3c7a:	47a0      	blx	r4
    3c7c:	4602      	mov	r2, r0
    3c7e:	460b      	mov	r3, r1
    3c80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    3c84:	47d0      	blx	sl
    3c86:	e9cd 0102 	strd	r0, r1, [sp, #8]
    3c8a:	e9dd 0100 	ldrd	r0, r1, [sp]
    3c8e:	47d8      	blx	fp
    3c90:	a377      	add	r3, pc, #476	; (adr r3, 3e70 <mag_to_force+0xde0>)
    3c92:	e9d3 2300 	ldrd	r2, r3, [r3]
    3c96:	47a0      	blx	r4
    3c98:	4602      	mov	r2, r0
    3c9a:	460b      	mov	r3, r1
    3c9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    3ca0:	47b8      	blx	r7
    3ca2:	e9cd 0102 	strd	r0, r1, [sp, #8]
    3ca6:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
    3ca8:	47b0      	blx	r6
    3caa:	47d8      	blx	fp
    3cac:	a372      	add	r3, pc, #456	; (adr r3, 3e78 <mag_to_force+0xde8>)
    3cae:	e9d3 2300 	ldrd	r2, r3, [r3]
    3cb2:	47a0      	blx	r4
    3cb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
    3cb8:	6a28      	ldr	r0, [r5, #32]
    3cba:	47b0      	blx	r6
    3cbc:	4602      	mov	r2, r0
    3cbe:	460b      	mov	r3, r1
    3cc0:	e9cd 2300 	strd	r2, r3, [sp]
    3cc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3cc8:	47a0      	blx	r4
    3cca:	4602      	mov	r2, r0
    3ccc:	460b      	mov	r3, r1
    3cce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    3cd2:	47b8      	blx	r7
    3cd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
    3cd8:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
    3cda:	47b0      	blx	r6
    3cdc:	a368      	add	r3, pc, #416	; (adr r3, 3e80 <mag_to_force+0xdf0>)
    3cde:	e9d3 2300 	ldrd	r2, r3, [r3]
    3ce2:	47a0      	blx	r4
    3ce4:	e9cd 0104 	strd	r0, r1, [sp, #16]
    3ce8:	e9dd 0100 	ldrd	r0, r1, [sp]
    3cec:	47d8      	blx	fp
    3cee:	4602      	mov	r2, r0
    3cf0:	460b      	mov	r3, r1
    3cf2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3cf6:	47a0      	blx	r4
    3cf8:	4602      	mov	r2, r0
    3cfa:	460b      	mov	r3, r1
    3cfc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    3d00:	47d0      	blx	sl
    3d02:	e9cd 0100 	strd	r0, r1, [sp]
    3d06:	6a28      	ldr	r0, [r5, #32]
    3d08:	47b0      	blx	r6
    3d0a:	47d8      	blx	fp
    3d0c:	a35e      	add	r3, pc, #376	; (adr r3, 3e88 <mag_to_force+0xdf8>)
    3d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
    3d12:	47a0      	blx	r4
    3d14:	e9cd 0102 	strd	r0, r1, [sp, #8]
    3d18:	6a28      	ldr	r0, [r5, #32]
    3d1a:	47b0      	blx	r6
    3d1c:	4602      	mov	r2, r0
    3d1e:	460b      	mov	r3, r1
    3d20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    3d24:	47a0      	blx	r4
    3d26:	4602      	mov	r2, r0
    3d28:	460b      	mov	r3, r1
    3d2a:	e9dd 0100 	ldrd	r0, r1, [sp]
    3d2e:	47b8      	blx	r7
    3d30:	47c0      	blx	r8
    3d32:	6528      	str	r0, [r5, #80]	; 0x50
	sensor_row->force_r_bottom= exp2(sensor_row->force_x_bottom) + exp2(sensor_row->force_y_bottom);
    3d34:	6ba8      	ldr	r0, [r5, #56]	; 0x38
    3d36:	47b0      	blx	r6
    3d38:	47d8      	blx	fp
    3d3a:	e9cd 0100 	strd	r0, r1, [sp]
    3d3e:	6c68      	ldr	r0, [r5, #68]	; 0x44
    3d40:	47b0      	blx	r6
    3d42:	47d8      	blx	fp
    3d44:	4602      	mov	r2, r0
    3d46:	460b      	mov	r3, r1
    3d48:	e9dd 0100 	ldrd	r0, r1, [sp]
    3d4c:	47b8      	blx	r7
    3d4e:	47c0      	blx	r8
    3d50:	65e8      	str	r0, [r5, #92]	; 0x5c
	sensor_row->force_r_bottom = sqrt(sensor_row->force_r_bottom);
    3d52:	47b0      	blx	r6
    3d54:	47c8      	blx	r9
    3d56:	47c0      	blx	r8
    3d58:	65e8      	str	r0, [r5, #92]	; 0x5c
	
	sensor_row->force_z_bottom = 35.2728 + (-0.0130*sensor_row->b_r_top) + (0.0084*hall_sensor_bottom->data.z);
	sensor_row->force_r_bottom = 9.9403 + (-0.0075*sensor_row->b_r_top) + (0.0013*hall_sensor_bottom->data.z);
	*/
	
    3d5a:	b007      	add	sp, #28
    3d5c:	ecbd 8b02 	vpop	{d8}
    3d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3d64:	f3af 8000 	nop.w
    3d68:	82163668 	.word	0x82163668
    3d6c:	3dbcbdc1 	.word	0x3dbcbdc1
    3d70:	9d1f8878 	.word	0x9d1f8878
    3d74:	3da13b46 	.word	0x3da13b46
    3d78:	dad31fcd 	.word	0xdad31fcd
    3d7c:	3f77b634 	.word	0x3f77b634
    3d80:	1eb851ec 	.word	0x1eb851ec
    3d84:	402c6b85 	.word	0x402c6b85
    3d88:	bdcad14a 	.word	0xbdcad14a
    3d8c:	3f70acc0 	.word	0x3f70acc0
    3d90:	60693e8b 	.word	0x60693e8b
    3d94:	3ea1b6a0 	.word	0x3ea1b6a0
    3d98:	02547d8d 	.word	0x02547d8d
    3d9c:	3ea9b22c 	.word	0x3ea9b22c
    3da0:	227c1fc4 	.word	0x227c1fc4
    3da4:	3e96b3f3 	.word	0x3e96b3f3
    3da8:	f946a57c 	.word	0xf946a57c
    3dac:	3db0a587 	.word	0x3db0a587
    3db0:	02de4486 	.word	0x02de4486
    3db4:	3d9a8e2f 	.word	0x3d9a8e2f
    3db8:	6b50b0f2 	.word	0x6b50b0f2
    3dbc:	3f6c779a 	.word	0x3f6c779a
    3dc0:	c28f5c29 	.word	0xc28f5c29
    3dc4:	c024a8f5 	.word	0xc024a8f5
    3dc8:	d5171e2a 	.word	0xd5171e2a
    3dcc:	3f68a222 	.word	0x3f68a222
    3dd0:	69edc5c6 	.word	0x69edc5c6
    3dd4:	3ea5a9a9 	.word	0x3ea5a9a9
    3dd8:	81bc997e 	.word	0x81bc997e
    3ddc:	3ea8aec1 	.word	0x3ea8aec1
    3de0:	de9fb9ed 	.word	0xde9fb9ed
    3de4:	3e9247cb 	.word	0x3e9247cb
    3de8:	82393435 	.word	0x82393435
    3dec:	3dc8377c 	.word	0x3dc8377c
    3df0:	e19c6262 	.word	0xe19c6262
    3df4:	3dc1773a 	.word	0x3dc1773a
    3df8:	7476128f 	.word	0x7476128f
    3dfc:	3da06d3c 	.word	0x3da06d3c
    3e00:	b0fadf2f 	.word	0xb0fadf2f
    3e04:	3f65a8de 	.word	0x3f65a8de
    3e08:	9ba5e354 	.word	0x9ba5e354
    3e0c:	400120c4 	.word	0x400120c4
    3e10:	ef1fddec 	.word	0xef1fddec
    3e14:	3f432b55 	.word	0x3f432b55
    3e18:	ebb865dc 	.word	0xebb865dc
    3e1c:	3ea2ee70 	.word	0x3ea2ee70
    3e20:	ea8666cf 	.word	0xea8666cf
    3e24:	3e853bb5 	.word	0x3e853bb5
    3e28:	5799a806 	.word	0x5799a806
    3e2c:	3e6193c0 	.word	0x3e6193c0
    3e30:	cece3cda 	.word	0xcece3cda
    3e34:	3dc62920 	.word	0x3dc62920
    3e38:	d5564f58 	.word	0xd5564f58
    3e3c:	3d683df5 	.word	0x3d683df5
    3e40:	664dc709 	.word	0x664dc709
    3e44:	3d626c2b 	.word	0x3d626c2b
    3e48:	c4cdfaca 	.word	0xc4cdfaca
    3e4c:	3f762174 	.word	0x3f762174
    3e50:	f5c28f5c 	.word	0xf5c28f5c
    3e54:	40399c28 	.word	0x40399c28
    3e58:	5cc42635 	.word	0x5cc42635
    3e5c:	3f7db552 	.word	0x3f7db552
    3e60:	88e4e2e6 	.word	0x88e4e2e6
    3e64:	3eb215f9 	.word	0x3eb215f9
    3e68:	5a723736 	.word	0x5a723736
    3e6c:	3ea77381 	.word	0x3ea77381
    3e70:	4e8b8a55 	.word	0x4e8b8a55
    3e74:	3ea47f97 	.word	0x3ea47f97
    3e78:	a48fe74d 	.word	0xa48fe74d
    3e7c:	3dce7643 	.word	0x3dce7643
    3e80:	e61b6f11 	.word	0xe61b6f11
    3e84:	3db71428 	.word	0x3db71428
    3e88:	447e7fdf 	.word	0x447e7fdf
    3e8c:	3dacd9e7 	.word	0x3dacd9e7
    3e90:	000050bd 	.word	0x000050bd
    3e94:	00005985 	.word	0x00005985
    3e98:	000041a9 	.word	0x000041a9

00003e9c <exp2>:
    3e9c:	4602      	mov	r2, r0
    3e9e:	460b      	mov	r3, r1
    3ea0:	2000      	movs	r0, #0
    3ea2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    3ea6:	f000 b801 	b.w	3eac <pow>
    3eaa:	bf00      	nop

00003eac <pow>:
    3eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3eb0:	f8df 92f0 	ldr.w	r9, [pc, #752]	; 41a4 <pow+0x2f8>
    3eb4:	b08d      	sub	sp, #52	; 0x34
    3eb6:	4606      	mov	r6, r0
    3eb8:	460f      	mov	r7, r1
    3eba:	4614      	mov	r4, r2
    3ebc:	461d      	mov	r5, r3
    3ebe:	f000 f9d3 	bl	4268 <__ieee754_pow>
    3ec2:	f999 8000 	ldrsb.w	r8, [r9]
    3ec6:	f1b8 3fff 	cmp.w	r8, #4294967295
    3eca:	e9cd 0100 	strd	r0, r1, [sp]
    3ece:	d036      	beq.n	3f3e <pow+0x92>
    3ed0:	4622      	mov	r2, r4
    3ed2:	462b      	mov	r3, r5
    3ed4:	4620      	mov	r0, r4
    3ed6:	4629      	mov	r1, r5
    3ed8:	f001 fd3e 	bl	5958 <__aeabi_dcmpun>
    3edc:	4683      	mov	fp, r0
    3ede:	bb70      	cbnz	r0, 3f3e <pow+0x92>
    3ee0:	4632      	mov	r2, r6
    3ee2:	463b      	mov	r3, r7
    3ee4:	4630      	mov	r0, r6
    3ee6:	4639      	mov	r1, r7
    3ee8:	f001 fd36 	bl	5958 <__aeabi_dcmpun>
    3eec:	2200      	movs	r2, #0
    3eee:	4682      	mov	sl, r0
    3ef0:	2300      	movs	r3, #0
    3ef2:	2800      	cmp	r0, #0
    3ef4:	f040 80a0 	bne.w	4038 <pow+0x18c>
    3ef8:	4630      	mov	r0, r6
    3efa:	4639      	mov	r1, r7
    3efc:	f001 fcfa 	bl	58f4 <__aeabi_dcmpeq>
    3f00:	b310      	cbz	r0, 3f48 <pow+0x9c>
    3f02:	2200      	movs	r2, #0
    3f04:	2300      	movs	r3, #0
    3f06:	4620      	mov	r0, r4
    3f08:	4629      	mov	r1, r5
    3f0a:	f001 fcf3 	bl	58f4 <__aeabi_dcmpeq>
    3f0e:	4683      	mov	fp, r0
    3f10:	2800      	cmp	r0, #0
    3f12:	d06a      	beq.n	3fea <pow+0x13e>
    3f14:	2201      	movs	r2, #1
    3f16:	4b9c      	ldr	r3, [pc, #624]	; (4188 <pow+0x2dc>)
    3f18:	9202      	str	r2, [sp, #8]
    3f1a:	2100      	movs	r1, #0
    3f1c:	2200      	movs	r2, #0
    3f1e:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    3f22:	e9cd 6704 	strd	r6, r7, [sp, #16]
    3f26:	e9cd 4506 	strd	r4, r5, [sp, #24]
    3f2a:	e9cd 1208 	strd	r1, r2, [sp, #32]
    3f2e:	9303      	str	r3, [sp, #12]
    3f30:	f1b8 0f00 	cmp.w	r8, #0
    3f34:	d045      	beq.n	3fc2 <pow+0x116>
    3f36:	4c95      	ldr	r4, [pc, #596]	; (418c <pow+0x2e0>)
    3f38:	2300      	movs	r3, #0
    3f3a:	e9cd 3400 	strd	r3, r4, [sp]
    3f3e:	e9dd 0100 	ldrd	r0, r1, [sp]
    3f42:	b00d      	add	sp, #52	; 0x34
    3f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3f48:	e9dd 0100 	ldrd	r0, r1, [sp]
    3f4c:	f000 ff92 	bl	4e74 <finite>
    3f50:	4680      	mov	r8, r0
    3f52:	2800      	cmp	r0, #0
    3f54:	f000 808b 	beq.w	406e <pow+0x1c2>
    3f58:	f04f 0a00 	mov.w	sl, #0
    3f5c:	f04f 0b00 	mov.w	fp, #0
    3f60:	4652      	mov	r2, sl
    3f62:	465b      	mov	r3, fp
    3f64:	e9dd 0100 	ldrd	r0, r1, [sp]
    3f68:	f001 fcc4 	bl	58f4 <__aeabi_dcmpeq>
    3f6c:	2800      	cmp	r0, #0
    3f6e:	d0e6      	beq.n	3f3e <pow+0x92>
    3f70:	4630      	mov	r0, r6
    3f72:	4639      	mov	r1, r7
    3f74:	f000 ff7e 	bl	4e74 <finite>
    3f78:	2800      	cmp	r0, #0
    3f7a:	d0e0      	beq.n	3f3e <pow+0x92>
    3f7c:	4620      	mov	r0, r4
    3f7e:	4629      	mov	r1, r5
    3f80:	f000 ff78 	bl	4e74 <finite>
    3f84:	2800      	cmp	r0, #0
    3f86:	d0da      	beq.n	3f3e <pow+0x92>
    3f88:	f999 3000 	ldrsb.w	r3, [r9]
    3f8c:	4a7e      	ldr	r2, [pc, #504]	; (4188 <pow+0x2dc>)
    3f8e:	9203      	str	r2, [sp, #12]
    3f90:	2104      	movs	r1, #4
    3f92:	2200      	movs	r2, #0
    3f94:	2b02      	cmp	r3, #2
    3f96:	e9cd 6704 	strd	r6, r7, [sp, #16]
    3f9a:	e9cd 4506 	strd	r4, r5, [sp, #24]
    3f9e:	e9cd ab08 	strd	sl, fp, [sp, #32]
    3fa2:	9102      	str	r1, [sp, #8]
    3fa4:	920a      	str	r2, [sp, #40]	; 0x28
    3fa6:	d003      	beq.n	3fb0 <pow+0x104>
    3fa8:	a802      	add	r0, sp, #8
    3faa:	f000 ff69 	bl	4e80 <matherr>
    3fae:	b968      	cbnz	r0, 3fcc <pow+0x120>
    3fb0:	f001 fd38 	bl	5a24 <__errno>
    3fb4:	2322      	movs	r3, #34	; 0x22
    3fb6:	6003      	str	r3, [r0, #0]
    3fb8:	e008      	b.n	3fcc <pow+0x120>
    3fba:	2300      	movs	r3, #0
    3fbc:	2400      	movs	r4, #0
    3fbe:	e9cd 3408 	strd	r3, r4, [sp, #32]
    3fc2:	a802      	add	r0, sp, #8
    3fc4:	f000 ff5c 	bl	4e80 <matherr>
    3fc8:	2800      	cmp	r0, #0
    3fca:	d030      	beq.n	402e <pow+0x182>
    3fcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3fce:	b11b      	cbz	r3, 3fd8 <pow+0x12c>
    3fd0:	f001 fd28 	bl	5a24 <__errno>
    3fd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3fd6:	6003      	str	r3, [r0, #0]
    3fd8:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
    3fdc:	e9cd 3400 	strd	r3, r4, [sp]
    3fe0:	e9dd 0100 	ldrd	r0, r1, [sp]
    3fe4:	b00d      	add	sp, #52	; 0x34
    3fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3fea:	4620      	mov	r0, r4
    3fec:	4629      	mov	r1, r5
    3fee:	f000 ff41 	bl	4e74 <finite>
    3ff2:	2800      	cmp	r0, #0
    3ff4:	d0a3      	beq.n	3f3e <pow+0x92>
    3ff6:	2200      	movs	r2, #0
    3ff8:	2300      	movs	r3, #0
    3ffa:	4620      	mov	r0, r4
    3ffc:	4629      	mov	r1, r5
    3ffe:	f001 fc83 	bl	5908 <__aeabi_dcmplt>
    4002:	2800      	cmp	r0, #0
    4004:	d09b      	beq.n	3f3e <pow+0x92>
    4006:	f999 3000 	ldrsb.w	r3, [r9]
    400a:	4a5f      	ldr	r2, [pc, #380]	; (4188 <pow+0x2dc>)
    400c:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
    4010:	2101      	movs	r1, #1
    4012:	e9cd 6704 	strd	r6, r7, [sp, #16]
    4016:	e9cd 4506 	strd	r4, r5, [sp, #24]
    401a:	9102      	str	r1, [sp, #8]
    401c:	9203      	str	r2, [sp, #12]
    401e:	2b00      	cmp	r3, #0
    4020:	d0cb      	beq.n	3fba <pow+0x10e>
    4022:	495b      	ldr	r1, [pc, #364]	; (4190 <pow+0x2e4>)
    4024:	2000      	movs	r0, #0
    4026:	2b02      	cmp	r3, #2
    4028:	e9cd 0108 	strd	r0, r1, [sp, #32]
    402c:	d1c9      	bne.n	3fc2 <pow+0x116>
    402e:	f001 fcf9 	bl	5a24 <__errno>
    4032:	2321      	movs	r3, #33	; 0x21
    4034:	6003      	str	r3, [r0, #0]
    4036:	e7c9      	b.n	3fcc <pow+0x120>
    4038:	4620      	mov	r0, r4
    403a:	4629      	mov	r1, r5
    403c:	f001 fc5a 	bl	58f4 <__aeabi_dcmpeq>
    4040:	2800      	cmp	r0, #0
    4042:	f43f af7c 	beq.w	3f3e <pow+0x92>
    4046:	4b51      	ldr	r3, [pc, #324]	; (418c <pow+0x2e0>)
    4048:	494f      	ldr	r1, [pc, #316]	; (4188 <pow+0x2dc>)
    404a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
    404e:	2001      	movs	r0, #1
    4050:	2200      	movs	r2, #0
    4052:	f1b8 0f02 	cmp.w	r8, #2
    4056:	e9cd 6704 	strd	r6, r7, [sp, #16]
    405a:	e9cd 4506 	strd	r4, r5, [sp, #24]
    405e:	9002      	str	r0, [sp, #8]
    4060:	9103      	str	r1, [sp, #12]
    4062:	e9cd 2308 	strd	r2, r3, [sp, #32]
    4066:	d1ac      	bne.n	3fc2 <pow+0x116>
    4068:	e9cd 2300 	strd	r2, r3, [sp]
    406c:	e767      	b.n	3f3e <pow+0x92>
    406e:	4630      	mov	r0, r6
    4070:	4639      	mov	r1, r7
    4072:	f000 feff 	bl	4e74 <finite>
    4076:	2800      	cmp	r0, #0
    4078:	f43f af6e 	beq.w	3f58 <pow+0xac>
    407c:	4620      	mov	r0, r4
    407e:	4629      	mov	r1, r5
    4080:	f000 fef8 	bl	4e74 <finite>
    4084:	2800      	cmp	r0, #0
    4086:	f43f af67 	beq.w	3f58 <pow+0xac>
    408a:	e9dd 2300 	ldrd	r2, r3, [sp]
    408e:	4610      	mov	r0, r2
    4090:	4619      	mov	r1, r3
    4092:	f001 fc61 	bl	5958 <__aeabi_dcmpun>
    4096:	2800      	cmp	r0, #0
    4098:	d158      	bne.n	414c <pow+0x2a0>
    409a:	2303      	movs	r3, #3
    409c:	f999 8000 	ldrsb.w	r8, [r9]
    40a0:	9302      	str	r3, [sp, #8]
    40a2:	4b39      	ldr	r3, [pc, #228]	; (4188 <pow+0x2dc>)
    40a4:	900a      	str	r0, [sp, #40]	; 0x28
    40a6:	9303      	str	r3, [sp, #12]
    40a8:	e9cd 6704 	strd	r6, r7, [sp, #16]
    40ac:	e9cd 4506 	strd	r4, r5, [sp, #24]
    40b0:	2200      	movs	r2, #0
    40b2:	2300      	movs	r3, #0
    40b4:	4630      	mov	r0, r6
    40b6:	4639      	mov	r1, r7
    40b8:	f1b8 0f00 	cmp.w	r8, #0
    40bc:	d126      	bne.n	410c <pow+0x260>
    40be:	4f35      	ldr	r7, [pc, #212]	; (4194 <pow+0x2e8>)
    40c0:	f04f 4660 	mov.w	r6, #3758096384	; 0xe0000000
    40c4:	e9cd 6708 	strd	r6, r7, [sp, #32]
    40c8:	f001 fc1e 	bl	5908 <__aeabi_dcmplt>
    40cc:	2800      	cmp	r0, #0
    40ce:	f43f af6b 	beq.w	3fa8 <pow+0xfc>
    40d2:	2200      	movs	r2, #0
    40d4:	4b30      	ldr	r3, [pc, #192]	; (4198 <pow+0x2ec>)
    40d6:	4620      	mov	r0, r4
    40d8:	4629      	mov	r1, r5
    40da:	f001 f9a3 	bl	5424 <__aeabi_dmul>
    40de:	4604      	mov	r4, r0
    40e0:	460d      	mov	r5, r1
    40e2:	f000 fed5 	bl	4e90 <rint>
    40e6:	4602      	mov	r2, r0
    40e8:	460b      	mov	r3, r1
    40ea:	4620      	mov	r0, r4
    40ec:	4629      	mov	r1, r5
    40ee:	f001 fc01 	bl	58f4 <__aeabi_dcmpeq>
    40f2:	bb40      	cbnz	r0, 4146 <pow+0x29a>
    40f4:	4b29      	ldr	r3, [pc, #164]	; (419c <pow+0x2f0>)
    40f6:	f999 8000 	ldrsb.w	r8, [r9]
    40fa:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
    40fe:	e9cd 2308 	strd	r2, r3, [sp, #32]
    4102:	f1b8 0f02 	cmp.w	r8, #2
    4106:	f47f af4f 	bne.w	3fa8 <pow+0xfc>
    410a:	e751      	b.n	3fb0 <pow+0x104>
    410c:	4f24      	ldr	r7, [pc, #144]	; (41a0 <pow+0x2f4>)
    410e:	2600      	movs	r6, #0
    4110:	e9cd 6708 	strd	r6, r7, [sp, #32]
    4114:	f001 fbf8 	bl	5908 <__aeabi_dcmplt>
    4118:	2800      	cmp	r0, #0
    411a:	d0f2      	beq.n	4102 <pow+0x256>
    411c:	2200      	movs	r2, #0
    411e:	4b1e      	ldr	r3, [pc, #120]	; (4198 <pow+0x2ec>)
    4120:	4620      	mov	r0, r4
    4122:	4629      	mov	r1, r5
    4124:	f001 f97e 	bl	5424 <__aeabi_dmul>
    4128:	4604      	mov	r4, r0
    412a:	460d      	mov	r5, r1
    412c:	f000 feb0 	bl	4e90 <rint>
    4130:	4602      	mov	r2, r0
    4132:	460b      	mov	r3, r1
    4134:	4620      	mov	r0, r4
    4136:	4629      	mov	r1, r5
    4138:	f001 fbdc 	bl	58f4 <__aeabi_dcmpeq>
    413c:	b918      	cbnz	r0, 4146 <pow+0x29a>
    413e:	4b14      	ldr	r3, [pc, #80]	; (4190 <pow+0x2e4>)
    4140:	2200      	movs	r2, #0
    4142:	e9cd 2308 	strd	r2, r3, [sp, #32]
    4146:	f999 8000 	ldrsb.w	r8, [r9]
    414a:	e7da      	b.n	4102 <pow+0x256>
    414c:	f999 9000 	ldrsb.w	r9, [r9]
    4150:	4b0d      	ldr	r3, [pc, #52]	; (4188 <pow+0x2dc>)
    4152:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
    4156:	2201      	movs	r2, #1
    4158:	e9cd 6704 	strd	r6, r7, [sp, #16]
    415c:	e9cd 4506 	strd	r4, r5, [sp, #24]
    4160:	9202      	str	r2, [sp, #8]
    4162:	9303      	str	r3, [sp, #12]
    4164:	f1b9 0f00 	cmp.w	r9, #0
    4168:	f43f af27 	beq.w	3fba <pow+0x10e>
    416c:	2200      	movs	r2, #0
    416e:	2300      	movs	r3, #0
    4170:	4610      	mov	r0, r2
    4172:	4619      	mov	r1, r3
    4174:	f001 fa80 	bl	5678 <__aeabi_ddiv>
    4178:	f1b9 0f02 	cmp.w	r9, #2
    417c:	e9cd 0108 	strd	r0, r1, [sp, #32]
    4180:	f43f af55 	beq.w	402e <pow+0x182>
    4184:	e71d      	b.n	3fc2 <pow+0x116>
    4186:	bf00      	nop
    4188:	00005c68 	.word	0x00005c68
    418c:	3ff00000 	.word	0x3ff00000
    4190:	fff00000 	.word	0xfff00000
    4194:	47efffff 	.word	0x47efffff
    4198:	3fe00000 	.word	0x3fe00000
    419c:	c7efffff 	.word	0xc7efffff
    41a0:	7ff00000 	.word	0x7ff00000
    41a4:	200000ee 	.word	0x200000ee

000041a8 <sqrt>:
    41a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    41ac:	b08b      	sub	sp, #44	; 0x2c
    41ae:	4604      	mov	r4, r0
    41b0:	460d      	mov	r5, r1
    41b2:	f000 fd9f 	bl	4cf4 <__ieee754_sqrt>
    41b6:	4b29      	ldr	r3, [pc, #164]	; (425c <sqrt+0xb4>)
    41b8:	f993 a000 	ldrsb.w	sl, [r3]
    41bc:	f1ba 3fff 	cmp.w	sl, #4294967295
    41c0:	4606      	mov	r6, r0
    41c2:	460f      	mov	r7, r1
    41c4:	d012      	beq.n	41ec <sqrt+0x44>
    41c6:	4622      	mov	r2, r4
    41c8:	462b      	mov	r3, r5
    41ca:	4620      	mov	r0, r4
    41cc:	4629      	mov	r1, r5
    41ce:	f001 fbc3 	bl	5958 <__aeabi_dcmpun>
    41d2:	4683      	mov	fp, r0
    41d4:	b950      	cbnz	r0, 41ec <sqrt+0x44>
    41d6:	f04f 0800 	mov.w	r8, #0
    41da:	f04f 0900 	mov.w	r9, #0
    41de:	4642      	mov	r2, r8
    41e0:	464b      	mov	r3, r9
    41e2:	4620      	mov	r0, r4
    41e4:	4629      	mov	r1, r5
    41e6:	f001 fb8f 	bl	5908 <__aeabi_dcmplt>
    41ea:	b920      	cbnz	r0, 41f6 <sqrt+0x4e>
    41ec:	4630      	mov	r0, r6
    41ee:	4639      	mov	r1, r7
    41f0:	b00b      	add	sp, #44	; 0x2c
    41f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    41f6:	4b1a      	ldr	r3, [pc, #104]	; (4260 <sqrt+0xb8>)
    41f8:	f8cd b020 	str.w	fp, [sp, #32]
    41fc:	2201      	movs	r2, #1
    41fe:	e9cd 4504 	strd	r4, r5, [sp, #16]
    4202:	e9cd 4502 	strd	r4, r5, [sp, #8]
    4206:	e88d 000c 	stmia.w	sp, {r2, r3}
    420a:	f1ba 0f00 	cmp.w	sl, #0
    420e:	d017      	beq.n	4240 <sqrt+0x98>
    4210:	4642      	mov	r2, r8
    4212:	464b      	mov	r3, r9
    4214:	4640      	mov	r0, r8
    4216:	4649      	mov	r1, r9
    4218:	f001 fa2e 	bl	5678 <__aeabi_ddiv>
    421c:	f1ba 0f02 	cmp.w	sl, #2
    4220:	e9cd 0106 	strd	r0, r1, [sp, #24]
    4224:	d10e      	bne.n	4244 <sqrt+0x9c>
    4226:	f001 fbfd 	bl	5a24 <__errno>
    422a:	2321      	movs	r3, #33	; 0x21
    422c:	6003      	str	r3, [r0, #0]
    422e:	9b08      	ldr	r3, [sp, #32]
    4230:	b973      	cbnz	r3, 4250 <sqrt+0xa8>
    4232:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
    4236:	4630      	mov	r0, r6
    4238:	4639      	mov	r1, r7
    423a:	b00b      	add	sp, #44	; 0x2c
    423c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4240:	e9cd 8906 	strd	r8, r9, [sp, #24]
    4244:	4668      	mov	r0, sp
    4246:	f000 fe1b 	bl	4e80 <matherr>
    424a:	2800      	cmp	r0, #0
    424c:	d1ef      	bne.n	422e <sqrt+0x86>
    424e:	e7ea      	b.n	4226 <sqrt+0x7e>
    4250:	f001 fbe8 	bl	5a24 <__errno>
    4254:	9b08      	ldr	r3, [sp, #32]
    4256:	6003      	str	r3, [r0, #0]
    4258:	e7eb      	b.n	4232 <sqrt+0x8a>
    425a:	bf00      	nop
    425c:	200000ee 	.word	0x200000ee
    4260:	00005c6c 	.word	0x00005c6c
    4264:	00000000 	.word	0x00000000

00004268 <__ieee754_pow>:
    4268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    426c:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
    4270:	ea57 0402 	orrs.w	r4, r7, r2
    4274:	b093      	sub	sp, #76	; 0x4c
    4276:	d037      	beq.n	42e8 <__ieee754_pow+0x80>
    4278:	4c67      	ldr	r4, [pc, #412]	; (4418 <__ieee754_pow+0x1b0>)
    427a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
    427e:	42a6      	cmp	r6, r4
    4280:	4683      	mov	fp, r0
    4282:	460d      	mov	r5, r1
    4284:	dc29      	bgt.n	42da <__ieee754_pow+0x72>
    4286:	469a      	mov	sl, r3
    4288:	4696      	mov	lr, r2
    428a:	d025      	beq.n	42d8 <__ieee754_pow+0x70>
    428c:	42a7      	cmp	r7, r4
    428e:	dc24      	bgt.n	42da <__ieee754_pow+0x72>
    4290:	4c61      	ldr	r4, [pc, #388]	; (4418 <__ieee754_pow+0x1b0>)
    4292:	42a7      	cmp	r7, r4
    4294:	d079      	beq.n	438a <__ieee754_pow+0x122>
    4296:	2d00      	cmp	r5, #0
    4298:	4689      	mov	r9, r1
    429a:	4680      	mov	r8, r0
    429c:	e9cd 2300 	strd	r2, r3, [sp]
    42a0:	db77      	blt.n	4392 <__ieee754_pow+0x12a>
    42a2:	2400      	movs	r4, #0
    42a4:	f1be 0f00 	cmp.w	lr, #0
    42a8:	d12c      	bne.n	4304 <__ieee754_pow+0x9c>
    42aa:	4b5b      	ldr	r3, [pc, #364]	; (4418 <__ieee754_pow+0x1b0>)
    42ac:	429f      	cmp	r7, r3
    42ae:	f000 808b 	beq.w	43c8 <__ieee754_pow+0x160>
    42b2:	4b5a      	ldr	r3, [pc, #360]	; (441c <__ieee754_pow+0x1b4>)
    42b4:	429f      	cmp	r7, r3
    42b6:	d061      	beq.n	437c <__ieee754_pow+0x114>
    42b8:	f1ba 4f80 	cmp.w	sl, #1073741824	; 0x40000000
    42bc:	f000 83ba 	beq.w	4a34 <__ieee754_pow+0x7cc>
    42c0:	4b57      	ldr	r3, [pc, #348]	; (4420 <__ieee754_pow+0x1b8>)
    42c2:	459a      	cmp	sl, r3
    42c4:	d11e      	bne.n	4304 <__ieee754_pow+0x9c>
    42c6:	2d00      	cmp	r5, #0
    42c8:	db1c      	blt.n	4304 <__ieee754_pow+0x9c>
    42ca:	4640      	mov	r0, r8
    42cc:	4649      	mov	r1, r9
    42ce:	b013      	add	sp, #76	; 0x4c
    42d0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    42d4:	f000 bd0e 	b.w	4cf4 <__ieee754_sqrt>
    42d8:	b158      	cbz	r0, 42f2 <__ieee754_pow+0x8a>
    42da:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
    42de:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
    42e2:	ea56 030b 	orrs.w	r3, r6, fp
    42e6:	d106      	bne.n	42f6 <__ieee754_pow+0x8e>
    42e8:	494c      	ldr	r1, [pc, #304]	; (441c <__ieee754_pow+0x1b4>)
    42ea:	2000      	movs	r0, #0
    42ec:	b013      	add	sp, #76	; 0x4c
    42ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    42f2:	42b7      	cmp	r7, r6
    42f4:	ddcc      	ble.n	4290 <__ieee754_pow+0x28>
    42f6:	484b      	ldr	r0, [pc, #300]	; (4424 <__ieee754_pow+0x1bc>)
    42f8:	b013      	add	sp, #76	; 0x4c
    42fa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    42fe:	f000 bdc1 	b.w	4e84 <nan>
    4302:	2400      	movs	r4, #0
    4304:	4640      	mov	r0, r8
    4306:	4649      	mov	r1, r9
    4308:	f000 fdb0 	bl	4e6c <fabs>
    430c:	f1bb 0f00 	cmp.w	fp, #0
    4310:	d119      	bne.n	4346 <__ieee754_pow+0xde>
    4312:	b126      	cbz	r6, 431e <__ieee754_pow+0xb6>
    4314:	4b41      	ldr	r3, [pc, #260]	; (441c <__ieee754_pow+0x1b4>)
    4316:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
    431a:	429a      	cmp	r2, r3
    431c:	d113      	bne.n	4346 <__ieee754_pow+0xde>
    431e:	f1ba 0f00 	cmp.w	sl, #0
    4322:	f2c0 83bc 	blt.w	4a9e <__ieee754_pow+0x836>
    4326:	2d00      	cmp	r5, #0
    4328:	dae0      	bge.n	42ec <__ieee754_pow+0x84>
    432a:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
    432e:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
    4332:	ea56 0304 	orrs.w	r3, r6, r4
    4336:	f000 848f 	beq.w	4c58 <__ieee754_pow+0x9f0>
    433a:	2c01      	cmp	r4, #1
    433c:	d1d6      	bne.n	42ec <__ieee754_pow+0x84>
    433e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    4342:	4619      	mov	r1, r3
    4344:	e7d2      	b.n	42ec <__ieee754_pow+0x84>
    4346:	0fed      	lsrs	r5, r5, #31
    4348:	3d01      	subs	r5, #1
    434a:	ea54 0305 	orrs.w	r3, r4, r5
    434e:	d04e      	beq.n	43ee <__ieee754_pow+0x186>
    4350:	4b35      	ldr	r3, [pc, #212]	; (4428 <__ieee754_pow+0x1c0>)
    4352:	429f      	cmp	r7, r3
    4354:	dd6e      	ble.n	4434 <__ieee754_pow+0x1cc>
    4356:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
    435a:	429f      	cmp	r7, r3
    435c:	f340 83e8 	ble.w	4b30 <__ieee754_pow+0x8c8>
    4360:	4b32      	ldr	r3, [pc, #200]	; (442c <__ieee754_pow+0x1c4>)
    4362:	429e      	cmp	r6, r3
    4364:	dd4e      	ble.n	4404 <__ieee754_pow+0x19c>
    4366:	f1ba 0f00 	cmp.w	sl, #0
    436a:	dd4e      	ble.n	440a <__ieee754_pow+0x1a2>
    436c:	a328      	add	r3, pc, #160	; (adr r3, 4410 <__ieee754_pow+0x1a8>)
    436e:	e9d3 2300 	ldrd	r2, r3, [r3]
    4372:	4610      	mov	r0, r2
    4374:	4619      	mov	r1, r3
    4376:	f001 f855 	bl	5424 <__aeabi_dmul>
    437a:	e7b7      	b.n	42ec <__ieee754_pow+0x84>
    437c:	f1ba 0f00 	cmp.w	sl, #0
    4380:	f2c0 843c 	blt.w	4bfc <__ieee754_pow+0x994>
    4384:	4640      	mov	r0, r8
    4386:	4649      	mov	r1, r9
    4388:	e7b0      	b.n	42ec <__ieee754_pow+0x84>
    438a:	f1be 0f00 	cmp.w	lr, #0
    438e:	d082      	beq.n	4296 <__ieee754_pow+0x2e>
    4390:	e7a3      	b.n	42da <__ieee754_pow+0x72>
    4392:	4b27      	ldr	r3, [pc, #156]	; (4430 <__ieee754_pow+0x1c8>)
    4394:	429f      	cmp	r7, r3
    4396:	dc28      	bgt.n	43ea <__ieee754_pow+0x182>
    4398:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
    439c:	429f      	cmp	r7, r3
    439e:	dd80      	ble.n	42a2 <__ieee754_pow+0x3a>
    43a0:	153b      	asrs	r3, r7, #20
    43a2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
    43a6:	2b14      	cmp	r3, #20
    43a8:	f340 843e 	ble.w	4c28 <__ieee754_pow+0x9c0>
    43ac:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
    43b0:	fa2e f203 	lsr.w	r2, lr, r3
    43b4:	fa02 f303 	lsl.w	r3, r2, r3
    43b8:	459e      	cmp	lr, r3
    43ba:	f47f af72 	bne.w	42a2 <__ieee754_pow+0x3a>
    43be:	f002 0201 	and.w	r2, r2, #1
    43c2:	f1c2 0402 	rsb	r4, r2, #2
    43c6:	e76d      	b.n	42a4 <__ieee754_pow+0x3c>
    43c8:	f106 4340 	add.w	r3, r6, #3221225472	; 0xc0000000
    43cc:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
    43d0:	ea53 030b 	orrs.w	r3, r3, fp
    43d4:	d088      	beq.n	42e8 <__ieee754_pow+0x80>
    43d6:	4b15      	ldr	r3, [pc, #84]	; (442c <__ieee754_pow+0x1c4>)
    43d8:	429e      	cmp	r6, r3
    43da:	f340 8332 	ble.w	4a42 <__ieee754_pow+0x7da>
    43de:	f1ba 0f00 	cmp.w	sl, #0
    43e2:	db12      	blt.n	440a <__ieee754_pow+0x1a2>
    43e4:	e9dd 0100 	ldrd	r0, r1, [sp]
    43e8:	e780      	b.n	42ec <__ieee754_pow+0x84>
    43ea:	2402      	movs	r4, #2
    43ec:	e75a      	b.n	42a4 <__ieee754_pow+0x3c>
    43ee:	4642      	mov	r2, r8
    43f0:	464b      	mov	r3, r9
    43f2:	4640      	mov	r0, r8
    43f4:	4649      	mov	r1, r9
    43f6:	f000 fe61 	bl	50bc <__aeabi_dsub>
    43fa:	4602      	mov	r2, r0
    43fc:	460b      	mov	r3, r1
    43fe:	f001 f93b 	bl	5678 <__aeabi_ddiv>
    4402:	e773      	b.n	42ec <__ieee754_pow+0x84>
    4404:	f1ba 0f00 	cmp.w	sl, #0
    4408:	dbb0      	blt.n	436c <__ieee754_pow+0x104>
    440a:	2000      	movs	r0, #0
    440c:	2100      	movs	r1, #0
    440e:	e76d      	b.n	42ec <__ieee754_pow+0x84>
    4410:	8800759c 	.word	0x8800759c
    4414:	7e37e43c 	.word	0x7e37e43c
    4418:	7ff00000 	.word	0x7ff00000
    441c:	3ff00000 	.word	0x3ff00000
    4420:	3fe00000 	.word	0x3fe00000
    4424:	00005c70 	.word	0x00005c70
    4428:	41e00000 	.word	0x41e00000
    442c:	3fefffff 	.word	0x3fefffff
    4430:	433fffff 	.word	0x433fffff
    4434:	f5b6 1f80 	cmp.w	r6, #1048576	; 0x100000
    4438:	f04f 0200 	mov.w	r2, #0
    443c:	da05      	bge.n	444a <__ieee754_pow+0x1e2>
    443e:	4bd4      	ldr	r3, [pc, #848]	; (4790 <__ieee754_pow+0x528>)
    4440:	f000 fff0 	bl	5424 <__aeabi_dmul>
    4444:	f06f 0234 	mvn.w	r2, #52	; 0x34
    4448:	460e      	mov	r6, r1
    444a:	1533      	asrs	r3, r6, #20
    444c:	4fd1      	ldr	r7, [pc, #836]	; (4794 <__ieee754_pow+0x52c>)
    444e:	f3c6 0613 	ubfx	r6, r6, #0, #20
    4452:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
    4456:	4413      	add	r3, r2
    4458:	f046 5a7f 	orr.w	sl, r6, #1069547520	; 0x3fc00000
    445c:	42be      	cmp	r6, r7
    445e:	461a      	mov	r2, r3
    4460:	930d      	str	r3, [sp, #52]	; 0x34
    4462:	f44a 1a40 	orr.w	sl, sl, #3145728	; 0x300000
    4466:	f340 8321 	ble.w	4aac <__ieee754_pow+0x844>
    446a:	4bcb      	ldr	r3, [pc, #812]	; (4798 <__ieee754_pow+0x530>)
    446c:	429e      	cmp	r6, r3
    446e:	f340 83fd 	ble.w	4c6c <__ieee754_pow+0xa04>
    4472:	4613      	mov	r3, r2
    4474:	3301      	adds	r3, #1
    4476:	930d      	str	r3, [sp, #52]	; 0x34
    4478:	4bc8      	ldr	r3, [pc, #800]	; (479c <__ieee754_pow+0x534>)
    447a:	2200      	movs	r2, #0
    447c:	e9cd 2306 	strd	r2, r3, [sp, #24]
    4480:	2700      	movs	r7, #0
    4482:	2600      	movs	r6, #0
    4484:	e9cd 6708 	strd	r6, r7, [sp, #32]
    4488:	e9cd 670e 	strd	r6, r7, [sp, #56]	; 0x38
    448c:	f5aa 1a80 	sub.w	sl, sl, #1048576	; 0x100000
    4490:	2700      	movs	r7, #0
    4492:	4602      	mov	r2, r0
    4494:	4653      	mov	r3, sl
    4496:	4651      	mov	r1, sl
    4498:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    449c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    44a0:	f000 fe0c 	bl	50bc <__aeabi_dsub>
    44a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    44a8:	4680      	mov	r8, r0
    44aa:	4689      	mov	r9, r1
    44ac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    44b0:	f000 fe06 	bl	50c0 <__adddf3>
    44b4:	4602      	mov	r2, r0
    44b6:	460b      	mov	r3, r1
    44b8:	2000      	movs	r0, #0
    44ba:	49b8      	ldr	r1, [pc, #736]	; (479c <__ieee754_pow+0x534>)
    44bc:	f001 f8dc 	bl	5678 <__aeabi_ddiv>
    44c0:	460a      	mov	r2, r1
    44c2:	4601      	mov	r1, r0
    44c4:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
    44c8:	4613      	mov	r3, r2
    44ca:	4649      	mov	r1, r9
    44cc:	4602      	mov	r2, r0
    44ce:	4640      	mov	r0, r8
    44d0:	f000 ffa8 	bl	5424 <__aeabi_dmul>
    44d4:	ea4f 036a 	mov.w	r3, sl, asr #1
    44d8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    44dc:	468c      	mov	ip, r1
    44de:	4683      	mov	fp, r0
    44e0:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
    44e4:	e9cd bc04 	strd	fp, ip, [sp, #16]
    44e8:	46da      	mov	sl, fp
    44ea:	468b      	mov	fp, r1
    44ec:	19d9      	adds	r1, r3, r7
    44ee:	2300      	movs	r3, #0
    44f0:	e9cd ab02 	strd	sl, fp, [sp, #8]
    44f4:	9302      	str	r3, [sp, #8]
    44f6:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    44fa:	2000      	movs	r0, #0
    44fc:	4606      	mov	r6, r0
    44fe:	460f      	mov	r7, r1
    4500:	4602      	mov	r2, r0
    4502:	460b      	mov	r3, r1
    4504:	4650      	mov	r0, sl
    4506:	4659      	mov	r1, fp
    4508:	f000 ff8c 	bl	5424 <__aeabi_dmul>
    450c:	4602      	mov	r2, r0
    450e:	460b      	mov	r3, r1
    4510:	4640      	mov	r0, r8
    4512:	4649      	mov	r1, r9
    4514:	f000 fdd2 	bl	50bc <__aeabi_dsub>
    4518:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    451c:	4680      	mov	r8, r0
    451e:	4689      	mov	r9, r1
    4520:	4630      	mov	r0, r6
    4522:	4639      	mov	r1, r7
    4524:	f000 fdca 	bl	50bc <__aeabi_dsub>
    4528:	4602      	mov	r2, r0
    452a:	460b      	mov	r3, r1
    452c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    4530:	f000 fdc4 	bl	50bc <__aeabi_dsub>
    4534:	4652      	mov	r2, sl
    4536:	465b      	mov	r3, fp
    4538:	f000 ff74 	bl	5424 <__aeabi_dmul>
    453c:	4602      	mov	r2, r0
    453e:	460b      	mov	r3, r1
    4540:	4640      	mov	r0, r8
    4542:	4649      	mov	r1, r9
    4544:	f000 fdba 	bl	50bc <__aeabi_dsub>
    4548:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    454c:	f000 ff6a 	bl	5424 <__aeabi_dmul>
    4550:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
    4554:	e9cd 0106 	strd	r0, r1, [sp, #24]
    4558:	4632      	mov	r2, r6
    455a:	463b      	mov	r3, r7
    455c:	4630      	mov	r0, r6
    455e:	4639      	mov	r1, r7
    4560:	f000 ff60 	bl	5424 <__aeabi_dmul>
    4564:	a378      	add	r3, pc, #480	; (adr r3, 4748 <__ieee754_pow+0x4e0>)
    4566:	e9d3 2300 	ldrd	r2, r3, [r3]
    456a:	4606      	mov	r6, r0
    456c:	460f      	mov	r7, r1
    456e:	f000 ff59 	bl	5424 <__aeabi_dmul>
    4572:	a377      	add	r3, pc, #476	; (adr r3, 4750 <__ieee754_pow+0x4e8>)
    4574:	e9d3 2300 	ldrd	r2, r3, [r3]
    4578:	f000 fda2 	bl	50c0 <__adddf3>
    457c:	4632      	mov	r2, r6
    457e:	463b      	mov	r3, r7
    4580:	f000 ff50 	bl	5424 <__aeabi_dmul>
    4584:	a374      	add	r3, pc, #464	; (adr r3, 4758 <__ieee754_pow+0x4f0>)
    4586:	e9d3 2300 	ldrd	r2, r3, [r3]
    458a:	f000 fd99 	bl	50c0 <__adddf3>
    458e:	4632      	mov	r2, r6
    4590:	463b      	mov	r3, r7
    4592:	f000 ff47 	bl	5424 <__aeabi_dmul>
    4596:	a372      	add	r3, pc, #456	; (adr r3, 4760 <__ieee754_pow+0x4f8>)
    4598:	e9d3 2300 	ldrd	r2, r3, [r3]
    459c:	f000 fd90 	bl	50c0 <__adddf3>
    45a0:	4632      	mov	r2, r6
    45a2:	463b      	mov	r3, r7
    45a4:	f000 ff3e 	bl	5424 <__aeabi_dmul>
    45a8:	a36f      	add	r3, pc, #444	; (adr r3, 4768 <__ieee754_pow+0x500>)
    45aa:	e9d3 2300 	ldrd	r2, r3, [r3]
    45ae:	f000 fd87 	bl	50c0 <__adddf3>
    45b2:	4632      	mov	r2, r6
    45b4:	463b      	mov	r3, r7
    45b6:	f000 ff35 	bl	5424 <__aeabi_dmul>
    45ba:	a36d      	add	r3, pc, #436	; (adr r3, 4770 <__ieee754_pow+0x508>)
    45bc:	e9d3 2300 	ldrd	r2, r3, [r3]
    45c0:	f000 fd7e 	bl	50c0 <__adddf3>
    45c4:	4632      	mov	r2, r6
    45c6:	4680      	mov	r8, r0
    45c8:	4689      	mov	r9, r1
    45ca:	463b      	mov	r3, r7
    45cc:	4630      	mov	r0, r6
    45ce:	4639      	mov	r1, r7
    45d0:	f000 ff28 	bl	5424 <__aeabi_dmul>
    45d4:	4602      	mov	r2, r0
    45d6:	460b      	mov	r3, r1
    45d8:	4640      	mov	r0, r8
    45da:	4649      	mov	r1, r9
    45dc:	f000 ff22 	bl	5424 <__aeabi_dmul>
    45e0:	4652      	mov	r2, sl
    45e2:	4606      	mov	r6, r0
    45e4:	460f      	mov	r7, r1
    45e6:	465b      	mov	r3, fp
    45e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    45ec:	f000 fd68 	bl	50c0 <__adddf3>
    45f0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    45f4:	f000 ff16 	bl	5424 <__aeabi_dmul>
    45f8:	4632      	mov	r2, r6
    45fa:	463b      	mov	r3, r7
    45fc:	f000 fd60 	bl	50c0 <__adddf3>
    4600:	4652      	mov	r2, sl
    4602:	4680      	mov	r8, r0
    4604:	4689      	mov	r9, r1
    4606:	465b      	mov	r3, fp
    4608:	4650      	mov	r0, sl
    460a:	4659      	mov	r1, fp
    460c:	f000 ff0a 	bl	5424 <__aeabi_dmul>
    4610:	2200      	movs	r2, #0
    4612:	4b63      	ldr	r3, [pc, #396]	; (47a0 <__ieee754_pow+0x538>)
    4614:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
    4618:	f000 fd52 	bl	50c0 <__adddf3>
    461c:	4642      	mov	r2, r8
    461e:	464b      	mov	r3, r9
    4620:	f000 fd4e 	bl	50c0 <__adddf3>
    4624:	9802      	ldr	r0, [sp, #8]
    4626:	460f      	mov	r7, r1
    4628:	4606      	mov	r6, r0
    462a:	4632      	mov	r2, r6
    462c:	463b      	mov	r3, r7
    462e:	4650      	mov	r0, sl
    4630:	4659      	mov	r1, fp
    4632:	f000 fef7 	bl	5424 <__aeabi_dmul>
    4636:	2200      	movs	r2, #0
    4638:	4682      	mov	sl, r0
    463a:	468b      	mov	fp, r1
    463c:	4b58      	ldr	r3, [pc, #352]	; (47a0 <__ieee754_pow+0x538>)
    463e:	4630      	mov	r0, r6
    4640:	4639      	mov	r1, r7
    4642:	f000 fd3b 	bl	50bc <__aeabi_dsub>
    4646:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
    464a:	f000 fd37 	bl	50bc <__aeabi_dsub>
    464e:	4602      	mov	r2, r0
    4650:	460b      	mov	r3, r1
    4652:	4640      	mov	r0, r8
    4654:	4649      	mov	r1, r9
    4656:	f000 fd31 	bl	50bc <__aeabi_dsub>
    465a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    465e:	f000 fee1 	bl	5424 <__aeabi_dmul>
    4662:	4632      	mov	r2, r6
    4664:	4680      	mov	r8, r0
    4666:	4689      	mov	r9, r1
    4668:	463b      	mov	r3, r7
    466a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    466e:	f000 fed9 	bl	5424 <__aeabi_dmul>
    4672:	4602      	mov	r2, r0
    4674:	460b      	mov	r3, r1
    4676:	4640      	mov	r0, r8
    4678:	4649      	mov	r1, r9
    467a:	f000 fd21 	bl	50c0 <__adddf3>
    467e:	4680      	mov	r8, r0
    4680:	4689      	mov	r9, r1
    4682:	4602      	mov	r2, r0
    4684:	460b      	mov	r3, r1
    4686:	4650      	mov	r0, sl
    4688:	4659      	mov	r1, fp
    468a:	e9cd ab04 	strd	sl, fp, [sp, #16]
    468e:	f000 fd17 	bl	50c0 <__adddf3>
    4692:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    4696:	a338      	add	r3, pc, #224	; (adr r3, 4778 <__ieee754_pow+0x510>)
    4698:	e9d3 2300 	ldrd	r2, r3, [r3]
    469c:	4650      	mov	r0, sl
    469e:	460f      	mov	r7, r1
    46a0:	f000 fec0 	bl	5424 <__aeabi_dmul>
    46a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    46a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
    46ac:	4639      	mov	r1, r7
    46ae:	4650      	mov	r0, sl
    46b0:	f000 fd04 	bl	50bc <__aeabi_dsub>
    46b4:	4602      	mov	r2, r0
    46b6:	460b      	mov	r3, r1
    46b8:	4640      	mov	r0, r8
    46ba:	4649      	mov	r1, r9
    46bc:	f000 fcfe 	bl	50bc <__aeabi_dsub>
    46c0:	a32f      	add	r3, pc, #188	; (adr r3, 4780 <__ieee754_pow+0x518>)
    46c2:	e9d3 2300 	ldrd	r2, r3, [r3]
    46c6:	f000 fead 	bl	5424 <__aeabi_dmul>
    46ca:	a32f      	add	r3, pc, #188	; (adr r3, 4788 <__ieee754_pow+0x520>)
    46cc:	e9d3 2300 	ldrd	r2, r3, [r3]
    46d0:	4680      	mov	r8, r0
    46d2:	4689      	mov	r9, r1
    46d4:	4650      	mov	r0, sl
    46d6:	4639      	mov	r1, r7
    46d8:	f000 fea4 	bl	5424 <__aeabi_dmul>
    46dc:	4602      	mov	r2, r0
    46de:	460b      	mov	r3, r1
    46e0:	4640      	mov	r0, r8
    46e2:	4649      	mov	r1, r9
    46e4:	f000 fcec 	bl	50c0 <__adddf3>
    46e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    46ec:	f000 fce8 	bl	50c0 <__adddf3>
    46f0:	4680      	mov	r8, r0
    46f2:	980d      	ldr	r0, [sp, #52]	; 0x34
    46f4:	4689      	mov	r9, r1
    46f6:	f000 fe2f 	bl	5358 <__aeabi_i2d>
    46fa:	4642      	mov	r2, r8
    46fc:	4606      	mov	r6, r0
    46fe:	460f      	mov	r7, r1
    4700:	464b      	mov	r3, r9
    4702:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    4706:	f000 fcdb 	bl	50c0 <__adddf3>
    470a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    470e:	f000 fcd7 	bl	50c0 <__adddf3>
    4712:	4632      	mov	r2, r6
    4714:	463b      	mov	r3, r7
    4716:	f000 fcd3 	bl	50c0 <__adddf3>
    471a:	4632      	mov	r2, r6
    471c:	463b      	mov	r3, r7
    471e:	4650      	mov	r0, sl
    4720:	468b      	mov	fp, r1
    4722:	f000 fccb 	bl	50bc <__aeabi_dsub>
    4726:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    472a:	f000 fcc7 	bl	50bc <__aeabi_dsub>
    472e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    4732:	f000 fcc3 	bl	50bc <__aeabi_dsub>
    4736:	4602      	mov	r2, r0
    4738:	460b      	mov	r3, r1
    473a:	4640      	mov	r0, r8
    473c:	4649      	mov	r1, r9
    473e:	f000 fcbd 	bl	50bc <__aeabi_dsub>
    4742:	4680      	mov	r8, r0
    4744:	e02e      	b.n	47a4 <__ieee754_pow+0x53c>
    4746:	bf00      	nop
    4748:	4a454eef 	.word	0x4a454eef
    474c:	3fca7e28 	.word	0x3fca7e28
    4750:	93c9db65 	.word	0x93c9db65
    4754:	3fcd864a 	.word	0x3fcd864a
    4758:	a91d4101 	.word	0xa91d4101
    475c:	3fd17460 	.word	0x3fd17460
    4760:	518f264d 	.word	0x518f264d
    4764:	3fd55555 	.word	0x3fd55555
    4768:	db6fabff 	.word	0xdb6fabff
    476c:	3fdb6db6 	.word	0x3fdb6db6
    4770:	33333303 	.word	0x33333303
    4774:	3fe33333 	.word	0x3fe33333
    4778:	e0000000 	.word	0xe0000000
    477c:	3feec709 	.word	0x3feec709
    4780:	dc3a03fd 	.word	0xdc3a03fd
    4784:	3feec709 	.word	0x3feec709
    4788:	145b01f5 	.word	0x145b01f5
    478c:	be3e2fe0 	.word	0xbe3e2fe0
    4790:	43400000 	.word	0x43400000
    4794:	0003988e 	.word	0x0003988e
    4798:	000bb679 	.word	0x000bb679
    479c:	3ff00000 	.word	0x3ff00000
    47a0:	40080000 	.word	0x40080000
    47a4:	4689      	mov	r9, r1
    47a6:	3c01      	subs	r4, #1
    47a8:	ea54 0305 	orrs.w	r3, r4, r5
    47ac:	e9dd 0100 	ldrd	r0, r1, [sp]
    47b0:	bf14      	ite	ne
    47b2:	4cd9      	ldrne	r4, [pc, #868]	; (4b18 <__ieee754_pow+0x8b0>)
    47b4:	4cd9      	ldreq	r4, [pc, #868]	; (4b1c <__ieee754_pow+0x8b4>)
    47b6:	2300      	movs	r3, #0
    47b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
    47bc:	4603      	mov	r3, r0
    47be:	460c      	mov	r4, r1
    47c0:	e9cd 3402 	strd	r3, r4, [sp, #8]
    47c4:	2300      	movs	r3, #0
    47c6:	9302      	str	r3, [sp, #8]
    47c8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
    47cc:	4622      	mov	r2, r4
    47ce:	462b      	mov	r3, r5
    47d0:	f000 fc74 	bl	50bc <__aeabi_dsub>
    47d4:	4652      	mov	r2, sl
    47d6:	465b      	mov	r3, fp
    47d8:	f000 fe24 	bl	5424 <__aeabi_dmul>
    47dc:	e9dd 2300 	ldrd	r2, r3, [sp]
    47e0:	4606      	mov	r6, r0
    47e2:	460f      	mov	r7, r1
    47e4:	4640      	mov	r0, r8
    47e6:	4649      	mov	r1, r9
    47e8:	f000 fe1c 	bl	5424 <__aeabi_dmul>
    47ec:	4602      	mov	r2, r0
    47ee:	460b      	mov	r3, r1
    47f0:	4630      	mov	r0, r6
    47f2:	4639      	mov	r1, r7
    47f4:	f000 fc64 	bl	50c0 <__adddf3>
    47f8:	4622      	mov	r2, r4
    47fa:	4680      	mov	r8, r0
    47fc:	4689      	mov	r9, r1
    47fe:	462b      	mov	r3, r5
    4800:	4650      	mov	r0, sl
    4802:	4659      	mov	r1, fp
    4804:	e9cd 8900 	strd	r8, r9, [sp]
    4808:	f000 fe0c 	bl	5424 <__aeabi_dmul>
    480c:	460b      	mov	r3, r1
    480e:	4602      	mov	r2, r0
    4810:	4606      	mov	r6, r0
    4812:	460f      	mov	r7, r1
    4814:	4640      	mov	r0, r8
    4816:	4649      	mov	r1, r9
    4818:	f000 fc52 	bl	50c0 <__adddf3>
    481c:	4bc0      	ldr	r3, [pc, #768]	; (4b20 <__ieee754_pow+0x8b8>)
    481e:	4299      	cmp	r1, r3
    4820:	4604      	mov	r4, r0
    4822:	460d      	mov	r5, r1
    4824:	468a      	mov	sl, r1
    4826:	f340 8116 	ble.w	4a56 <__ieee754_pow+0x7ee>
    482a:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
    482e:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
    4832:	4303      	orrs	r3, r0
    4834:	f040 81ea 	bne.w	4c0c <__ieee754_pow+0x9a4>
    4838:	a3a3      	add	r3, pc, #652	; (adr r3, 4ac8 <__ieee754_pow+0x860>)
    483a:	e9d3 2300 	ldrd	r2, r3, [r3]
    483e:	e9dd 0100 	ldrd	r0, r1, [sp]
    4842:	f000 fc3d 	bl	50c0 <__adddf3>
    4846:	4632      	mov	r2, r6
    4848:	4680      	mov	r8, r0
    484a:	4689      	mov	r9, r1
    484c:	463b      	mov	r3, r7
    484e:	4620      	mov	r0, r4
    4850:	4629      	mov	r1, r5
    4852:	f000 fc33 	bl	50bc <__aeabi_dsub>
    4856:	4602      	mov	r2, r0
    4858:	460b      	mov	r3, r1
    485a:	4640      	mov	r0, r8
    485c:	4649      	mov	r1, r9
    485e:	f001 f871 	bl	5944 <__aeabi_dcmpgt>
    4862:	2800      	cmp	r0, #0
    4864:	f040 81d2 	bne.w	4c0c <__ieee754_pow+0x9a4>
    4868:	46a8      	mov	r8, r5
    486a:	ea4f 5328 	mov.w	r3, r8, asr #20
    486e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    4872:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
    4876:	fa42 f303 	asr.w	r3, r2, r3
    487a:	4453      	add	r3, sl
    487c:	f3c3 520a 	ubfx	r2, r3, #20, #11
    4880:	4da8      	ldr	r5, [pc, #672]	; (4b24 <__ieee754_pow+0x8bc>)
    4882:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
    4886:	4115      	asrs	r5, r2
    4888:	f3c3 0413 	ubfx	r4, r3, #0, #20
    488c:	ea23 0105 	bic.w	r1, r3, r5
    4890:	2000      	movs	r0, #0
    4892:	f1c2 0b14 	rsb	fp, r2, #20
    4896:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
    489a:	f1ba 0f00 	cmp.w	sl, #0
    489e:	4602      	mov	r2, r0
    48a0:	460b      	mov	r3, r1
    48a2:	fa44 fb0b 	asr.w	fp, r4, fp
    48a6:	4630      	mov	r0, r6
    48a8:	4639      	mov	r1, r7
    48aa:	bfb8      	it	lt
    48ac:	f1cb 0b00 	rsblt	fp, fp, #0
    48b0:	f000 fc04 	bl	50bc <__aeabi_dsub>
    48b4:	4602      	mov	r2, r0
    48b6:	460b      	mov	r3, r1
    48b8:	4606      	mov	r6, r0
    48ba:	460f      	mov	r7, r1
    48bc:	e9dd 0100 	ldrd	r0, r1, [sp]
    48c0:	f000 fbfe 	bl	50c0 <__adddf3>
    48c4:	ea4f 5a0b 	mov.w	sl, fp, lsl #20
    48c8:	460d      	mov	r5, r1
    48ca:	2400      	movs	r4, #0
    48cc:	a380      	add	r3, pc, #512	; (adr r3, 4ad0 <__ieee754_pow+0x868>)
    48ce:	e9d3 2300 	ldrd	r2, r3, [r3]
    48d2:	4620      	mov	r0, r4
    48d4:	4629      	mov	r1, r5
    48d6:	f000 fda5 	bl	5424 <__aeabi_dmul>
    48da:	4632      	mov	r2, r6
    48dc:	4680      	mov	r8, r0
    48de:	4689      	mov	r9, r1
    48e0:	463b      	mov	r3, r7
    48e2:	4620      	mov	r0, r4
    48e4:	4629      	mov	r1, r5
    48e6:	f000 fbe9 	bl	50bc <__aeabi_dsub>
    48ea:	4602      	mov	r2, r0
    48ec:	460b      	mov	r3, r1
    48ee:	e9dd 0100 	ldrd	r0, r1, [sp]
    48f2:	f000 fbe3 	bl	50bc <__aeabi_dsub>
    48f6:	a378      	add	r3, pc, #480	; (adr r3, 4ad8 <__ieee754_pow+0x870>)
    48f8:	e9d3 2300 	ldrd	r2, r3, [r3]
    48fc:	f000 fd92 	bl	5424 <__aeabi_dmul>
    4900:	a377      	add	r3, pc, #476	; (adr r3, 4ae0 <__ieee754_pow+0x878>)
    4902:	e9d3 2300 	ldrd	r2, r3, [r3]
    4906:	4606      	mov	r6, r0
    4908:	460f      	mov	r7, r1
    490a:	4620      	mov	r0, r4
    490c:	4629      	mov	r1, r5
    490e:	f000 fd89 	bl	5424 <__aeabi_dmul>
    4912:	4602      	mov	r2, r0
    4914:	460b      	mov	r3, r1
    4916:	4630      	mov	r0, r6
    4918:	4639      	mov	r1, r7
    491a:	f000 fbd1 	bl	50c0 <__adddf3>
    491e:	4606      	mov	r6, r0
    4920:	460f      	mov	r7, r1
    4922:	4602      	mov	r2, r0
    4924:	460b      	mov	r3, r1
    4926:	4640      	mov	r0, r8
    4928:	4649      	mov	r1, r9
    492a:	f000 fbc9 	bl	50c0 <__adddf3>
    492e:	4642      	mov	r2, r8
    4930:	464b      	mov	r3, r9
    4932:	4604      	mov	r4, r0
    4934:	460d      	mov	r5, r1
    4936:	f000 fbc1 	bl	50bc <__aeabi_dsub>
    493a:	4602      	mov	r2, r0
    493c:	460b      	mov	r3, r1
    493e:	4630      	mov	r0, r6
    4940:	4639      	mov	r1, r7
    4942:	f000 fbbb 	bl	50bc <__aeabi_dsub>
    4946:	4622      	mov	r2, r4
    4948:	4680      	mov	r8, r0
    494a:	4689      	mov	r9, r1
    494c:	462b      	mov	r3, r5
    494e:	4620      	mov	r0, r4
    4950:	4629      	mov	r1, r5
    4952:	f000 fd67 	bl	5424 <__aeabi_dmul>
    4956:	a364      	add	r3, pc, #400	; (adr r3, 4ae8 <__ieee754_pow+0x880>)
    4958:	e9d3 2300 	ldrd	r2, r3, [r3]
    495c:	4606      	mov	r6, r0
    495e:	460f      	mov	r7, r1
    4960:	f000 fd60 	bl	5424 <__aeabi_dmul>
    4964:	a362      	add	r3, pc, #392	; (adr r3, 4af0 <__ieee754_pow+0x888>)
    4966:	e9d3 2300 	ldrd	r2, r3, [r3]
    496a:	f000 fba7 	bl	50bc <__aeabi_dsub>
    496e:	4632      	mov	r2, r6
    4970:	463b      	mov	r3, r7
    4972:	f000 fd57 	bl	5424 <__aeabi_dmul>
    4976:	a360      	add	r3, pc, #384	; (adr r3, 4af8 <__ieee754_pow+0x890>)
    4978:	e9d3 2300 	ldrd	r2, r3, [r3]
    497c:	f000 fba0 	bl	50c0 <__adddf3>
    4980:	4632      	mov	r2, r6
    4982:	463b      	mov	r3, r7
    4984:	f000 fd4e 	bl	5424 <__aeabi_dmul>
    4988:	a35d      	add	r3, pc, #372	; (adr r3, 4b00 <__ieee754_pow+0x898>)
    498a:	e9d3 2300 	ldrd	r2, r3, [r3]
    498e:	f000 fb95 	bl	50bc <__aeabi_dsub>
    4992:	4632      	mov	r2, r6
    4994:	463b      	mov	r3, r7
    4996:	f000 fd45 	bl	5424 <__aeabi_dmul>
    499a:	a35b      	add	r3, pc, #364	; (adr r3, 4b08 <__ieee754_pow+0x8a0>)
    499c:	e9d3 2300 	ldrd	r2, r3, [r3]
    49a0:	f000 fb8e 	bl	50c0 <__adddf3>
    49a4:	4632      	mov	r2, r6
    49a6:	463b      	mov	r3, r7
    49a8:	f000 fd3c 	bl	5424 <__aeabi_dmul>
    49ac:	4602      	mov	r2, r0
    49ae:	460b      	mov	r3, r1
    49b0:	4620      	mov	r0, r4
    49b2:	4629      	mov	r1, r5
    49b4:	f000 fb82 	bl	50bc <__aeabi_dsub>
    49b8:	4606      	mov	r6, r0
    49ba:	460f      	mov	r7, r1
    49bc:	4602      	mov	r2, r0
    49be:	460b      	mov	r3, r1
    49c0:	4620      	mov	r0, r4
    49c2:	4629      	mov	r1, r5
    49c4:	f000 fd2e 	bl	5424 <__aeabi_dmul>
    49c8:	2200      	movs	r2, #0
    49ca:	e9cd 0100 	strd	r0, r1, [sp]
    49ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    49d2:	4630      	mov	r0, r6
    49d4:	4639      	mov	r1, r7
    49d6:	f000 fb71 	bl	50bc <__aeabi_dsub>
    49da:	4602      	mov	r2, r0
    49dc:	460b      	mov	r3, r1
    49de:	e9dd 0100 	ldrd	r0, r1, [sp]
    49e2:	f000 fe49 	bl	5678 <__aeabi_ddiv>
    49e6:	4642      	mov	r2, r8
    49e8:	4606      	mov	r6, r0
    49ea:	460f      	mov	r7, r1
    49ec:	464b      	mov	r3, r9
    49ee:	4620      	mov	r0, r4
    49f0:	4629      	mov	r1, r5
    49f2:	f000 fd17 	bl	5424 <__aeabi_dmul>
    49f6:	4642      	mov	r2, r8
    49f8:	464b      	mov	r3, r9
    49fa:	f000 fb61 	bl	50c0 <__adddf3>
    49fe:	4602      	mov	r2, r0
    4a00:	460b      	mov	r3, r1
    4a02:	4630      	mov	r0, r6
    4a04:	4639      	mov	r1, r7
    4a06:	f000 fb59 	bl	50bc <__aeabi_dsub>
    4a0a:	4622      	mov	r2, r4
    4a0c:	462b      	mov	r3, r5
    4a0e:	f000 fb55 	bl	50bc <__aeabi_dsub>
    4a12:	4602      	mov	r2, r0
    4a14:	460b      	mov	r3, r1
    4a16:	2000      	movs	r0, #0
    4a18:	493f      	ldr	r1, [pc, #252]	; (4b18 <__ieee754_pow+0x8b0>)
    4a1a:	f000 fb4f 	bl	50bc <__aeabi_dsub>
    4a1e:	448a      	add	sl, r1
    4a20:	f5ba 1f80 	cmp.w	sl, #1048576	; 0x100000
    4a24:	f2c0 8133 	blt.w	4c8e <__ieee754_pow+0xa26>
    4a28:	4651      	mov	r1, sl
    4a2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    4a2e:	f000 fcf9 	bl	5424 <__aeabi_dmul>
    4a32:	e45b      	b.n	42ec <__ieee754_pow+0x84>
    4a34:	4642      	mov	r2, r8
    4a36:	4640      	mov	r0, r8
    4a38:	464b      	mov	r3, r9
    4a3a:	4649      	mov	r1, r9
    4a3c:	f000 fcf2 	bl	5424 <__aeabi_dmul>
    4a40:	e454      	b.n	42ec <__ieee754_pow+0x84>
    4a42:	f1ba 0f00 	cmp.w	sl, #0
    4a46:	f6bf ace0 	bge.w	440a <__ieee754_pow+0x1a2>
    4a4a:	e9dd 3400 	ldrd	r3, r4, [sp]
    4a4e:	4618      	mov	r0, r3
    4a50:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
    4a54:	e44a      	b.n	42ec <__ieee754_pow+0x84>
    4a56:	4b34      	ldr	r3, [pc, #208]	; (4b28 <__ieee754_pow+0x8c0>)
    4a58:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
    4a5c:	4598      	cmp	r8, r3
    4a5e:	f340 80f2 	ble.w	4c46 <__ieee754_pow+0x9de>
    4a62:	4b32      	ldr	r3, [pc, #200]	; (4b2c <__ieee754_pow+0x8c4>)
    4a64:	440b      	add	r3, r1
    4a66:	4303      	orrs	r3, r0
    4a68:	d10c      	bne.n	4a84 <__ieee754_pow+0x81c>
    4a6a:	4632      	mov	r2, r6
    4a6c:	463b      	mov	r3, r7
    4a6e:	f000 fb25 	bl	50bc <__aeabi_dsub>
    4a72:	4602      	mov	r2, r0
    4a74:	460b      	mov	r3, r1
    4a76:	e9dd 0100 	ldrd	r0, r1, [sp]
    4a7a:	f000 ff4f 	bl	591c <__aeabi_dcmple>
    4a7e:	2800      	cmp	r0, #0
    4a80:	f43f aef3 	beq.w	486a <__ieee754_pow+0x602>
    4a84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    4a88:	a321      	add	r3, pc, #132	; (adr r3, 4b10 <__ieee754_pow+0x8a8>)
    4a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
    4a8e:	f000 fcc9 	bl	5424 <__aeabi_dmul>
    4a92:	a31f      	add	r3, pc, #124	; (adr r3, 4b10 <__ieee754_pow+0x8a8>)
    4a94:	e9d3 2300 	ldrd	r2, r3, [r3]
    4a98:	f000 fcc4 	bl	5424 <__aeabi_dmul>
    4a9c:	e426      	b.n	42ec <__ieee754_pow+0x84>
    4a9e:	4602      	mov	r2, r0
    4aa0:	460b      	mov	r3, r1
    4aa2:	2000      	movs	r0, #0
    4aa4:	491c      	ldr	r1, [pc, #112]	; (4b18 <__ieee754_pow+0x8b0>)
    4aa6:	f000 fde7 	bl	5678 <__aeabi_ddiv>
    4aaa:	e43c      	b.n	4326 <__ieee754_pow+0xbe>
    4aac:	2200      	movs	r2, #0
    4aae:	2300      	movs	r3, #0
    4ab0:	e9cd 2308 	strd	r2, r3, [sp, #32]
    4ab4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
    4ab8:	4b17      	ldr	r3, [pc, #92]	; (4b18 <__ieee754_pow+0x8b0>)
    4aba:	2200      	movs	r2, #0
    4abc:	2700      	movs	r7, #0
    4abe:	e9cd 2306 	strd	r2, r3, [sp, #24]
    4ac2:	e4e6      	b.n	4492 <__ieee754_pow+0x22a>
    4ac4:	f3af 8000 	nop.w
    4ac8:	652b82fe 	.word	0x652b82fe
    4acc:	3c971547 	.word	0x3c971547
    4ad0:	00000000 	.word	0x00000000
    4ad4:	3fe62e43 	.word	0x3fe62e43
    4ad8:	fefa39ef 	.word	0xfefa39ef
    4adc:	3fe62e42 	.word	0x3fe62e42
    4ae0:	0ca86c39 	.word	0x0ca86c39
    4ae4:	be205c61 	.word	0xbe205c61
    4ae8:	72bea4d0 	.word	0x72bea4d0
    4aec:	3e663769 	.word	0x3e663769
    4af0:	c5d26bf1 	.word	0xc5d26bf1
    4af4:	3ebbbd41 	.word	0x3ebbbd41
    4af8:	af25de2c 	.word	0xaf25de2c
    4afc:	3f11566a 	.word	0x3f11566a
    4b00:	16bebd93 	.word	0x16bebd93
    4b04:	3f66c16c 	.word	0x3f66c16c
    4b08:	5555553e 	.word	0x5555553e
    4b0c:	3fc55555 	.word	0x3fc55555
    4b10:	c2f8f359 	.word	0xc2f8f359
    4b14:	01a56e1f 	.word	0x01a56e1f
    4b18:	3ff00000 	.word	0x3ff00000
    4b1c:	bff00000 	.word	0xbff00000
    4b20:	408fffff 	.word	0x408fffff
    4b24:	000fffff 	.word	0x000fffff
    4b28:	4090cbff 	.word	0x4090cbff
    4b2c:	3f6f3400 	.word	0x3f6f3400
    4b30:	4b6b      	ldr	r3, [pc, #428]	; (4ce0 <__ieee754_pow+0xa78>)
    4b32:	429e      	cmp	r6, r3
    4b34:	f77f ac66 	ble.w	4404 <__ieee754_pow+0x19c>
    4b38:	4b6a      	ldr	r3, [pc, #424]	; (4ce4 <__ieee754_pow+0xa7c>)
    4b3a:	429e      	cmp	r6, r3
    4b3c:	f73f ac13 	bgt.w	4366 <__ieee754_pow+0xfe>
    4b40:	2200      	movs	r2, #0
    4b42:	4b68      	ldr	r3, [pc, #416]	; (4ce4 <__ieee754_pow+0xa7c>)
    4b44:	f000 faba 	bl	50bc <__aeabi_dsub>
    4b48:	a357      	add	r3, pc, #348	; (adr r3, 4ca8 <__ieee754_pow+0xa40>)
    4b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
    4b4e:	4606      	mov	r6, r0
    4b50:	460f      	mov	r7, r1
    4b52:	f000 fc67 	bl	5424 <__aeabi_dmul>
    4b56:	a356      	add	r3, pc, #344	; (adr r3, 4cb0 <__ieee754_pow+0xa48>)
    4b58:	e9d3 2300 	ldrd	r2, r3, [r3]
    4b5c:	4680      	mov	r8, r0
    4b5e:	4689      	mov	r9, r1
    4b60:	4630      	mov	r0, r6
    4b62:	4639      	mov	r1, r7
    4b64:	f000 fc5e 	bl	5424 <__aeabi_dmul>
    4b68:	2200      	movs	r2, #0
    4b6a:	4682      	mov	sl, r0
    4b6c:	468b      	mov	fp, r1
    4b6e:	4b5e      	ldr	r3, [pc, #376]	; (4ce8 <__ieee754_pow+0xa80>)
    4b70:	4630      	mov	r0, r6
    4b72:	4639      	mov	r1, r7
    4b74:	f000 fc56 	bl	5424 <__aeabi_dmul>
    4b78:	4602      	mov	r2, r0
    4b7a:	460b      	mov	r3, r1
    4b7c:	a14e      	add	r1, pc, #312	; (adr r1, 4cb8 <__ieee754_pow+0xa50>)
    4b7e:	e9d1 0100 	ldrd	r0, r1, [r1]
    4b82:	f000 fa9b 	bl	50bc <__aeabi_dsub>
    4b86:	4632      	mov	r2, r6
    4b88:	463b      	mov	r3, r7
    4b8a:	f000 fc4b 	bl	5424 <__aeabi_dmul>
    4b8e:	4602      	mov	r2, r0
    4b90:	460b      	mov	r3, r1
    4b92:	2000      	movs	r0, #0
    4b94:	4955      	ldr	r1, [pc, #340]	; (4cec <__ieee754_pow+0xa84>)
    4b96:	f000 fa91 	bl	50bc <__aeabi_dsub>
    4b9a:	4632      	mov	r2, r6
    4b9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
    4ba0:	463b      	mov	r3, r7
    4ba2:	4630      	mov	r0, r6
    4ba4:	4639      	mov	r1, r7
    4ba6:	f000 fc3d 	bl	5424 <__aeabi_dmul>
    4baa:	4602      	mov	r2, r0
    4bac:	460b      	mov	r3, r1
    4bae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    4bb2:	f000 fc37 	bl	5424 <__aeabi_dmul>
    4bb6:	a342      	add	r3, pc, #264	; (adr r3, 4cc0 <__ieee754_pow+0xa58>)
    4bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
    4bbc:	f000 fc32 	bl	5424 <__aeabi_dmul>
    4bc0:	4602      	mov	r2, r0
    4bc2:	460b      	mov	r3, r1
    4bc4:	4650      	mov	r0, sl
    4bc6:	4659      	mov	r1, fp
    4bc8:	f000 fa78 	bl	50bc <__aeabi_dsub>
    4bcc:	4602      	mov	r2, r0
    4bce:	460b      	mov	r3, r1
    4bd0:	4606      	mov	r6, r0
    4bd2:	460f      	mov	r7, r1
    4bd4:	4640      	mov	r0, r8
    4bd6:	4649      	mov	r1, r9
    4bd8:	f000 fa72 	bl	50c0 <__adddf3>
    4bdc:	4642      	mov	r2, r8
    4bde:	464b      	mov	r3, r9
    4be0:	2000      	movs	r0, #0
    4be2:	4682      	mov	sl, r0
    4be4:	468b      	mov	fp, r1
    4be6:	f000 fa69 	bl	50bc <__aeabi_dsub>
    4bea:	4602      	mov	r2, r0
    4bec:	460b      	mov	r3, r1
    4bee:	4630      	mov	r0, r6
    4bf0:	4639      	mov	r1, r7
    4bf2:	f000 fa63 	bl	50bc <__aeabi_dsub>
    4bf6:	4680      	mov	r8, r0
    4bf8:	4689      	mov	r9, r1
    4bfa:	e5d4      	b.n	47a6 <__ieee754_pow+0x53e>
    4bfc:	4642      	mov	r2, r8
    4bfe:	464b      	mov	r3, r9
    4c00:	2000      	movs	r0, #0
    4c02:	4938      	ldr	r1, [pc, #224]	; (4ce4 <__ieee754_pow+0xa7c>)
    4c04:	f000 fd38 	bl	5678 <__aeabi_ddiv>
    4c08:	f7ff bb70 	b.w	42ec <__ieee754_pow+0x84>
    4c0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    4c10:	a32d      	add	r3, pc, #180	; (adr r3, 4cc8 <__ieee754_pow+0xa60>)
    4c12:	e9d3 2300 	ldrd	r2, r3, [r3]
    4c16:	f000 fc05 	bl	5424 <__aeabi_dmul>
    4c1a:	a32b      	add	r3, pc, #172	; (adr r3, 4cc8 <__ieee754_pow+0xa60>)
    4c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
    4c20:	f000 fc00 	bl	5424 <__aeabi_dmul>
    4c24:	f7ff bb62 	b.w	42ec <__ieee754_pow+0x84>
    4c28:	f1be 0f00 	cmp.w	lr, #0
    4c2c:	f47f ab69 	bne.w	4302 <__ieee754_pow+0x9a>
    4c30:	f1c3 0314 	rsb	r3, r3, #20
    4c34:	fa47 f203 	asr.w	r2, r7, r3
    4c38:	fa02 f303 	lsl.w	r3, r2, r3
    4c3c:	429f      	cmp	r7, r3
    4c3e:	d02a      	beq.n	4c96 <__ieee754_pow+0xa2e>
    4c40:	4674      	mov	r4, lr
    4c42:	f7ff bb36 	b.w	42b2 <__ieee754_pow+0x4a>
    4c46:	4b29      	ldr	r3, [pc, #164]	; (4cec <__ieee754_pow+0xa84>)
    4c48:	4598      	cmp	r8, r3
    4c4a:	f73f ae0e 	bgt.w	486a <__ieee754_pow+0x602>
    4c4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    4c52:	4692      	mov	sl, r2
    4c54:	4693      	mov	fp, r2
    4c56:	e638      	b.n	48ca <__ieee754_pow+0x662>
    4c58:	4602      	mov	r2, r0
    4c5a:	460b      	mov	r3, r1
    4c5c:	f000 fa2e 	bl	50bc <__aeabi_dsub>
    4c60:	4602      	mov	r2, r0
    4c62:	460b      	mov	r3, r1
    4c64:	f000 fd08 	bl	5678 <__aeabi_ddiv>
    4c68:	f7ff bb40 	b.w	42ec <__ieee754_pow+0x84>
    4c6c:	a318      	add	r3, pc, #96	; (adr r3, 4cd0 <__ieee754_pow+0xa68>)
    4c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
    4c72:	e9cd 2308 	strd	r2, r3, [sp, #32]
    4c76:	a318      	add	r3, pc, #96	; (adr r3, 4cd8 <__ieee754_pow+0xa70>)
    4c78:	e9d3 2300 	ldrd	r2, r3, [r3]
    4c7c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
    4c80:	4b1b      	ldr	r3, [pc, #108]	; (4cf0 <__ieee754_pow+0xa88>)
    4c82:	2200      	movs	r2, #0
    4c84:	f44f 2780 	mov.w	r7, #262144	; 0x40000
    4c88:	e9cd 2306 	strd	r2, r3, [sp, #24]
    4c8c:	e401      	b.n	4492 <__ieee754_pow+0x22a>
    4c8e:	465a      	mov	r2, fp
    4c90:	f000 f98a 	bl	4fa8 <scalbn>
    4c94:	e6c9      	b.n	4a2a <__ieee754_pow+0x7c2>
    4c96:	f002 0201 	and.w	r2, r2, #1
    4c9a:	f1c2 0402 	rsb	r4, r2, #2
    4c9e:	f7ff bb08 	b.w	42b2 <__ieee754_pow+0x4a>
    4ca2:	bf00      	nop
    4ca4:	f3af 8000 	nop.w
    4ca8:	60000000 	.word	0x60000000
    4cac:	3ff71547 	.word	0x3ff71547
    4cb0:	f85ddf44 	.word	0xf85ddf44
    4cb4:	3e54ae0b 	.word	0x3e54ae0b
    4cb8:	55555555 	.word	0x55555555
    4cbc:	3fd55555 	.word	0x3fd55555
    4cc0:	652b82fe 	.word	0x652b82fe
    4cc4:	3ff71547 	.word	0x3ff71547
    4cc8:	8800759c 	.word	0x8800759c
    4ccc:	7e37e43c 	.word	0x7e37e43c
    4cd0:	40000000 	.word	0x40000000
    4cd4:	3fe2b803 	.word	0x3fe2b803
    4cd8:	43cfd006 	.word	0x43cfd006
    4cdc:	3e4cfdeb 	.word	0x3e4cfdeb
    4ce0:	3feffffe 	.word	0x3feffffe
    4ce4:	3ff00000 	.word	0x3ff00000
    4ce8:	3fd00000 	.word	0x3fd00000
    4cec:	3fe00000 	.word	0x3fe00000
    4cf0:	3ff80000 	.word	0x3ff80000

00004cf4 <__ieee754_sqrt>:
    4cf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4cf8:	4f5b      	ldr	r7, [pc, #364]	; (4e68 <__ieee754_sqrt+0x174>)
    4cfa:	438f      	bics	r7, r1
    4cfc:	4605      	mov	r5, r0
    4cfe:	460c      	mov	r4, r1
    4d00:	f000 8092 	beq.w	4e28 <__ieee754_sqrt+0x134>
    4d04:	2900      	cmp	r1, #0
    4d06:	460b      	mov	r3, r1
    4d08:	4602      	mov	r2, r0
    4d0a:	dd6f      	ble.n	4dec <__ieee754_sqrt+0xf8>
    4d0c:	150f      	asrs	r7, r1, #20
    4d0e:	d07b      	beq.n	4e08 <__ieee754_sqrt+0x114>
    4d10:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
    4d14:	f3c3 0313 	ubfx	r3, r3, #0, #20
    4d18:	07f8      	lsls	r0, r7, #31
    4d1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    4d1e:	d45c      	bmi.n	4dda <__ieee754_sqrt+0xe6>
    4d20:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
    4d24:	2600      	movs	r6, #0
    4d26:	440b      	add	r3, r1
    4d28:	107f      	asrs	r7, r7, #1
    4d2a:	0052      	lsls	r2, r2, #1
    4d2c:	46b6      	mov	lr, r6
    4d2e:	2016      	movs	r0, #22
    4d30:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
    4d34:	eb0e 0401 	add.w	r4, lr, r1
    4d38:	429c      	cmp	r4, r3
    4d3a:	ea4f 75d2 	mov.w	r5, r2, lsr #31
    4d3e:	ea4f 0242 	mov.w	r2, r2, lsl #1
    4d42:	dc03      	bgt.n	4d4c <__ieee754_sqrt+0x58>
    4d44:	1b1b      	subs	r3, r3, r4
    4d46:	eb04 0e01 	add.w	lr, r4, r1
    4d4a:	440e      	add	r6, r1
    4d4c:	3801      	subs	r0, #1
    4d4e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
    4d52:	ea4f 0151 	mov.w	r1, r1, lsr #1
    4d56:	d1ed      	bne.n	4d34 <__ieee754_sqrt+0x40>
    4d58:	4684      	mov	ip, r0
    4d5a:	2420      	movs	r4, #32
    4d5c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
    4d60:	e009      	b.n	4d76 <__ieee754_sqrt+0x82>
    4d62:	d020      	beq.n	4da6 <__ieee754_sqrt+0xb2>
    4d64:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
    4d68:	3c01      	subs	r4, #1
    4d6a:	ea4f 0151 	mov.w	r1, r1, lsr #1
    4d6e:	442b      	add	r3, r5
    4d70:	ea4f 0242 	mov.w	r2, r2, lsl #1
    4d74:	d020      	beq.n	4db8 <__ieee754_sqrt+0xc4>
    4d76:	4573      	cmp	r3, lr
    4d78:	eb01 050c 	add.w	r5, r1, ip
    4d7c:	ddf1      	ble.n	4d62 <__ieee754_sqrt+0x6e>
    4d7e:	2d00      	cmp	r5, #0
    4d80:	eb05 0c01 	add.w	ip, r5, r1
    4d84:	db09      	blt.n	4d9a <__ieee754_sqrt+0xa6>
    4d86:	46f0      	mov	r8, lr
    4d88:	4295      	cmp	r5, r2
    4d8a:	eba3 030e 	sub.w	r3, r3, lr
    4d8e:	d900      	bls.n	4d92 <__ieee754_sqrt+0x9e>
    4d90:	3b01      	subs	r3, #1
    4d92:	1b52      	subs	r2, r2, r5
    4d94:	4408      	add	r0, r1
    4d96:	46c6      	mov	lr, r8
    4d98:	e7e4      	b.n	4d64 <__ieee754_sqrt+0x70>
    4d9a:	f1bc 0f00 	cmp.w	ip, #0
    4d9e:	dbf2      	blt.n	4d86 <__ieee754_sqrt+0x92>
    4da0:	f10e 0801 	add.w	r8, lr, #1
    4da4:	e7f0      	b.n	4d88 <__ieee754_sqrt+0x94>
    4da6:	4295      	cmp	r5, r2
    4da8:	d8dc      	bhi.n	4d64 <__ieee754_sqrt+0x70>
    4daa:	2d00      	cmp	r5, #0
    4dac:	eb05 0c01 	add.w	ip, r5, r1
    4db0:	db44      	blt.n	4e3c <__ieee754_sqrt+0x148>
    4db2:	4698      	mov	r8, r3
    4db4:	2300      	movs	r3, #0
    4db6:	e7ec      	b.n	4d92 <__ieee754_sqrt+0x9e>
    4db8:	4313      	orrs	r3, r2
    4dba:	d113      	bne.n	4de4 <__ieee754_sqrt+0xf0>
    4dbc:	0840      	lsrs	r0, r0, #1
    4dbe:	1073      	asrs	r3, r6, #1
    4dc0:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
    4dc4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
    4dc8:	07f2      	lsls	r2, r6, #31
    4dca:	eb03 5907 	add.w	r9, r3, r7, lsl #20
    4dce:	bf48      	it	mi
    4dd0:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
    4dd4:	4649      	mov	r1, r9
    4dd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    4dda:	005b      	lsls	r3, r3, #1
    4ddc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
    4de0:	0052      	lsls	r2, r2, #1
    4de2:	e79d      	b.n	4d20 <__ieee754_sqrt+0x2c>
    4de4:	1c41      	adds	r1, r0, #1
    4de6:	d02d      	beq.n	4e44 <__ieee754_sqrt+0x150>
    4de8:	3001      	adds	r0, #1
    4dea:	e7e7      	b.n	4dbc <__ieee754_sqrt+0xc8>
    4dec:	4606      	mov	r6, r0
    4dee:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
    4df2:	433e      	orrs	r6, r7
    4df4:	d0ef      	beq.n	4dd6 <__ieee754_sqrt+0xe2>
    4df6:	bb69      	cbnz	r1, 4e54 <__ieee754_sqrt+0x160>
    4df8:	460f      	mov	r7, r1
    4dfa:	0ad3      	lsrs	r3, r2, #11
    4dfc:	3f15      	subs	r7, #21
    4dfe:	0552      	lsls	r2, r2, #21
    4e00:	2b00      	cmp	r3, #0
    4e02:	d0fa      	beq.n	4dfa <__ieee754_sqrt+0x106>
    4e04:	02de      	lsls	r6, r3, #11
    4e06:	d420      	bmi.n	4e4a <__ieee754_sqrt+0x156>
    4e08:	2400      	movs	r4, #0
    4e0a:	e000      	b.n	4e0e <__ieee754_sqrt+0x11a>
    4e0c:	4604      	mov	r4, r0
    4e0e:	005b      	lsls	r3, r3, #1
    4e10:	02dd      	lsls	r5, r3, #11
    4e12:	f104 0001 	add.w	r0, r4, #1
    4e16:	d5f9      	bpl.n	4e0c <__ieee754_sqrt+0x118>
    4e18:	f1c0 0120 	rsb	r1, r0, #32
    4e1c:	fa22 f101 	lsr.w	r1, r2, r1
    4e20:	430b      	orrs	r3, r1
    4e22:	1b3f      	subs	r7, r7, r4
    4e24:	4082      	lsls	r2, r0
    4e26:	e773      	b.n	4d10 <__ieee754_sqrt+0x1c>
    4e28:	4602      	mov	r2, r0
    4e2a:	460b      	mov	r3, r1
    4e2c:	f000 fafa 	bl	5424 <__aeabi_dmul>
    4e30:	462a      	mov	r2, r5
    4e32:	4623      	mov	r3, r4
    4e34:	f000 f944 	bl	50c0 <__adddf3>
    4e38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    4e3c:	f1bc 0f00 	cmp.w	ip, #0
    4e40:	daae      	bge.n	4da0 <__ieee754_sqrt+0xac>
    4e42:	e7b6      	b.n	4db2 <__ieee754_sqrt+0xbe>
    4e44:	3601      	adds	r6, #1
    4e46:	4620      	mov	r0, r4
    4e48:	e7b9      	b.n	4dbe <__ieee754_sqrt+0xca>
    4e4a:	2000      	movs	r0, #0
    4e4c:	2120      	movs	r1, #32
    4e4e:	f04f 34ff 	mov.w	r4, #4294967295
    4e52:	e7e3      	b.n	4e1c <__ieee754_sqrt+0x128>
    4e54:	4602      	mov	r2, r0
    4e56:	460b      	mov	r3, r1
    4e58:	f000 f930 	bl	50bc <__aeabi_dsub>
    4e5c:	4602      	mov	r2, r0
    4e5e:	460b      	mov	r3, r1
    4e60:	f000 fc0a 	bl	5678 <__aeabi_ddiv>
    4e64:	e7b7      	b.n	4dd6 <__ieee754_sqrt+0xe2>
    4e66:	bf00      	nop
    4e68:	7ff00000 	.word	0x7ff00000

00004e6c <fabs>:
    4e6c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    4e70:	4770      	bx	lr
    4e72:	bf00      	nop

00004e74 <finite>:
    4e74:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
    4e78:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
    4e7c:	0fc0      	lsrs	r0, r0, #31
    4e7e:	4770      	bx	lr

00004e80 <matherr>:
    4e80:	2000      	movs	r0, #0
    4e82:	4770      	bx	lr

00004e84 <nan>:
    4e84:	2000      	movs	r0, #0
    4e86:	4901      	ldr	r1, [pc, #4]	; (4e8c <nan+0x8>)
    4e88:	4770      	bx	lr
    4e8a:	bf00      	nop
    4e8c:	7ff80000 	.word	0x7ff80000

00004e90 <rint>:
    4e90:	b5f0      	push	{r4, r5, r6, r7, lr}
    4e92:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
    4e96:	f2ae 36ff 	subw	r6, lr, #1023	; 0x3ff
    4e9a:	2e13      	cmp	r6, #19
    4e9c:	b083      	sub	sp, #12
    4e9e:	4602      	mov	r2, r0
    4ea0:	460b      	mov	r3, r1
    4ea2:	460c      	mov	r4, r1
    4ea4:	ea4f 75d1 	mov.w	r5, r1, lsr #31
    4ea8:	4607      	mov	r7, r0
    4eaa:	dc2e      	bgt.n	4f0a <rint+0x7a>
    4eac:	2e00      	cmp	r6, #0
    4eae:	db49      	blt.n	4f44 <rint+0xb4>
    4eb0:	493a      	ldr	r1, [pc, #232]	; (4f9c <rint+0x10c>)
    4eb2:	4131      	asrs	r1, r6
    4eb4:	ea03 0001 	and.w	r0, r3, r1
    4eb8:	4310      	orrs	r0, r2
    4eba:	d02b      	beq.n	4f14 <rint+0x84>
    4ebc:	0849      	lsrs	r1, r1, #1
    4ebe:	400b      	ands	r3, r1
    4ec0:	ea53 0702 	orrs.w	r7, r3, r2
    4ec4:	d00c      	beq.n	4ee0 <rint+0x50>
    4ec6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
    4eca:	2e13      	cmp	r6, #19
    4ecc:	ea24 0101 	bic.w	r1, r4, r1
    4ed0:	fa43 f406 	asr.w	r4, r3, r6
    4ed4:	ea44 0401 	orr.w	r4, r4, r1
    4ed8:	bf0c      	ite	eq
    4eda:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
    4ede:	2700      	movne	r7, #0
    4ee0:	4b2f      	ldr	r3, [pc, #188]	; (4fa0 <rint+0x110>)
    4ee2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
    4ee6:	4621      	mov	r1, r4
    4ee8:	e9d5 4500 	ldrd	r4, r5, [r5]
    4eec:	4638      	mov	r0, r7
    4eee:	4622      	mov	r2, r4
    4ef0:	462b      	mov	r3, r5
    4ef2:	f000 f8e5 	bl	50c0 <__adddf3>
    4ef6:	e9cd 0100 	strd	r0, r1, [sp]
    4efa:	4622      	mov	r2, r4
    4efc:	462b      	mov	r3, r5
    4efe:	e9dd 0100 	ldrd	r0, r1, [sp]
    4f02:	f000 f8db 	bl	50bc <__aeabi_dsub>
    4f06:	b003      	add	sp, #12
    4f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f0a:	2e33      	cmp	r6, #51	; 0x33
    4f0c:	dd06      	ble.n	4f1c <rint+0x8c>
    4f0e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
    4f12:	d040      	beq.n	4f96 <rint+0x106>
    4f14:	4610      	mov	r0, r2
    4f16:	4619      	mov	r1, r3
    4f18:	b003      	add	sp, #12
    4f1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f1c:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
    4f20:	f04f 31ff 	mov.w	r1, #4294967295
    4f24:	fa21 f10e 	lsr.w	r1, r1, lr
    4f28:	4208      	tst	r0, r1
    4f2a:	d0f3      	beq.n	4f14 <rint+0x84>
    4f2c:	0849      	lsrs	r1, r1, #1
    4f2e:	4208      	tst	r0, r1
    4f30:	d0d6      	beq.n	4ee0 <rint+0x50>
    4f32:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4f36:	ea20 0101 	bic.w	r1, r0, r1
    4f3a:	fa43 fe0e 	asr.w	lr, r3, lr
    4f3e:	ea4e 0701 	orr.w	r7, lr, r1
    4f42:	e7cd      	b.n	4ee0 <rint+0x50>
    4f44:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    4f48:	4301      	orrs	r1, r0
    4f4a:	d0e3      	beq.n	4f14 <rint+0x84>
    4f4c:	f3c3 0113 	ubfx	r1, r3, #0, #20
    4f50:	4e13      	ldr	r6, [pc, #76]	; (4fa0 <rint+0x110>)
    4f52:	4301      	orrs	r1, r0
    4f54:	f1c1 0c00 	rsb	ip, r1, #0
    4f58:	eb06 06c5 	add.w	r6, r6, r5, lsl #3
    4f5c:	e9d6 6700 	ldrd	r6, r7, [r6]
    4f60:	ea4c 0c01 	orr.w	ip, ip, r1
    4f64:	ea4f 3c1c 	mov.w	ip, ip, lsr #12
    4f68:	0c5c      	lsrs	r4, r3, #17
    4f6a:	0464      	lsls	r4, r4, #17
    4f6c:	f40c 2300 	and.w	r3, ip, #524288	; 0x80000
    4f70:	ea43 0104 	orr.w	r1, r3, r4
    4f74:	4632      	mov	r2, r6
    4f76:	463b      	mov	r3, r7
    4f78:	f000 f8a2 	bl	50c0 <__adddf3>
    4f7c:	e9cd 0100 	strd	r0, r1, [sp]
    4f80:	4632      	mov	r2, r6
    4f82:	463b      	mov	r3, r7
    4f84:	e9dd 0100 	ldrd	r0, r1, [sp]
    4f88:	f000 f898 	bl	50bc <__aeabi_dsub>
    4f8c:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
    4f90:	ea44 71c5 	orr.w	r1, r4, r5, lsl #31
    4f94:	e7c0      	b.n	4f18 <rint+0x88>
    4f96:	f000 f893 	bl	50c0 <__adddf3>
    4f9a:	e7bd      	b.n	4f18 <rint+0x88>
    4f9c:	000fffff 	.word	0x000fffff
    4fa0:	00005c78 	.word	0x00005c78
    4fa4:	00000000 	.word	0x00000000

00004fa8 <scalbn>:
    4fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4faa:	f3c1 560a 	ubfx	r6, r1, #20, #11
    4fae:	4604      	mov	r4, r0
    4fb0:	460d      	mov	r5, r1
    4fb2:	460b      	mov	r3, r1
    4fb4:	4617      	mov	r7, r2
    4fb6:	bb0e      	cbnz	r6, 4ffc <scalbn+0x54>
    4fb8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
    4fbc:	4303      	orrs	r3, r0
    4fbe:	4686      	mov	lr, r0
    4fc0:	d025      	beq.n	500e <scalbn+0x66>
    4fc2:	2200      	movs	r2, #0
    4fc4:	4b34      	ldr	r3, [pc, #208]	; (5098 <scalbn+0xf0>)
    4fc6:	f000 fa2d 	bl	5424 <__aeabi_dmul>
    4fca:	4a34      	ldr	r2, [pc, #208]	; (509c <scalbn+0xf4>)
    4fcc:	4297      	cmp	r7, r2
    4fce:	4604      	mov	r4, r0
    4fd0:	460d      	mov	r5, r1
    4fd2:	460b      	mov	r3, r1
    4fd4:	db2a      	blt.n	502c <scalbn+0x84>
    4fd6:	f3c1 560a 	ubfx	r6, r1, #20, #11
    4fda:	3e36      	subs	r6, #54	; 0x36
    4fdc:	443e      	add	r6, r7
    4fde:	f240 72fe 	movw	r2, #2046	; 0x7fe
    4fe2:	4296      	cmp	r6, r2
    4fe4:	dc28      	bgt.n	5038 <scalbn+0x90>
    4fe6:	2e00      	cmp	r6, #0
    4fe8:	dd12      	ble.n	5010 <scalbn+0x68>
    4fea:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
    4fee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
    4ff2:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
    4ff6:	4620      	mov	r0, r4
    4ff8:	4629      	mov	r1, r5
    4ffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4ffc:	f240 72ff 	movw	r2, #2047	; 0x7ff
    5000:	4296      	cmp	r6, r2
    5002:	d1eb      	bne.n	4fdc <scalbn+0x34>
    5004:	4602      	mov	r2, r0
    5006:	460b      	mov	r3, r1
    5008:	f000 f85a 	bl	50c0 <__adddf3>
    500c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    500e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5010:	f116 0f35 	cmn.w	r6, #53	; 0x35
    5014:	da1d      	bge.n	5052 <scalbn+0xaa>
    5016:	f24c 3350 	movw	r3, #50000	; 0xc350
    501a:	429f      	cmp	r7, r3
    501c:	4622      	mov	r2, r4
    501e:	462b      	mov	r3, r5
    5020:	dc25      	bgt.n	506e <scalbn+0xc6>
    5022:	a119      	add	r1, pc, #100	; (adr r1, 5088 <scalbn+0xe0>)
    5024:	e9d1 0100 	ldrd	r0, r1, [r1]
    5028:	f000 f83c 	bl	50a4 <copysign>
    502c:	a316      	add	r3, pc, #88	; (adr r3, 5088 <scalbn+0xe0>)
    502e:	e9d3 2300 	ldrd	r2, r3, [r3]
    5032:	f000 f9f7 	bl	5424 <__aeabi_dmul>
    5036:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5038:	4622      	mov	r2, r4
    503a:	462b      	mov	r3, r5
    503c:	a114      	add	r1, pc, #80	; (adr r1, 5090 <scalbn+0xe8>)
    503e:	e9d1 0100 	ldrd	r0, r1, [r1]
    5042:	f000 f82f 	bl	50a4 <copysign>
    5046:	a312      	add	r3, pc, #72	; (adr r3, 5090 <scalbn+0xe8>)
    5048:	e9d3 2300 	ldrd	r2, r3, [r3]
    504c:	f000 f9ea 	bl	5424 <__aeabi_dmul>
    5050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5052:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
    5056:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
    505a:	3636      	adds	r6, #54	; 0x36
    505c:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
    5060:	4620      	mov	r0, r4
    5062:	4629      	mov	r1, r5
    5064:	2200      	movs	r2, #0
    5066:	4b0e      	ldr	r3, [pc, #56]	; (50a0 <scalbn+0xf8>)
    5068:	f000 f9dc 	bl	5424 <__aeabi_dmul>
    506c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    506e:	a108      	add	r1, pc, #32	; (adr r1, 5090 <scalbn+0xe8>)
    5070:	e9d1 0100 	ldrd	r0, r1, [r1]
    5074:	f000 f816 	bl	50a4 <copysign>
    5078:	a305      	add	r3, pc, #20	; (adr r3, 5090 <scalbn+0xe8>)
    507a:	e9d3 2300 	ldrd	r2, r3, [r3]
    507e:	f000 f9d1 	bl	5424 <__aeabi_dmul>
    5082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5084:	f3af 8000 	nop.w
    5088:	c2f8f359 	.word	0xc2f8f359
    508c:	01a56e1f 	.word	0x01a56e1f
    5090:	8800759c 	.word	0x8800759c
    5094:	7e37e43c 	.word	0x7e37e43c
    5098:	43500000 	.word	0x43500000
    509c:	ffff3cb0 	.word	0xffff3cb0
    50a0:	3c900000 	.word	0x3c900000

000050a4 <copysign>:
    50a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
    50a8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
    50ac:	ea42 0103 	orr.w	r1, r2, r3
    50b0:	4770      	bx	lr
    50b2:	bf00      	nop

000050b4 <__aeabi_drsub>:
    50b4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    50b8:	e002      	b.n	50c0 <__adddf3>
    50ba:	bf00      	nop

000050bc <__aeabi_dsub>:
    50bc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000050c0 <__adddf3>:
    50c0:	b530      	push	{r4, r5, lr}
    50c2:	ea4f 0441 	mov.w	r4, r1, lsl #1
    50c6:	ea4f 0543 	mov.w	r5, r3, lsl #1
    50ca:	ea94 0f05 	teq	r4, r5
    50ce:	bf08      	it	eq
    50d0:	ea90 0f02 	teqeq	r0, r2
    50d4:	bf1f      	itttt	ne
    50d6:	ea54 0c00 	orrsne.w	ip, r4, r0
    50da:	ea55 0c02 	orrsne.w	ip, r5, r2
    50de:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    50e2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    50e6:	f000 80e2 	beq.w	52ae <__adddf3+0x1ee>
    50ea:	ea4f 5454 	mov.w	r4, r4, lsr #21
    50ee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    50f2:	bfb8      	it	lt
    50f4:	426d      	neglt	r5, r5
    50f6:	dd0c      	ble.n	5112 <__adddf3+0x52>
    50f8:	442c      	add	r4, r5
    50fa:	ea80 0202 	eor.w	r2, r0, r2
    50fe:	ea81 0303 	eor.w	r3, r1, r3
    5102:	ea82 0000 	eor.w	r0, r2, r0
    5106:	ea83 0101 	eor.w	r1, r3, r1
    510a:	ea80 0202 	eor.w	r2, r0, r2
    510e:	ea81 0303 	eor.w	r3, r1, r3
    5112:	2d36      	cmp	r5, #54	; 0x36
    5114:	bf88      	it	hi
    5116:	bd30      	pophi	{r4, r5, pc}
    5118:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    511c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    5120:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    5124:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    5128:	d002      	beq.n	5130 <__adddf3+0x70>
    512a:	4240      	negs	r0, r0
    512c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    5130:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    5134:	ea4f 3303 	mov.w	r3, r3, lsl #12
    5138:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    513c:	d002      	beq.n	5144 <__adddf3+0x84>
    513e:	4252      	negs	r2, r2
    5140:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    5144:	ea94 0f05 	teq	r4, r5
    5148:	f000 80a7 	beq.w	529a <__adddf3+0x1da>
    514c:	f1a4 0401 	sub.w	r4, r4, #1
    5150:	f1d5 0e20 	rsbs	lr, r5, #32
    5154:	db0d      	blt.n	5172 <__adddf3+0xb2>
    5156:	fa02 fc0e 	lsl.w	ip, r2, lr
    515a:	fa22 f205 	lsr.w	r2, r2, r5
    515e:	1880      	adds	r0, r0, r2
    5160:	f141 0100 	adc.w	r1, r1, #0
    5164:	fa03 f20e 	lsl.w	r2, r3, lr
    5168:	1880      	adds	r0, r0, r2
    516a:	fa43 f305 	asr.w	r3, r3, r5
    516e:	4159      	adcs	r1, r3
    5170:	e00e      	b.n	5190 <__adddf3+0xd0>
    5172:	f1a5 0520 	sub.w	r5, r5, #32
    5176:	f10e 0e20 	add.w	lr, lr, #32
    517a:	2a01      	cmp	r2, #1
    517c:	fa03 fc0e 	lsl.w	ip, r3, lr
    5180:	bf28      	it	cs
    5182:	f04c 0c02 	orrcs.w	ip, ip, #2
    5186:	fa43 f305 	asr.w	r3, r3, r5
    518a:	18c0      	adds	r0, r0, r3
    518c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    5190:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    5194:	d507      	bpl.n	51a6 <__adddf3+0xe6>
    5196:	f04f 0e00 	mov.w	lr, #0
    519a:	f1dc 0c00 	rsbs	ip, ip, #0
    519e:	eb7e 0000 	sbcs.w	r0, lr, r0
    51a2:	eb6e 0101 	sbc.w	r1, lr, r1
    51a6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    51aa:	d31b      	bcc.n	51e4 <__adddf3+0x124>
    51ac:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    51b0:	d30c      	bcc.n	51cc <__adddf3+0x10c>
    51b2:	0849      	lsrs	r1, r1, #1
    51b4:	ea5f 0030 	movs.w	r0, r0, rrx
    51b8:	ea4f 0c3c 	mov.w	ip, ip, rrx
    51bc:	f104 0401 	add.w	r4, r4, #1
    51c0:	ea4f 5244 	mov.w	r2, r4, lsl #21
    51c4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    51c8:	f080 809a 	bcs.w	5300 <__adddf3+0x240>
    51cc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    51d0:	bf08      	it	eq
    51d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    51d6:	f150 0000 	adcs.w	r0, r0, #0
    51da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    51de:	ea41 0105 	orr.w	r1, r1, r5
    51e2:	bd30      	pop	{r4, r5, pc}
    51e4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    51e8:	4140      	adcs	r0, r0
    51ea:	eb41 0101 	adc.w	r1, r1, r1
    51ee:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    51f2:	f1a4 0401 	sub.w	r4, r4, #1
    51f6:	d1e9      	bne.n	51cc <__adddf3+0x10c>
    51f8:	f091 0f00 	teq	r1, #0
    51fc:	bf04      	itt	eq
    51fe:	4601      	moveq	r1, r0
    5200:	2000      	moveq	r0, #0
    5202:	fab1 f381 	clz	r3, r1
    5206:	bf08      	it	eq
    5208:	3320      	addeq	r3, #32
    520a:	f1a3 030b 	sub.w	r3, r3, #11
    520e:	f1b3 0220 	subs.w	r2, r3, #32
    5212:	da0c      	bge.n	522e <__adddf3+0x16e>
    5214:	320c      	adds	r2, #12
    5216:	dd08      	ble.n	522a <__adddf3+0x16a>
    5218:	f102 0c14 	add.w	ip, r2, #20
    521c:	f1c2 020c 	rsb	r2, r2, #12
    5220:	fa01 f00c 	lsl.w	r0, r1, ip
    5224:	fa21 f102 	lsr.w	r1, r1, r2
    5228:	e00c      	b.n	5244 <__adddf3+0x184>
    522a:	f102 0214 	add.w	r2, r2, #20
    522e:	bfd8      	it	le
    5230:	f1c2 0c20 	rsble	ip, r2, #32
    5234:	fa01 f102 	lsl.w	r1, r1, r2
    5238:	fa20 fc0c 	lsr.w	ip, r0, ip
    523c:	bfdc      	itt	le
    523e:	ea41 010c 	orrle.w	r1, r1, ip
    5242:	4090      	lslle	r0, r2
    5244:	1ae4      	subs	r4, r4, r3
    5246:	bfa2      	ittt	ge
    5248:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    524c:	4329      	orrge	r1, r5
    524e:	bd30      	popge	{r4, r5, pc}
    5250:	ea6f 0404 	mvn.w	r4, r4
    5254:	3c1f      	subs	r4, #31
    5256:	da1c      	bge.n	5292 <__adddf3+0x1d2>
    5258:	340c      	adds	r4, #12
    525a:	dc0e      	bgt.n	527a <__adddf3+0x1ba>
    525c:	f104 0414 	add.w	r4, r4, #20
    5260:	f1c4 0220 	rsb	r2, r4, #32
    5264:	fa20 f004 	lsr.w	r0, r0, r4
    5268:	fa01 f302 	lsl.w	r3, r1, r2
    526c:	ea40 0003 	orr.w	r0, r0, r3
    5270:	fa21 f304 	lsr.w	r3, r1, r4
    5274:	ea45 0103 	orr.w	r1, r5, r3
    5278:	bd30      	pop	{r4, r5, pc}
    527a:	f1c4 040c 	rsb	r4, r4, #12
    527e:	f1c4 0220 	rsb	r2, r4, #32
    5282:	fa20 f002 	lsr.w	r0, r0, r2
    5286:	fa01 f304 	lsl.w	r3, r1, r4
    528a:	ea40 0003 	orr.w	r0, r0, r3
    528e:	4629      	mov	r1, r5
    5290:	bd30      	pop	{r4, r5, pc}
    5292:	fa21 f004 	lsr.w	r0, r1, r4
    5296:	4629      	mov	r1, r5
    5298:	bd30      	pop	{r4, r5, pc}
    529a:	f094 0f00 	teq	r4, #0
    529e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    52a2:	bf06      	itte	eq
    52a4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    52a8:	3401      	addeq	r4, #1
    52aa:	3d01      	subne	r5, #1
    52ac:	e74e      	b.n	514c <__adddf3+0x8c>
    52ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    52b2:	bf18      	it	ne
    52b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    52b8:	d029      	beq.n	530e <__adddf3+0x24e>
    52ba:	ea94 0f05 	teq	r4, r5
    52be:	bf08      	it	eq
    52c0:	ea90 0f02 	teqeq	r0, r2
    52c4:	d005      	beq.n	52d2 <__adddf3+0x212>
    52c6:	ea54 0c00 	orrs.w	ip, r4, r0
    52ca:	bf04      	itt	eq
    52cc:	4619      	moveq	r1, r3
    52ce:	4610      	moveq	r0, r2
    52d0:	bd30      	pop	{r4, r5, pc}
    52d2:	ea91 0f03 	teq	r1, r3
    52d6:	bf1e      	ittt	ne
    52d8:	2100      	movne	r1, #0
    52da:	2000      	movne	r0, #0
    52dc:	bd30      	popne	{r4, r5, pc}
    52de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    52e2:	d105      	bne.n	52f0 <__adddf3+0x230>
    52e4:	0040      	lsls	r0, r0, #1
    52e6:	4149      	adcs	r1, r1
    52e8:	bf28      	it	cs
    52ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    52ee:	bd30      	pop	{r4, r5, pc}
    52f0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    52f4:	bf3c      	itt	cc
    52f6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    52fa:	bd30      	popcc	{r4, r5, pc}
    52fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    5300:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    5304:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    5308:	f04f 0000 	mov.w	r0, #0
    530c:	bd30      	pop	{r4, r5, pc}
    530e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    5312:	bf1a      	itte	ne
    5314:	4619      	movne	r1, r3
    5316:	4610      	movne	r0, r2
    5318:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    531c:	bf1c      	itt	ne
    531e:	460b      	movne	r3, r1
    5320:	4602      	movne	r2, r0
    5322:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    5326:	bf06      	itte	eq
    5328:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    532c:	ea91 0f03 	teqeq	r1, r3
    5330:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    5334:	bd30      	pop	{r4, r5, pc}
    5336:	bf00      	nop

00005338 <__aeabi_ui2d>:
    5338:	f090 0f00 	teq	r0, #0
    533c:	bf04      	itt	eq
    533e:	2100      	moveq	r1, #0
    5340:	4770      	bxeq	lr
    5342:	b530      	push	{r4, r5, lr}
    5344:	f44f 6480 	mov.w	r4, #1024	; 0x400
    5348:	f104 0432 	add.w	r4, r4, #50	; 0x32
    534c:	f04f 0500 	mov.w	r5, #0
    5350:	f04f 0100 	mov.w	r1, #0
    5354:	e750      	b.n	51f8 <__adddf3+0x138>
    5356:	bf00      	nop

00005358 <__aeabi_i2d>:
    5358:	f090 0f00 	teq	r0, #0
    535c:	bf04      	itt	eq
    535e:	2100      	moveq	r1, #0
    5360:	4770      	bxeq	lr
    5362:	b530      	push	{r4, r5, lr}
    5364:	f44f 6480 	mov.w	r4, #1024	; 0x400
    5368:	f104 0432 	add.w	r4, r4, #50	; 0x32
    536c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    5370:	bf48      	it	mi
    5372:	4240      	negmi	r0, r0
    5374:	f04f 0100 	mov.w	r1, #0
    5378:	e73e      	b.n	51f8 <__adddf3+0x138>
    537a:	bf00      	nop

0000537c <__aeabi_f2d>:
    537c:	0042      	lsls	r2, r0, #1
    537e:	ea4f 01e2 	mov.w	r1, r2, asr #3
    5382:	ea4f 0131 	mov.w	r1, r1, rrx
    5386:	ea4f 7002 	mov.w	r0, r2, lsl #28
    538a:	bf1f      	itttt	ne
    538c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    5390:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    5394:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    5398:	4770      	bxne	lr
    539a:	f092 0f00 	teq	r2, #0
    539e:	bf14      	ite	ne
    53a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    53a4:	4770      	bxeq	lr
    53a6:	b530      	push	{r4, r5, lr}
    53a8:	f44f 7460 	mov.w	r4, #896	; 0x380
    53ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    53b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    53b4:	e720      	b.n	51f8 <__adddf3+0x138>
    53b6:	bf00      	nop

000053b8 <__aeabi_ul2d>:
    53b8:	ea50 0201 	orrs.w	r2, r0, r1
    53bc:	bf08      	it	eq
    53be:	4770      	bxeq	lr
    53c0:	b530      	push	{r4, r5, lr}
    53c2:	f04f 0500 	mov.w	r5, #0
    53c6:	e00a      	b.n	53de <__aeabi_l2d+0x16>

000053c8 <__aeabi_l2d>:
    53c8:	ea50 0201 	orrs.w	r2, r0, r1
    53cc:	bf08      	it	eq
    53ce:	4770      	bxeq	lr
    53d0:	b530      	push	{r4, r5, lr}
    53d2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    53d6:	d502      	bpl.n	53de <__aeabi_l2d+0x16>
    53d8:	4240      	negs	r0, r0
    53da:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    53de:	f44f 6480 	mov.w	r4, #1024	; 0x400
    53e2:	f104 0432 	add.w	r4, r4, #50	; 0x32
    53e6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    53ea:	f43f aedc 	beq.w	51a6 <__adddf3+0xe6>
    53ee:	f04f 0203 	mov.w	r2, #3
    53f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    53f6:	bf18      	it	ne
    53f8:	3203      	addne	r2, #3
    53fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    53fe:	bf18      	it	ne
    5400:	3203      	addne	r2, #3
    5402:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    5406:	f1c2 0320 	rsb	r3, r2, #32
    540a:	fa00 fc03 	lsl.w	ip, r0, r3
    540e:	fa20 f002 	lsr.w	r0, r0, r2
    5412:	fa01 fe03 	lsl.w	lr, r1, r3
    5416:	ea40 000e 	orr.w	r0, r0, lr
    541a:	fa21 f102 	lsr.w	r1, r1, r2
    541e:	4414      	add	r4, r2
    5420:	e6c1      	b.n	51a6 <__adddf3+0xe6>
    5422:	bf00      	nop

00005424 <__aeabi_dmul>:
    5424:	b570      	push	{r4, r5, r6, lr}
    5426:	f04f 0cff 	mov.w	ip, #255	; 0xff
    542a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    542e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    5432:	bf1d      	ittte	ne
    5434:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    5438:	ea94 0f0c 	teqne	r4, ip
    543c:	ea95 0f0c 	teqne	r5, ip
    5440:	f000 f8de 	bleq	5600 <__aeabi_dmul+0x1dc>
    5444:	442c      	add	r4, r5
    5446:	ea81 0603 	eor.w	r6, r1, r3
    544a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    544e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    5452:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    5456:	bf18      	it	ne
    5458:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    545c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    5460:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    5464:	d038      	beq.n	54d8 <__aeabi_dmul+0xb4>
    5466:	fba0 ce02 	umull	ip, lr, r0, r2
    546a:	f04f 0500 	mov.w	r5, #0
    546e:	fbe1 e502 	umlal	lr, r5, r1, r2
    5472:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    5476:	fbe0 e503 	umlal	lr, r5, r0, r3
    547a:	f04f 0600 	mov.w	r6, #0
    547e:	fbe1 5603 	umlal	r5, r6, r1, r3
    5482:	f09c 0f00 	teq	ip, #0
    5486:	bf18      	it	ne
    5488:	f04e 0e01 	orrne.w	lr, lr, #1
    548c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    5490:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    5494:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    5498:	d204      	bcs.n	54a4 <__aeabi_dmul+0x80>
    549a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    549e:	416d      	adcs	r5, r5
    54a0:	eb46 0606 	adc.w	r6, r6, r6
    54a4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    54a8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    54ac:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    54b0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    54b4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    54b8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    54bc:	bf88      	it	hi
    54be:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    54c2:	d81e      	bhi.n	5502 <__aeabi_dmul+0xde>
    54c4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    54c8:	bf08      	it	eq
    54ca:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    54ce:	f150 0000 	adcs.w	r0, r0, #0
    54d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    54d6:	bd70      	pop	{r4, r5, r6, pc}
    54d8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    54dc:	ea46 0101 	orr.w	r1, r6, r1
    54e0:	ea40 0002 	orr.w	r0, r0, r2
    54e4:	ea81 0103 	eor.w	r1, r1, r3
    54e8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    54ec:	bfc2      	ittt	gt
    54ee:	ebd4 050c 	rsbsgt	r5, r4, ip
    54f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    54f6:	bd70      	popgt	{r4, r5, r6, pc}
    54f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    54fc:	f04f 0e00 	mov.w	lr, #0
    5500:	3c01      	subs	r4, #1
    5502:	f300 80ab 	bgt.w	565c <__aeabi_dmul+0x238>
    5506:	f114 0f36 	cmn.w	r4, #54	; 0x36
    550a:	bfde      	ittt	le
    550c:	2000      	movle	r0, #0
    550e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    5512:	bd70      	pople	{r4, r5, r6, pc}
    5514:	f1c4 0400 	rsb	r4, r4, #0
    5518:	3c20      	subs	r4, #32
    551a:	da35      	bge.n	5588 <__aeabi_dmul+0x164>
    551c:	340c      	adds	r4, #12
    551e:	dc1b      	bgt.n	5558 <__aeabi_dmul+0x134>
    5520:	f104 0414 	add.w	r4, r4, #20
    5524:	f1c4 0520 	rsb	r5, r4, #32
    5528:	fa00 f305 	lsl.w	r3, r0, r5
    552c:	fa20 f004 	lsr.w	r0, r0, r4
    5530:	fa01 f205 	lsl.w	r2, r1, r5
    5534:	ea40 0002 	orr.w	r0, r0, r2
    5538:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    553c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    5540:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    5544:	fa21 f604 	lsr.w	r6, r1, r4
    5548:	eb42 0106 	adc.w	r1, r2, r6
    554c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    5550:	bf08      	it	eq
    5552:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    5556:	bd70      	pop	{r4, r5, r6, pc}
    5558:	f1c4 040c 	rsb	r4, r4, #12
    555c:	f1c4 0520 	rsb	r5, r4, #32
    5560:	fa00 f304 	lsl.w	r3, r0, r4
    5564:	fa20 f005 	lsr.w	r0, r0, r5
    5568:	fa01 f204 	lsl.w	r2, r1, r4
    556c:	ea40 0002 	orr.w	r0, r0, r2
    5570:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    5574:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    5578:	f141 0100 	adc.w	r1, r1, #0
    557c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    5580:	bf08      	it	eq
    5582:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    5586:	bd70      	pop	{r4, r5, r6, pc}
    5588:	f1c4 0520 	rsb	r5, r4, #32
    558c:	fa00 f205 	lsl.w	r2, r0, r5
    5590:	ea4e 0e02 	orr.w	lr, lr, r2
    5594:	fa20 f304 	lsr.w	r3, r0, r4
    5598:	fa01 f205 	lsl.w	r2, r1, r5
    559c:	ea43 0302 	orr.w	r3, r3, r2
    55a0:	fa21 f004 	lsr.w	r0, r1, r4
    55a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    55a8:	fa21 f204 	lsr.w	r2, r1, r4
    55ac:	ea20 0002 	bic.w	r0, r0, r2
    55b0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    55b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    55b8:	bf08      	it	eq
    55ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    55be:	bd70      	pop	{r4, r5, r6, pc}
    55c0:	f094 0f00 	teq	r4, #0
    55c4:	d10f      	bne.n	55e6 <__aeabi_dmul+0x1c2>
    55c6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    55ca:	0040      	lsls	r0, r0, #1
    55cc:	eb41 0101 	adc.w	r1, r1, r1
    55d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    55d4:	bf08      	it	eq
    55d6:	3c01      	subeq	r4, #1
    55d8:	d0f7      	beq.n	55ca <__aeabi_dmul+0x1a6>
    55da:	ea41 0106 	orr.w	r1, r1, r6
    55de:	f095 0f00 	teq	r5, #0
    55e2:	bf18      	it	ne
    55e4:	4770      	bxne	lr
    55e6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    55ea:	0052      	lsls	r2, r2, #1
    55ec:	eb43 0303 	adc.w	r3, r3, r3
    55f0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    55f4:	bf08      	it	eq
    55f6:	3d01      	subeq	r5, #1
    55f8:	d0f7      	beq.n	55ea <__aeabi_dmul+0x1c6>
    55fa:	ea43 0306 	orr.w	r3, r3, r6
    55fe:	4770      	bx	lr
    5600:	ea94 0f0c 	teq	r4, ip
    5604:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    5608:	bf18      	it	ne
    560a:	ea95 0f0c 	teqne	r5, ip
    560e:	d00c      	beq.n	562a <__aeabi_dmul+0x206>
    5610:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    5614:	bf18      	it	ne
    5616:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    561a:	d1d1      	bne.n	55c0 <__aeabi_dmul+0x19c>
    561c:	ea81 0103 	eor.w	r1, r1, r3
    5620:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    5624:	f04f 0000 	mov.w	r0, #0
    5628:	bd70      	pop	{r4, r5, r6, pc}
    562a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    562e:	bf06      	itte	eq
    5630:	4610      	moveq	r0, r2
    5632:	4619      	moveq	r1, r3
    5634:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    5638:	d019      	beq.n	566e <__aeabi_dmul+0x24a>
    563a:	ea94 0f0c 	teq	r4, ip
    563e:	d102      	bne.n	5646 <__aeabi_dmul+0x222>
    5640:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    5644:	d113      	bne.n	566e <__aeabi_dmul+0x24a>
    5646:	ea95 0f0c 	teq	r5, ip
    564a:	d105      	bne.n	5658 <__aeabi_dmul+0x234>
    564c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    5650:	bf1c      	itt	ne
    5652:	4610      	movne	r0, r2
    5654:	4619      	movne	r1, r3
    5656:	d10a      	bne.n	566e <__aeabi_dmul+0x24a>
    5658:	ea81 0103 	eor.w	r1, r1, r3
    565c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    5660:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    5664:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    5668:	f04f 0000 	mov.w	r0, #0
    566c:	bd70      	pop	{r4, r5, r6, pc}
    566e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    5672:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    5676:	bd70      	pop	{r4, r5, r6, pc}

00005678 <__aeabi_ddiv>:
    5678:	b570      	push	{r4, r5, r6, lr}
    567a:	f04f 0cff 	mov.w	ip, #255	; 0xff
    567e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    5682:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    5686:	bf1d      	ittte	ne
    5688:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    568c:	ea94 0f0c 	teqne	r4, ip
    5690:	ea95 0f0c 	teqne	r5, ip
    5694:	f000 f8a7 	bleq	57e6 <__aeabi_ddiv+0x16e>
    5698:	eba4 0405 	sub.w	r4, r4, r5
    569c:	ea81 0e03 	eor.w	lr, r1, r3
    56a0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    56a4:	ea4f 3101 	mov.w	r1, r1, lsl #12
    56a8:	f000 8088 	beq.w	57bc <__aeabi_ddiv+0x144>
    56ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
    56b0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    56b4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    56b8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    56bc:	ea4f 2202 	mov.w	r2, r2, lsl #8
    56c0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    56c4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    56c8:	ea4f 2600 	mov.w	r6, r0, lsl #8
    56cc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    56d0:	429d      	cmp	r5, r3
    56d2:	bf08      	it	eq
    56d4:	4296      	cmpeq	r6, r2
    56d6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    56da:	f504 7440 	add.w	r4, r4, #768	; 0x300
    56de:	d202      	bcs.n	56e6 <__aeabi_ddiv+0x6e>
    56e0:	085b      	lsrs	r3, r3, #1
    56e2:	ea4f 0232 	mov.w	r2, r2, rrx
    56e6:	1ab6      	subs	r6, r6, r2
    56e8:	eb65 0503 	sbc.w	r5, r5, r3
    56ec:	085b      	lsrs	r3, r3, #1
    56ee:	ea4f 0232 	mov.w	r2, r2, rrx
    56f2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    56f6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    56fa:	ebb6 0e02 	subs.w	lr, r6, r2
    56fe:	eb75 0e03 	sbcs.w	lr, r5, r3
    5702:	bf22      	ittt	cs
    5704:	1ab6      	subcs	r6, r6, r2
    5706:	4675      	movcs	r5, lr
    5708:	ea40 000c 	orrcs.w	r0, r0, ip
    570c:	085b      	lsrs	r3, r3, #1
    570e:	ea4f 0232 	mov.w	r2, r2, rrx
    5712:	ebb6 0e02 	subs.w	lr, r6, r2
    5716:	eb75 0e03 	sbcs.w	lr, r5, r3
    571a:	bf22      	ittt	cs
    571c:	1ab6      	subcs	r6, r6, r2
    571e:	4675      	movcs	r5, lr
    5720:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    5724:	085b      	lsrs	r3, r3, #1
    5726:	ea4f 0232 	mov.w	r2, r2, rrx
    572a:	ebb6 0e02 	subs.w	lr, r6, r2
    572e:	eb75 0e03 	sbcs.w	lr, r5, r3
    5732:	bf22      	ittt	cs
    5734:	1ab6      	subcs	r6, r6, r2
    5736:	4675      	movcs	r5, lr
    5738:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    573c:	085b      	lsrs	r3, r3, #1
    573e:	ea4f 0232 	mov.w	r2, r2, rrx
    5742:	ebb6 0e02 	subs.w	lr, r6, r2
    5746:	eb75 0e03 	sbcs.w	lr, r5, r3
    574a:	bf22      	ittt	cs
    574c:	1ab6      	subcs	r6, r6, r2
    574e:	4675      	movcs	r5, lr
    5750:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    5754:	ea55 0e06 	orrs.w	lr, r5, r6
    5758:	d018      	beq.n	578c <__aeabi_ddiv+0x114>
    575a:	ea4f 1505 	mov.w	r5, r5, lsl #4
    575e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    5762:	ea4f 1606 	mov.w	r6, r6, lsl #4
    5766:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    576a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    576e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    5772:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    5776:	d1c0      	bne.n	56fa <__aeabi_ddiv+0x82>
    5778:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    577c:	d10b      	bne.n	5796 <__aeabi_ddiv+0x11e>
    577e:	ea41 0100 	orr.w	r1, r1, r0
    5782:	f04f 0000 	mov.w	r0, #0
    5786:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    578a:	e7b6      	b.n	56fa <__aeabi_ddiv+0x82>
    578c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    5790:	bf04      	itt	eq
    5792:	4301      	orreq	r1, r0
    5794:	2000      	moveq	r0, #0
    5796:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    579a:	bf88      	it	hi
    579c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    57a0:	f63f aeaf 	bhi.w	5502 <__aeabi_dmul+0xde>
    57a4:	ebb5 0c03 	subs.w	ip, r5, r3
    57a8:	bf04      	itt	eq
    57aa:	ebb6 0c02 	subseq.w	ip, r6, r2
    57ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    57b2:	f150 0000 	adcs.w	r0, r0, #0
    57b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    57ba:	bd70      	pop	{r4, r5, r6, pc}
    57bc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    57c0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    57c4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    57c8:	bfc2      	ittt	gt
    57ca:	ebd4 050c 	rsbsgt	r5, r4, ip
    57ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    57d2:	bd70      	popgt	{r4, r5, r6, pc}
    57d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    57d8:	f04f 0e00 	mov.w	lr, #0
    57dc:	3c01      	subs	r4, #1
    57de:	e690      	b.n	5502 <__aeabi_dmul+0xde>
    57e0:	ea45 0e06 	orr.w	lr, r5, r6
    57e4:	e68d      	b.n	5502 <__aeabi_dmul+0xde>
    57e6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    57ea:	ea94 0f0c 	teq	r4, ip
    57ee:	bf08      	it	eq
    57f0:	ea95 0f0c 	teqeq	r5, ip
    57f4:	f43f af3b 	beq.w	566e <__aeabi_dmul+0x24a>
    57f8:	ea94 0f0c 	teq	r4, ip
    57fc:	d10a      	bne.n	5814 <__aeabi_ddiv+0x19c>
    57fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    5802:	f47f af34 	bne.w	566e <__aeabi_dmul+0x24a>
    5806:	ea95 0f0c 	teq	r5, ip
    580a:	f47f af25 	bne.w	5658 <__aeabi_dmul+0x234>
    580e:	4610      	mov	r0, r2
    5810:	4619      	mov	r1, r3
    5812:	e72c      	b.n	566e <__aeabi_dmul+0x24a>
    5814:	ea95 0f0c 	teq	r5, ip
    5818:	d106      	bne.n	5828 <__aeabi_ddiv+0x1b0>
    581a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    581e:	f43f aefd 	beq.w	561c <__aeabi_dmul+0x1f8>
    5822:	4610      	mov	r0, r2
    5824:	4619      	mov	r1, r3
    5826:	e722      	b.n	566e <__aeabi_dmul+0x24a>
    5828:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    582c:	bf18      	it	ne
    582e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    5832:	f47f aec5 	bne.w	55c0 <__aeabi_dmul+0x19c>
    5836:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    583a:	f47f af0d 	bne.w	5658 <__aeabi_dmul+0x234>
    583e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    5842:	f47f aeeb 	bne.w	561c <__aeabi_dmul+0x1f8>
    5846:	e712      	b.n	566e <__aeabi_dmul+0x24a>

00005848 <__gedf2>:
    5848:	f04f 3cff 	mov.w	ip, #4294967295
    584c:	e006      	b.n	585c <__cmpdf2+0x4>
    584e:	bf00      	nop

00005850 <__ledf2>:
    5850:	f04f 0c01 	mov.w	ip, #1
    5854:	e002      	b.n	585c <__cmpdf2+0x4>
    5856:	bf00      	nop

00005858 <__cmpdf2>:
    5858:	f04f 0c01 	mov.w	ip, #1
    585c:	f84d cd04 	str.w	ip, [sp, #-4]!
    5860:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    5864:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    5868:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    586c:	bf18      	it	ne
    586e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    5872:	d01b      	beq.n	58ac <__cmpdf2+0x54>
    5874:	b001      	add	sp, #4
    5876:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    587a:	bf0c      	ite	eq
    587c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    5880:	ea91 0f03 	teqne	r1, r3
    5884:	bf02      	ittt	eq
    5886:	ea90 0f02 	teqeq	r0, r2
    588a:	2000      	moveq	r0, #0
    588c:	4770      	bxeq	lr
    588e:	f110 0f00 	cmn.w	r0, #0
    5892:	ea91 0f03 	teq	r1, r3
    5896:	bf58      	it	pl
    5898:	4299      	cmppl	r1, r3
    589a:	bf08      	it	eq
    589c:	4290      	cmpeq	r0, r2
    589e:	bf2c      	ite	cs
    58a0:	17d8      	asrcs	r0, r3, #31
    58a2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    58a6:	f040 0001 	orr.w	r0, r0, #1
    58aa:	4770      	bx	lr
    58ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    58b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    58b4:	d102      	bne.n	58bc <__cmpdf2+0x64>
    58b6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    58ba:	d107      	bne.n	58cc <__cmpdf2+0x74>
    58bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    58c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    58c4:	d1d6      	bne.n	5874 <__cmpdf2+0x1c>
    58c6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    58ca:	d0d3      	beq.n	5874 <__cmpdf2+0x1c>
    58cc:	f85d 0b04 	ldr.w	r0, [sp], #4
    58d0:	4770      	bx	lr
    58d2:	bf00      	nop

000058d4 <__aeabi_cdrcmple>:
    58d4:	4684      	mov	ip, r0
    58d6:	4610      	mov	r0, r2
    58d8:	4662      	mov	r2, ip
    58da:	468c      	mov	ip, r1
    58dc:	4619      	mov	r1, r3
    58de:	4663      	mov	r3, ip
    58e0:	e000      	b.n	58e4 <__aeabi_cdcmpeq>
    58e2:	bf00      	nop

000058e4 <__aeabi_cdcmpeq>:
    58e4:	b501      	push	{r0, lr}
    58e6:	f7ff ffb7 	bl	5858 <__cmpdf2>
    58ea:	2800      	cmp	r0, #0
    58ec:	bf48      	it	mi
    58ee:	f110 0f00 	cmnmi.w	r0, #0
    58f2:	bd01      	pop	{r0, pc}

000058f4 <__aeabi_dcmpeq>:
    58f4:	f84d ed08 	str.w	lr, [sp, #-8]!
    58f8:	f7ff fff4 	bl	58e4 <__aeabi_cdcmpeq>
    58fc:	bf0c      	ite	eq
    58fe:	2001      	moveq	r0, #1
    5900:	2000      	movne	r0, #0
    5902:	f85d fb08 	ldr.w	pc, [sp], #8
    5906:	bf00      	nop

00005908 <__aeabi_dcmplt>:
    5908:	f84d ed08 	str.w	lr, [sp, #-8]!
    590c:	f7ff ffea 	bl	58e4 <__aeabi_cdcmpeq>
    5910:	bf34      	ite	cc
    5912:	2001      	movcc	r0, #1
    5914:	2000      	movcs	r0, #0
    5916:	f85d fb08 	ldr.w	pc, [sp], #8
    591a:	bf00      	nop

0000591c <__aeabi_dcmple>:
    591c:	f84d ed08 	str.w	lr, [sp, #-8]!
    5920:	f7ff ffe0 	bl	58e4 <__aeabi_cdcmpeq>
    5924:	bf94      	ite	ls
    5926:	2001      	movls	r0, #1
    5928:	2000      	movhi	r0, #0
    592a:	f85d fb08 	ldr.w	pc, [sp], #8
    592e:	bf00      	nop

00005930 <__aeabi_dcmpge>:
    5930:	f84d ed08 	str.w	lr, [sp, #-8]!
    5934:	f7ff ffce 	bl	58d4 <__aeabi_cdrcmple>
    5938:	bf94      	ite	ls
    593a:	2001      	movls	r0, #1
    593c:	2000      	movhi	r0, #0
    593e:	f85d fb08 	ldr.w	pc, [sp], #8
    5942:	bf00      	nop

00005944 <__aeabi_dcmpgt>:
    5944:	f84d ed08 	str.w	lr, [sp, #-8]!
    5948:	f7ff ffc4 	bl	58d4 <__aeabi_cdrcmple>
    594c:	bf34      	ite	cc
    594e:	2001      	movcc	r0, #1
    5950:	2000      	movcs	r0, #0
    5952:	f85d fb08 	ldr.w	pc, [sp], #8
    5956:	bf00      	nop

00005958 <__aeabi_dcmpun>:
    5958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    595c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    5960:	d102      	bne.n	5968 <__aeabi_dcmpun+0x10>
    5962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    5966:	d10a      	bne.n	597e <__aeabi_dcmpun+0x26>
    5968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    596c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    5970:	d102      	bne.n	5978 <__aeabi_dcmpun+0x20>
    5972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    5976:	d102      	bne.n	597e <__aeabi_dcmpun+0x26>
    5978:	f04f 0000 	mov.w	r0, #0
    597c:	4770      	bx	lr
    597e:	f04f 0001 	mov.w	r0, #1
    5982:	4770      	bx	lr

00005984 <__aeabi_d2f>:
    5984:	ea4f 0241 	mov.w	r2, r1, lsl #1
    5988:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    598c:	bf24      	itt	cs
    598e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    5992:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    5996:	d90d      	bls.n	59b4 <__aeabi_d2f+0x30>
    5998:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    599c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    59a0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    59a4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    59a8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    59ac:	bf08      	it	eq
    59ae:	f020 0001 	biceq.w	r0, r0, #1
    59b2:	4770      	bx	lr
    59b4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    59b8:	d121      	bne.n	59fe <__aeabi_d2f+0x7a>
    59ba:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    59be:	bfbc      	itt	lt
    59c0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    59c4:	4770      	bxlt	lr
    59c6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    59ca:	ea4f 5252 	mov.w	r2, r2, lsr #21
    59ce:	f1c2 0218 	rsb	r2, r2, #24
    59d2:	f1c2 0c20 	rsb	ip, r2, #32
    59d6:	fa10 f30c 	lsls.w	r3, r0, ip
    59da:	fa20 f002 	lsr.w	r0, r0, r2
    59de:	bf18      	it	ne
    59e0:	f040 0001 	orrne.w	r0, r0, #1
    59e4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    59e8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    59ec:	fa03 fc0c 	lsl.w	ip, r3, ip
    59f0:	ea40 000c 	orr.w	r0, r0, ip
    59f4:	fa23 f302 	lsr.w	r3, r3, r2
    59f8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    59fc:	e7cc      	b.n	5998 <__aeabi_d2f+0x14>
    59fe:	ea7f 5362 	mvns.w	r3, r2, asr #21
    5a02:	d107      	bne.n	5a14 <__aeabi_d2f+0x90>
    5a04:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    5a08:	bf1e      	ittt	ne
    5a0a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    5a0e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    5a12:	4770      	bxne	lr
    5a14:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    5a18:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    5a1c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    5a20:	4770      	bx	lr
    5a22:	bf00      	nop

00005a24 <__errno>:
    5a24:	4b01      	ldr	r3, [pc, #4]	; (5a2c <__errno+0x8>)
    5a26:	6818      	ldr	r0, [r3, #0]
    5a28:	4770      	bx	lr
    5a2a:	bf00      	nop
    5a2c:	200000f0 	.word	0x200000f0

00005a30 <__libc_init_array>:
    5a30:	b570      	push	{r4, r5, r6, lr}
    5a32:	4e0d      	ldr	r6, [pc, #52]	; (5a68 <__libc_init_array+0x38>)
    5a34:	4c0d      	ldr	r4, [pc, #52]	; (5a6c <__libc_init_array+0x3c>)
    5a36:	1ba4      	subs	r4, r4, r6
    5a38:	10a4      	asrs	r4, r4, #2
    5a3a:	2500      	movs	r5, #0
    5a3c:	42a5      	cmp	r5, r4
    5a3e:	d109      	bne.n	5a54 <__libc_init_array+0x24>
    5a40:	4e0b      	ldr	r6, [pc, #44]	; (5a70 <__libc_init_array+0x40>)
    5a42:	4c0c      	ldr	r4, [pc, #48]	; (5a74 <__libc_init_array+0x44>)
    5a44:	f000 f950 	bl	5ce8 <_init>
    5a48:	1ba4      	subs	r4, r4, r6
    5a4a:	10a4      	asrs	r4, r4, #2
    5a4c:	2500      	movs	r5, #0
    5a4e:	42a5      	cmp	r5, r4
    5a50:	d105      	bne.n	5a5e <__libc_init_array+0x2e>
    5a52:	bd70      	pop	{r4, r5, r6, pc}
    5a54:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    5a58:	4798      	blx	r3
    5a5a:	3501      	adds	r5, #1
    5a5c:	e7ee      	b.n	5a3c <__libc_init_array+0xc>
    5a5e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    5a62:	4798      	blx	r3
    5a64:	3501      	adds	r5, #1
    5a66:	e7f2      	b.n	5a4e <__libc_init_array+0x1e>
    5a68:	00005cf4 	.word	0x00005cf4
    5a6c:	00005cf4 	.word	0x00005cf4
    5a70:	00005cf4 	.word	0x00005cf4
    5a74:	00005cf8 	.word	0x00005cf8

00005a78 <dummy_register>:
    5a78:	20000008                                ... 

00005a7c <abort_fifo_start>:
    5a7c:	20000012                                ... 

00005a80 <wr_pdram_start>:
    5a80:	2000004e                                N.. 

00005a84 <cf_pdram_start>:
    5a84:	20000038                                8.. 

00005a88 <rd_pdram_start>:
    5a88:	2000004b 682f2e2e 732f6c61 682f6372     K.. ../hal/src/h
    5a98:	695f6c61 6d5f6332 6e79735f 00632e63     al_i2c_m_sync.c.
    5aa8:	682f2e2e 732f6c61 682f6372 695f6c61     ../hal/src/hal_i
    5ab8:	00632e6f 682f2e2e 732f6c61 682f6372     o.c.../hal/src/h
    5ac8:	735f6c61 6d5f6970 616d645f 0000632e     al_spi_m_dma.c..

00005ad8 <_cfgs>:
    5ad8:	00200e00 08100000 00200f00 14100000     .. ....... .....
	...
    5bd8:	40003000 40003400 41012000 41014000     .0.@.4.@. .A.@.A
    5be8:	43000000 43000400 43000800 43000c00     ...C...C...C...C

00005bf8 <_usarts>:
	...

00005c10 <_i2cms>:
    5c10:	00000003 70200014 00000100 000000ff     ...... p........
    5c20:	00d70000 05f5e100                       ........

00005c28 <_i2css>:
	...

00005c38 <sercomspi_regs>:
    5c38:	0030000c 00020000 00000000 01ff0004     ..0.............
    5c48:	00000005 682f2e2e 732f6c70 6f637265     ....../hpl/serco
    5c58:	70682f6d 65735f6c 6d6f6372 0000632e     m/hpl_sercom.c..
    5c68:	00776f70 74727173 00000000 00000000     pow.sqrt........

00005c78 <TWO52>:
    5c78:	00000000 43300000 00000000 c3300000     ......0C......0.

00005c88 <__sf_fake_stderr>:
	...

00005ca8 <__sf_fake_stdin>:
	...

00005cc8 <__sf_fake_stdout>:
	...

00005ce8 <_init>:
    5ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5cea:	bf00      	nop
    5cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5cee:	bc08      	pop	{r3}
    5cf0:	469e      	mov	lr, r3
    5cf2:	4770      	bx	lr

00005cf4 <__init_array_start>:
    5cf4:	00000289 	.word	0x00000289

00005cf8 <_fini>:
    5cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5cfa:	bf00      	nop
    5cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5cfe:	bc08      	pop	{r3}
    5d00:	469e      	mov	lr, r3
    5d02:	4770      	bx	lr

00005d04 <__fini_array_start>:
    5d04:	00000265 	.word	0x00000265
