// Seed: 2958759627
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  ;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  always @(posedge id_1#(.id_1(-1), .id_1(1)) or posedge 1'b0) release id_2[-1+-1];
  logic [7:0] id_3, id_4, id_5, id_6;
  assign id_5[1'b0] = (-1);
  module_0 modCall_1 (
      id_2,
      id_2
  );
  timeprecision 1ps;
endmodule
