#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000228ec8b9550 .scope module, "cu_tb" "cu_tb" 2 3;
 .timescale -9 -12;
v00000228ec9247d0_0 .net "ALUControlE", 2 0, L_00000228ec924d70;  1 drivers
v00000228ec923ab0_0 .net "ALUSrcBE", 0 0, L_00000228ec924eb0;  1 drivers
v00000228ec924370_0 .var "FlushE", 0 0;
v00000228ec9230b0_0 .net "ImmSrcD", 1 0, L_00000228ec923c90;  1 drivers
v00000228ec923bf0_0 .net "MemWriteM", 0 0, L_00000228ec923e70;  1 drivers
v00000228ec924410_0 .net "PCSrcE", 0 0, L_00000228ec8a0070;  1 drivers
v00000228ec9231f0_0 .net "RegWriteM", 0 0, L_00000228ec923dd0;  1 drivers
v00000228ec923290_0 .net "RegWriteW", 0 0, L_00000228ec923150;  1 drivers
v00000228ec9244b0_0 .net "ResultSrcEb0", 0 0, L_00000228ec9235b0;  1 drivers
v00000228ec924b90_0 .net "ResultSrcW", 1 0, L_00000228ec923790;  1 drivers
v00000228ec9245f0_0 .var "ZeroE", 0 0;
v00000228ec924550_0 .var "clock", 0 0;
v00000228ec924cd0_0 .var "funct3D", 2 0;
v00000228ec923330_0 .var "funct7b5D", 0 0;
v00000228ec924690_0 .var "opD", 6 0;
v00000228ec924190_0 .var "reset", 0 0;
S_00000228ec8b96e0 .scope module, "uut" "cu" 2 27, 3 1 0, S_00000228ec8b9550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "opD";
    .port_info 3 /INPUT 3 "funct3D";
    .port_info 4 /INPUT 1 "funct7b5D";
    .port_info 5 /OUTPUT 2 "ImmSrcD";
    .port_info 6 /INPUT 1 "FlushE";
    .port_info 7 /INPUT 1 "ZeroE";
    .port_info 8 /OUTPUT 1 "PCSrcE";
    .port_info 9 /OUTPUT 3 "ALUControlE";
    .port_info 10 /OUTPUT 1 "ALUSrcBE";
    .port_info 11 /OUTPUT 1 "ResultSrcEb0";
    .port_info 12 /OUTPUT 1 "MemWriteM";
    .port_info 13 /OUTPUT 1 "RegWriteM";
    .port_info 14 /OUTPUT 1 "RegWriteW";
    .port_info 15 /OUTPUT 2 "ResultSrcW";
L_00000228ec89feb0 .functor AND 1, L_00000228ec923d30, v00000228ec9245f0_0, C4<1>, C4<1>;
L_00000228ec8a0070 .functor OR 1, L_00000228ec89feb0, L_00000228ec924c30, C4<0>, C4<0>;
v00000228ec922900_0 .net "ALUControlD", 2 0, v00000228ec8a3040_0;  1 drivers
v00000228ec921b40_0 .net "ALUControlE", 2 0, L_00000228ec924d70;  alias, 1 drivers
v00000228ec921d20_0 .net "ALUOpD", 1 0, L_00000228ec924870;  1 drivers
v00000228ec922220_0 .net "ALUSrcBD", 0 0, L_00000228ec924730;  1 drivers
v00000228ec9222c0_0 .net "ALUSrcBE", 0 0, L_00000228ec924eb0;  alias, 1 drivers
v00000228ec9213c0_0 .net "BranchD", 0 0, L_00000228ec923470;  1 drivers
v00000228ec921dc0_0 .net "BranchE", 0 0, L_00000228ec923d30;  1 drivers
v00000228ec922680_0 .net "FlushE", 0 0, v00000228ec924370_0;  1 drivers
v00000228ec921640_0 .net "ImmSrcD", 1 0, L_00000228ec923c90;  alias, 1 drivers
v00000228ec9211e0_0 .net "JumpD", 0 0, L_00000228ec924a50;  1 drivers
v00000228ec921320_0 .net "JumpE", 0 0, L_00000228ec924c30;  1 drivers
v00000228ec922f40_0 .net "MemWriteD", 0 0, L_00000228ec923830;  1 drivers
v00000228ec922720_0 .net "MemWriteE", 0 0, L_00000228ec9242d0;  1 drivers
v00000228ec921e60_0 .net "MemWriteM", 0 0, L_00000228ec923e70;  alias, 1 drivers
v00000228ec921780_0 .net "PCSrcE", 0 0, L_00000228ec8a0070;  alias, 1 drivers
v00000228ec9218c0_0 .net "RegWriteD", 0 0, L_00000228ec924050;  1 drivers
v00000228ec922040_0 .net "RegWriteE", 0 0, L_00000228ec924910;  1 drivers
v00000228ec9229a0_0 .net "RegWriteM", 0 0, L_00000228ec923dd0;  alias, 1 drivers
v00000228ec921960_0 .net "RegWriteW", 0 0, L_00000228ec923150;  alias, 1 drivers
v00000228ec921a00_0 .net "ResultSrcD", 1 0, L_00000228ec9249b0;  1 drivers
v00000228ec921460_0 .net "ResultSrcE", 1 0, L_00000228ec924e10;  1 drivers
v00000228ec922ea0_0 .net "ResultSrcEb0", 0 0, L_00000228ec9235b0;  alias, 1 drivers
v00000228ec922ae0_0 .net "ResultSrcM", 1 0, L_00000228ec923fb0;  1 drivers
v00000228ec922c20_0 .net "ResultSrcW", 1 0, L_00000228ec923790;  alias, 1 drivers
v00000228ec922cc0_0 .net "ZeroE", 0 0, v00000228ec9245f0_0;  1 drivers
v00000228ec922d60_0 .net *"_ivl_25", 0 0, L_00000228ec89feb0;  1 drivers
v00000228ec921aa0_0 .net "clock", 0 0, v00000228ec924550_0;  1 drivers
v00000228ec922e00_0 .net "funct3D", 2 0, v00000228ec924cd0_0;  1 drivers
v00000228ec921500_0 .net "funct7b5D", 0 0, v00000228ec923330_0;  1 drivers
v00000228ec9215a0_0 .net "opD", 6 0, v00000228ec924690_0;  1 drivers
v00000228ec9240f0_0 .net "reset", 0 0, v00000228ec924190_0;  1 drivers
L_00000228ec923a10 .part v00000228ec924690_0, 5, 1;
LS_00000228ec924af0_0_0 .concat [ 1 3 1 1], L_00000228ec924730, v00000228ec8a3040_0, L_00000228ec923470, L_00000228ec924a50;
LS_00000228ec924af0_0_4 .concat [ 1 2 1 0], L_00000228ec923830, L_00000228ec9249b0, L_00000228ec924050;
L_00000228ec924af0 .concat [ 6 4 0 0], LS_00000228ec924af0_0_0, LS_00000228ec924af0_0_4;
L_00000228ec924910 .part v00000228ec8a30e0_0, 9, 1;
L_00000228ec924e10 .part v00000228ec8a30e0_0, 7, 2;
L_00000228ec9242d0 .part v00000228ec8a30e0_0, 6, 1;
L_00000228ec924c30 .part v00000228ec8a30e0_0, 5, 1;
L_00000228ec923d30 .part v00000228ec8a30e0_0, 4, 1;
L_00000228ec924d70 .part v00000228ec8a30e0_0, 1, 3;
L_00000228ec924eb0 .part v00000228ec8a30e0_0, 0, 1;
L_00000228ec9233d0 .concat [ 1 2 1 0], L_00000228ec9242d0, L_00000228ec924e10, L_00000228ec924910;
L_00000228ec923dd0 .part v00000228ec9220e0_0, 3, 1;
L_00000228ec923fb0 .part v00000228ec9220e0_0, 1, 2;
L_00000228ec923e70 .part v00000228ec9220e0_0, 0, 1;
L_00000228ec923510 .concat [ 2 1 0 0], L_00000228ec923fb0, L_00000228ec923dd0;
L_00000228ec923150 .part v00000228ec921c80_0, 2, 1;
L_00000228ec923790 .part v00000228ec921c80_0, 0, 2;
L_00000228ec9235b0 .part L_00000228ec924e10, 0, 1;
S_00000228ec8b7d70 .scope module, "ad" "aludec" 3 61, 4 1 0, S_00000228ec8b96e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
L_00000228ec89fe40 .functor AND 1, v00000228ec923330_0, L_00000228ec923a10, C4<1>, C4<1>;
v00000228ec8a3040_0 .var "ALUControl", 2 0;
v00000228ec8a2aa0_0 .net "ALUOp", 1 0, L_00000228ec924870;  alias, 1 drivers
v00000228ec8a2c80_0 .net "RtypeSub", 0 0, L_00000228ec89fe40;  1 drivers
v00000228ec8a3360_0 .net "funct3", 2 0, v00000228ec924cd0_0;  alias, 1 drivers
v00000228ec8a3540_0 .net "funct7b5", 0 0, v00000228ec923330_0;  alias, 1 drivers
v00000228ec8a2a00_0 .net "opb5", 0 0, L_00000228ec923a10;  1 drivers
E_00000228ec8991e0 .event anyedge, v00000228ec8a2aa0_0, v00000228ec8a3360_0, v00000228ec8a2c80_0;
S_00000228ec8b7f00 .scope module, "controlregE" "floprc" 3 71, 5 1 0, S_00000228ec8b96e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 10 "d";
    .port_info 4 /OUTPUT 10 "q";
P_00000228ec898b20 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000001010>;
v00000228ec8a3220_0 .net "clear", 0 0, v00000228ec924370_0;  alias, 1 drivers
v00000228ec8a2d20_0 .net "clk", 0 0, v00000228ec924550_0;  alias, 1 drivers
v00000228ec8a3720_0 .net "d", 9 0, L_00000228ec924af0;  1 drivers
v00000228ec8a30e0_0 .var "q", 9 0;
v00000228ec8a2e60_0 .net "reset", 0 0, v00000228ec924190_0;  alias, 1 drivers
E_00000228ec899220 .event posedge, v00000228ec8a2e60_0, v00000228ec8a2d20_0;
S_00000228ec8aaaf0 .scope module, "controlregM" "flopr" 3 84, 6 1 0, S_00000228ec8b96e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_00000228ec898d20 .param/l "WIDTH" 0 6 1, +C4<00000000000000000000000000000100>;
v00000228ec922360_0 .net "clk", 0 0, v00000228ec924550_0;  alias, 1 drivers
v00000228ec9224a0_0 .net "d", 3 0, L_00000228ec9233d0;  1 drivers
v00000228ec9220e0_0 .var "q", 3 0;
v00000228ec922540_0 .net "reset", 0 0, v00000228ec924190_0;  alias, 1 drivers
S_00000228ec8aac80 .scope module, "controlregW" "flopr" 3 93, 6 1 0, S_00000228ec8b96e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "d";
    .port_info 3 /OUTPUT 3 "q";
P_00000228ec8993a0 .param/l "WIDTH" 0 6 1, +C4<00000000000000000000000000000011>;
v00000228ec921140_0 .net "clk", 0 0, v00000228ec924550_0;  alias, 1 drivers
v00000228ec921be0_0 .net "d", 2 0, L_00000228ec923510;  1 drivers
v00000228ec921c80_0 .var "q", 2 0;
v00000228ec921f00_0 .net "reset", 0 0, v00000228ec924190_0;  alias, 1 drivers
S_00000228ec872ce0 .scope module, "md" "maindec" 3 49, 7 1 0, S_00000228ec8b96e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v00000228ec921280_0 .net "ALUOp", 1 0, L_00000228ec924870;  alias, 1 drivers
v00000228ec922180_0 .net "ALUSrc", 0 0, L_00000228ec924730;  alias, 1 drivers
v00000228ec921820_0 .net "Branch", 0 0, L_00000228ec923470;  alias, 1 drivers
v00000228ec9227c0_0 .net "ImmSrc", 1 0, L_00000228ec923c90;  alias, 1 drivers
v00000228ec922400_0 .net "Jump", 0 0, L_00000228ec924a50;  alias, 1 drivers
v00000228ec9210a0_0 .net "MemWrite", 0 0, L_00000228ec923830;  alias, 1 drivers
v00000228ec9216e0_0 .net "RegWrite", 0 0, L_00000228ec924050;  alias, 1 drivers
v00000228ec9225e0_0 .net "ResultSrc", 1 0, L_00000228ec9249b0;  alias, 1 drivers
v00000228ec922a40_0 .net *"_ivl_10", 10 0, v00000228ec922860_0;  1 drivers
v00000228ec922860_0 .var "controls", 10 0;
v00000228ec922b80_0 .net "op", 6 0, v00000228ec924690_0;  alias, 1 drivers
E_00000228ec898920 .event anyedge, v00000228ec922b80_0;
L_00000228ec924050 .part v00000228ec922860_0, 10, 1;
L_00000228ec923c90 .part v00000228ec922860_0, 8, 2;
L_00000228ec924730 .part v00000228ec922860_0, 7, 1;
L_00000228ec923830 .part v00000228ec922860_0, 6, 1;
L_00000228ec9249b0 .part v00000228ec922860_0, 4, 2;
L_00000228ec923470 .part v00000228ec922860_0, 3, 1;
L_00000228ec924870 .part v00000228ec922860_0, 1, 2;
L_00000228ec924a50 .part v00000228ec922860_0, 0, 1;
    .scope S_00000228ec872ce0;
T_0 ;
    %wait E_00000228ec898920;
    %load/vec4 v00000228ec922b80_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v00000228ec922860_0, 0, 11;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v00000228ec922860_0, 0, 11;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v00000228ec922860_0, 0, 11;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v00000228ec922860_0, 0, 11;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v00000228ec922860_0, 0, 11;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v00000228ec922860_0, 0, 11;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v00000228ec922860_0, 0, 11;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000228ec8b7d70;
T_1 ;
    %wait E_00000228ec8991e0;
    %load/vec4 v00000228ec8a2aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v00000228ec8a3360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v00000228ec8a3040_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v00000228ec8a2c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000228ec8a3040_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000228ec8a3040_0, 0, 3;
T_1.11 ;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000228ec8a3040_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000228ec8a3040_0, 0, 3;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000228ec8a3040_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000228ec8a3040_0, 0, 3;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000228ec8a3040_0, 0, 3;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000228ec8b7f00;
T_2 ;
    %wait E_00000228ec899220;
    %load/vec4 v00000228ec8a2e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000228ec8a30e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000228ec8a3220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000228ec8a30e0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000228ec8a3720_0;
    %assign/vec4 v00000228ec8a30e0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000228ec8aaaf0;
T_3 ;
    %wait E_00000228ec899220;
    %load/vec4 v00000228ec922540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000228ec9220e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000228ec9224a0_0;
    %assign/vec4 v00000228ec9220e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000228ec8aac80;
T_4 ;
    %wait E_00000228ec899220;
    %load/vec4 v00000228ec921f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000228ec921c80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000228ec921be0_0;
    %assign/vec4 v00000228ec921c80_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000228ec8b9550;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000228ec924550_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v00000228ec924550_0;
    %inv;
    %store/vec4 v00000228ec924550_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000228ec8b9550;
T_6 ;
    %vpi_call 2 55 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000228ec8b9550 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000228ec924190_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000228ec924690_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000228ec924cd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000228ec923330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000228ec924370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000228ec9245f0_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000228ec924190_0, 0, 1;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000228ec924690_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000228ec924cd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000228ec923330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000228ec924370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000228ec9245f0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000228ec923330_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000228ec924cd0_0, 0, 3;
    %delay 20000, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000228ec924cd0_0, 0, 3;
    %delay 20000, 0;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000228ec924690_0, 0, 7;
    %delay 20000, 0;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v00000228ec924690_0, 0, 7;
    %delay 20000, 0;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000228ec924690_0, 0, 7;
    %delay 20000, 0;
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    ".\cu_tb.v";
    ".\cu.v";
    ".\aludec.v";
    ".\floprc.v";
    ".\flopr.v";
    ".\maindec.v";
