Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Sep 18 18:05:20 2024
| Host         : DESKTOP-QI02RAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file voter_wrapper_timing_summary_routed.rpt -pb voter_wrapper_timing_summary_routed.pb -rpx voter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : voter_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (171)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (171)
--------------------------------
 There are 171 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.764        0.000                      0                  106        0.111        0.000                      0                  106        2.000        0.000                       0                   276  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.764        0.000                      0                  106        0.111        0.000                      0                  106        2.000        0.000                       0                   276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 voter_i_s_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_instance/mux_sel_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.591ns (38.037%)  route 2.592ns (61.963%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.973     0.973    clk
    SLICE_X13Y41         FDRE                                         r  voter_i_s_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  voter_i_s_reg[79]/Q
                         net (fo=2, routed)           1.093     2.522    voter_instance/Q[79]
    SLICE_X13Y40         LUT6 (Prop_lut6_I3_O)        0.124     2.646 r  voter_instance/eqOp__11_carry_i_1/O
                         net (fo=1, routed)           0.000     2.646    voter_instance/eqOp__11_carry_i_1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.047 r  voter_instance/eqOp__11_carry/CO[3]
                         net (fo=1, routed)           0.000     3.047    voter_instance/eqOp__11_carry_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.204 r  voter_instance/eqOp__11_carry__0/CO[1]
                         net (fo=2, routed)           0.927     4.131    voter_instance/eq_o[2]
    SLICE_X14Y43         LUT6 (Prop_lut6_I1_O)        0.329     4.460 r  voter_instance/mux_sel_reg[2]_i_2/O
                         net (fo=3, routed)           0.572     5.032    voter_instance/mux_sel_reg[2]_i_2_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I1_O)        0.124     5.156 r  voter_instance/mux_sel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.156    voter_instance/mux_sel_reg[1]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  voter_instance/mux_sel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=275, unset)          0.924     5.924    voter_instance/clk
    SLICE_X14Y43         FDRE                                         r  voter_instance/mux_sel_reg_reg[1]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X14Y43         FDRE (Setup_fdre_C_D)        0.031     5.920    voter_instance/mux_sel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 voter_i_s_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_instance/mux_sel_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.586ns (37.963%)  route 2.592ns (62.037%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.973     0.973    clk
    SLICE_X13Y41         FDRE                                         r  voter_i_s_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  voter_i_s_reg[79]/Q
                         net (fo=2, routed)           1.093     2.522    voter_instance/Q[79]
    SLICE_X13Y40         LUT6 (Prop_lut6_I3_O)        0.124     2.646 r  voter_instance/eqOp__11_carry_i_1/O
                         net (fo=1, routed)           0.000     2.646    voter_instance/eqOp__11_carry_i_1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.047 r  voter_instance/eqOp__11_carry/CO[3]
                         net (fo=1, routed)           0.000     3.047    voter_instance/eqOp__11_carry_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.204 f  voter_instance/eqOp__11_carry__0/CO[1]
                         net (fo=2, routed)           0.927     4.131    voter_instance/eq_o[2]
    SLICE_X14Y43         LUT6 (Prop_lut6_I1_O)        0.329     4.460 f  voter_instance/mux_sel_reg[2]_i_2/O
                         net (fo=3, routed)           0.572     5.032    voter_instance/mux_sel_reg[2]_i_2_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I2_O)        0.119     5.151 r  voter_instance/mux_sel_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.151    voter_instance/mux_sel_reg[2]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  voter_instance/mux_sel_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=275, unset)          0.924     5.924    voter_instance/clk
    SLICE_X14Y43         FDRE                                         r  voter_instance/mux_sel_reg_reg[2]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X14Y43         FDRE (Setup_fdre_C_D)        0.075     5.964    voter_instance/mux_sel_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.964    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 voter_i_s_reg[153]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            error_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 1.660ns (41.214%)  route 2.368ns (58.786%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.973     0.973    clk
    SLICE_X12Y44         FDRE                                         r  voter_i_s_reg[153]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  voter_i_s_reg[153]/Q
                         net (fo=1, routed)           1.169     2.660    voter_instance/Q[153]
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.784 r  voter_instance/eqOp__23_carry_i_4/O
                         net (fo=1, routed)           0.000     2.784    voter_instance/eqOp__23_carry_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.316 r  voter_instance/eqOp__23_carry/CO[3]
                         net (fo=1, routed)           0.000     3.316    voter_instance/eqOp__23_carry_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.473 f  voter_instance/eqOp__23_carry__0/CO[1]
                         net (fo=4, routed)           1.199     4.672    voter_instance/eq_o[4]
    SLICE_X14Y43         LUT5 (Prop_lut5_I1_O)        0.329     5.001 r  voter_instance/error_o_i_1/O
                         net (fo=1, routed)           0.000     5.001    error_o_s
    SLICE_X14Y43         FDRE                                         r  error_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=275, unset)          0.924     5.924    clk
    SLICE_X14Y43         FDRE                                         r  error_o_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X14Y43         FDRE (Setup_fdre_C_D)        0.029     5.918    error_o_reg
  -------------------------------------------------------------------
                         required time                          5.918    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 voter_i_s_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_instance/mux_sel_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 1.591ns (40.769%)  route 2.311ns (59.231%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.973     0.973    clk
    SLICE_X13Y41         FDRE                                         r  voter_i_s_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  voter_i_s_reg[79]/Q
                         net (fo=2, routed)           1.093     2.522    voter_instance/Q[79]
    SLICE_X13Y40         LUT6 (Prop_lut6_I3_O)        0.124     2.646 r  voter_instance/eqOp__11_carry_i_1/O
                         net (fo=1, routed)           0.000     2.646    voter_instance/eqOp__11_carry_i_1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.047 r  voter_instance/eqOp__11_carry/CO[3]
                         net (fo=1, routed)           0.000     3.047    voter_instance/eqOp__11_carry_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.204 r  voter_instance/eqOp__11_carry__0/CO[1]
                         net (fo=2, routed)           0.927     4.131    voter_instance/eq_o[2]
    SLICE_X14Y43         LUT6 (Prop_lut6_I1_O)        0.329     4.460 r  voter_instance/mux_sel_reg[2]_i_2/O
                         net (fo=3, routed)           0.292     4.751    voter_instance/mux_sel_reg[2]_i_2_n_0
    SLICE_X14Y43         LUT4 (Prop_lut4_I2_O)        0.124     4.875 r  voter_instance/mux_sel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.875    voter_instance/mux_sel_reg[0]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  voter_instance/mux_sel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=275, unset)          0.924     5.924    voter_instance/clk
    SLICE_X14Y43         FDRE                                         r  voter_instance/mux_sel_reg_reg[0]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X14Y43         FDRE (Setup_fdre_C_D)        0.031     5.920    voter_instance/mux_sel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -4.875    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 voter_instance/mux_sel_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.704ns (23.942%)  route 2.236ns (76.058%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.973     0.973    voter_instance/clk
    SLICE_X14Y43         FDRE                                         r  voter_instance/mux_sel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  voter_instance/mux_sel_reg_reg[0]/Q
                         net (fo=21, routed)          1.521     2.950    voter_instance/mux_sel_reg[0]
    SLICE_X15Y41         LUT6 (Prop_lut6_I4_O)        0.124     3.074 r  voter_instance/voter_o[10]_i_2/O
                         net (fo=1, routed)           0.715     3.789    voter_instance/voter_o[10]_i_2_n_0
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.124     3.913 r  voter_instance/voter_o[10]_i_1/O
                         net (fo=1, routed)           0.000     3.913    voter_in_signal_reg[4]_0[10]
    SLICE_X15Y44         FDRE                                         r  voter_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=275, unset)          0.924     5.924    clk
    SLICE_X15Y44         FDRE                                         r  voter_o_reg[10]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X15Y44         FDRE (Setup_fdre_C_D)        0.029     5.918    voter_o_reg[10]
  -------------------------------------------------------------------
                         required time                          5.918    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 voter_instance/mux_sel_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.704ns (24.319%)  route 2.191ns (75.681%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.973     0.973    voter_instance/clk
    SLICE_X14Y43         FDRE                                         r  voter_instance/mux_sel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  voter_instance/mux_sel_reg_reg[0]/Q
                         net (fo=21, routed)          1.526     2.955    voter_instance/mux_sel_reg[0]
    SLICE_X15Y41         LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  voter_instance/voter_o[4]_i_2/O
                         net (fo=1, routed)           0.665     3.744    voter_instance/voter_o[4]_i_2_n_0
    SLICE_X15Y41         LUT3 (Prop_lut3_I2_O)        0.124     3.868 r  voter_instance/voter_o[4]_i_1/O
                         net (fo=1, routed)           0.000     3.868    voter_in_signal_reg[4]_0[4]
    SLICE_X15Y41         FDRE                                         r  voter_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=275, unset)          0.924     5.924    clk
    SLICE_X15Y41         FDRE                                         r  voter_o_reg[4]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X15Y41         FDRE (Setup_fdre_C_D)        0.029     5.918    voter_o_reg[4]
  -------------------------------------------------------------------
                         required time                          5.918    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 voter_instance/mux_sel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.704ns (23.947%)  route 2.236ns (76.053%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.973     0.973    voter_instance/clk
    SLICE_X14Y43         FDRE                                         r  voter_instance/mux_sel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  voter_instance/mux_sel_reg_reg[1]/Q
                         net (fo=20, routed)          1.566     2.995    voter_instance/mux_sel_reg[1]
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.119 r  voter_instance/voter_o[6]_i_2/O
                         net (fo=1, routed)           0.669     3.789    voter_instance/voter_o[6]_i_2_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124     3.913 r  voter_instance/voter_o[6]_i_1/O
                         net (fo=1, routed)           0.000     3.913    voter_in_signal_reg[4]_0[6]
    SLICE_X12Y42         FDRE                                         r  voter_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=275, unset)          0.924     5.924    clk
    SLICE_X12Y42         FDRE                                         r  voter_o_reg[6]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X12Y42         FDRE (Setup_fdre_C_D)        0.077     5.966    voter_o_reg[6]
  -------------------------------------------------------------------
                         required time                          5.966    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 voter_instance/voter_in_signal_reg_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.870ns (29.710%)  route 2.058ns (70.290%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.973     0.973    voter_instance/clk
    SLICE_X18Y42         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  voter_instance/voter_in_signal_reg_reg[1][11]/Q
                         net (fo=1, routed)           1.093     2.485    voter_instance/voter_in_signal_reg_reg[1][11]
    SLICE_X16Y41         LUT6 (Prop_lut6_I3_O)        0.299     2.784 r  voter_instance/voter_o[11]_i_2/O
                         net (fo=1, routed)           0.965     3.749    voter_instance/voter_o[11]_i_2_n_0
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.152     3.901 r  voter_instance/voter_o[11]_i_1/O
                         net (fo=1, routed)           0.000     3.901    voter_in_signal_reg[4]_0[11]
    SLICE_X15Y44         FDRE                                         r  voter_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=275, unset)          0.924     5.924    clk
    SLICE_X15Y44         FDRE                                         r  voter_o_reg[11]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X15Y44         FDRE (Setup_fdre_C_D)        0.075     5.964    voter_o_reg[11]
  -------------------------------------------------------------------
                         required time                          5.964    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 voter_instance/mux_sel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.726ns (25.532%)  route 2.117ns (74.468%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.973     0.973    voter_instance/clk
    SLICE_X14Y43         FDRE                                         r  voter_instance/mux_sel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  voter_instance/mux_sel_reg_reg[1]/Q
                         net (fo=20, routed)          1.028     2.457    voter_instance/mux_sel_reg[1]
    SLICE_X17Y41         LUT6 (Prop_lut6_I2_O)        0.124     2.581 r  voter_instance/voter_o[7]_i_2/O
                         net (fo=1, routed)           1.089     3.670    voter_instance/voter_o[7]_i_2_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.146     3.816 r  voter_instance/voter_o[7]_i_1/O
                         net (fo=1, routed)           0.000     3.816    voter_in_signal_reg[4]_0[7]
    SLICE_X12Y42         FDRE                                         r  voter_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=275, unset)          0.924     5.924    clk
    SLICE_X12Y42         FDRE                                         r  voter_o_reg[7]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X12Y42         FDRE (Setup_fdre_C_D)        0.118     6.007    voter_o_reg[7]
  -------------------------------------------------------------------
                         required time                          6.007    
                         arrival time                          -3.816    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 voter_instance/mux_sel_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.732ns (27.582%)  route 1.922ns (72.418%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.973     0.973    voter_instance/clk
    SLICE_X14Y43         FDRE                                         r  voter_instance/mux_sel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  voter_instance/mux_sel_reg_reg[0]/Q
                         net (fo=21, routed)          1.125     2.554    voter_instance/mux_sel_reg[0]
    SLICE_X13Y42         LUT6 (Prop_lut6_I4_O)        0.124     2.678 r  voter_instance/voter_o[3]_i_2/O
                         net (fo=1, routed)           0.797     3.475    voter_instance/voter_o[3]_i_2_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I2_O)        0.152     3.627 r  voter_instance/voter_o[3]_i_1/O
                         net (fo=1, routed)           0.000     3.627    voter_in_signal_reg[4]_0[3]
    SLICE_X13Y43         FDRE                                         r  voter_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=275, unset)          0.924     5.924    clk
    SLICE_X13Y43         FDRE                                         r  voter_o_reg[3]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)        0.075     5.964    voter_o_reg[3]
  -------------------------------------------------------------------
                         required time                          5.964    
                         arrival time                          -3.627    
  -------------------------------------------------------------------
                         slack                                  2.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 voter_i_s_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_instance/voter_in_signal_reg_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.410     0.410    clk
    SLICE_X15Y44         FDRE                                         r  voter_i_s_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  voter_i_s_reg[147]/Q
                         net (fo=2, routed)           0.068     0.619    voter_instance/Q[147]
    SLICE_X15Y44         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.432     0.432    voter_instance/clk
    SLICE_X15Y44         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[4][11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.076     0.508    voter_instance/voter_in_signal_reg_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 voter_i_s_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_instance/voter_in_signal_reg_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.410     0.410    clk
    SLICE_X17Y42         FDRE                                         r  voter_i_s_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  voter_i_s_reg[35]/Q
                         net (fo=2, routed)           0.068     0.619    voter_instance/Q[35]
    SLICE_X17Y42         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.432     0.432    voter_instance/clk
    SLICE_X17Y42         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[1][1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y42         FDRE (Hold_fdre_C_D)         0.075     0.507    voter_instance/voter_in_signal_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 voter_i_s_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_instance/voter_in_signal_reg_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.526%)  route 0.071ns (33.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.410     0.410    clk
    SLICE_X14Y40         FDRE                                         r  voter_i_s_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  voter_i_s_reg[69]/Q
                         net (fo=2, routed)           0.071     0.622    voter_instance/Q[69]
    SLICE_X14Y40         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.432     0.432    voter_instance/clk
    SLICE_X14Y40         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[2][1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.076     0.508    voter_instance/voter_in_signal_reg_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 voter_i_s_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_instance/voter_in_signal_reg_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.410     0.410    clk
    SLICE_X15Y41         FDRE                                         r  voter_i_s_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  voter_i_s_reg[106]/Q
                         net (fo=2, routed)           0.068     0.619    voter_instance/Q[106]
    SLICE_X15Y41         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.432     0.432    voter_instance/clk
    SLICE_X15Y41         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[3][4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y41         FDRE (Hold_fdre_C_D)         0.071     0.503    voter_instance/voter_in_signal_reg_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 voter_i_s_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_instance/voter_in_signal_reg_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.410     0.410    clk
    SLICE_X15Y40         FDRE                                         r  voter_i_s_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  voter_i_s_reg[110]/Q
                         net (fo=2, routed)           0.068     0.619    voter_instance/Q[110]
    SLICE_X15Y40         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.432     0.432    voter_instance/clk
    SLICE_X15Y40         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[3][8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y40         FDRE (Hold_fdre_C_D)         0.071     0.503    voter_instance/voter_in_signal_reg_reg[3][8]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 voter_i_s_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_instance/voter_in_signal_reg_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.870%)  route 0.070ns (33.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.410     0.410    clk
    SLICE_X14Y41         FDRE                                         r  voter_i_s_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  voter_i_s_reg[104]/Q
                         net (fo=2, routed)           0.070     0.621    voter_instance/Q[104]
    SLICE_X14Y41         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.432     0.432    voter_instance/clk
    SLICE_X14Y41         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[3][2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.071     0.503    voter_instance/voter_in_signal_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 voter_instance/voter_in_signal_reg_reg[4][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.410     0.410    voter_instance/clk
    SLICE_X12Y43         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[4][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  voter_instance/voter_in_signal_reg_reg[4][16]/Q
                         net (fo=1, routed)           0.050     0.624    voter_instance/voter_in_signal_reg_reg[4][16]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.045     0.669 r  voter_instance/voter_o[16]_i_2/O
                         net (fo=1, routed)           0.000     0.669    voter_in_signal_reg[4]_0[16]
    SLICE_X13Y43         FDRE                                         r  voter_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.432     0.432    clk
    SLICE_X13Y43         FDRE                                         r  voter_o_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y43         FDRE (Hold_fdre_C_D)         0.092     0.524    voter_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 voter_i_s_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_instance/voter_in_signal_reg_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.410     0.410    clk
    SLICE_X12Y41         FDRE                                         r  voter_i_s_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  voter_i_s_reg[78]/Q
                         net (fo=2, routed)           0.068     0.642    voter_instance/Q[78]
    SLICE_X12Y41         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.432     0.432    voter_instance/clk
    SLICE_X12Y41         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[2][10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y41         FDRE (Hold_fdre_C_D)         0.064     0.496    voter_instance/voter_in_signal_reg_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 voter_i_s_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_instance/voter_in_signal_reg_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.164ns (72.043%)  route 0.064ns (27.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.410     0.410    clk
    SLICE_X16Y44         FDRE                                         r  voter_i_s_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  voter_i_s_reg[80]/Q
                         net (fo=2, routed)           0.064     0.638    voter_instance/Q[80]
    SLICE_X17Y44         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.432     0.432    voter_instance/clk
    SLICE_X17Y44         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[2][12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.047     0.479    voter_instance/voter_in_signal_reg_reg[2][12]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 voter_i_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_instance/voter_in_signal_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.486%)  route 0.123ns (46.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.410     0.410    clk
    SLICE_X18Y40         FDRE                                         r  voter_i_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  voter_i_s_reg[0]/Q
                         net (fo=2, routed)           0.123     0.674    voter_instance/Q[0]
    SLICE_X18Y40         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=275, unset)          0.432     0.432    voter_instance/clk
    SLICE_X18Y40         FDRE                                         r  voter_instance/voter_in_signal_reg_reg[0][0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.076     0.508    voter_instance/voter_in_signal_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X14Y43  error_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X18Y40  voter_i_s_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X12Y41  voter_i_s_reg[100]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X12Y41  voter_i_s_reg[101]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X14Y40  voter_i_s_reg[102]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X13Y42  voter_i_s_reg[103]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X14Y41  voter_i_s_reg[104]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X13Y42  voter_i_s_reg[105]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X15Y41  voter_i_s_reg[106]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X14Y40  voter_i_s_reg[107]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y43  error_o_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X18Y40  voter_i_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X12Y41  voter_i_s_reg[100]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X12Y41  voter_i_s_reg[101]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y40  voter_i_s_reg[102]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y42  voter_i_s_reg[103]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y41  voter_i_s_reg[104]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y42  voter_i_s_reg[105]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y41  voter_i_s_reg[106]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y40  voter_i_s_reg[107]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y43  error_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y43  error_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X18Y40  voter_i_s_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X18Y40  voter_i_s_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X12Y41  voter_i_s_reg[100]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X12Y41  voter_i_s_reg[100]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X12Y41  voter_i_s_reg[101]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X12Y41  voter_i_s_reg[101]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y40  voter_i_s_reg[102]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y40  voter_i_s_reg[102]/C



