The above files will acquaint you with the overview of the project, Logisim Circuit implementation and Verilog implementation
