#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1fa3f70 .scope module, "pipeline_overview" "pipeline_overview" 2 4;
 .timescale 0 0;
v0x203fd60_0 .var "clock", 0 0;
v0x203bb50_0 .net "decode_in_alu_out", 31 0, v0x20343b0_0; 1 drivers
v0x20400d0_0 .net "decode_in_forwardAD", 0 0, v0x202e390_0; 1 drivers
v0x2040150_0 .net "decode_in_forwardBD", 0 0, v0x202e4d0_0; 1 drivers
v0x20401d0_0 .net "decode_in_instrD", 31 0, v0x203db00_0; 1 drivers
v0x20402a0_0 .net "decode_in_pc_plus_4", 31 0, v0x203db80_0; 1 drivers
v0x20403b0_0 .net "decode_in_regWriteW", 0 0, v0x20318a0_0; 1 drivers
v0x2040430_0 .net "decode_in_write_from_wb", 31 0, v0x2030330_0; 1 drivers
v0x2040590_0 .net "decode_in_write_register", 4 0, v0x2030f80_0; 1 drivers
v0x2040610_0 .net "decode_reg_in_clr", 0 0, L_0x20454d0; 1 drivers
v0x2040690_0 .net "decode_reg_in_enable", 0 0, v0x202ef90_0; 1 drivers
v0x2040710_0 .net "decode_reg_in_instr", 31 0, v0x203dee0_0; 1 drivers
v0x2040790_0 .net "decode_reg_in_pc_plus_4", 31 0, v0x203fde0_0; 1 drivers
v0x2040860_0 .net "execute_in_ALUControlE", 2 0, v0x2037cc0_0; 1 drivers
v0x2040960_0 .net "execute_in_ALUSrcE", 0 0, v0x2037f10_0; 1 drivers
v0x20409e0_0 .net "execute_in_ForwardAE", 1 0, v0x202e430_0; 1 drivers
v0x20408e0_0 .net "execute_in_ForwardBE", 1 0, v0x202e580_0; 1 drivers
v0x2040af0_0 .net "execute_in_ForwardExecVal", 31 0, v0x2032a40_0; 1 drivers
v0x2040c10_0 .net "execute_in_ForwardMemVal", 31 0, v0x2030d40_0; 1 drivers
v0x2040d20_0 .net "execute_in_RdE", 4 0, v0x2037770_0; 1 drivers
v0x2040b70_0 .net "execute_in_RegDstE", 0 0, v0x2037e30_0; 1 drivers
v0x2040e50_0 .net "execute_in_RsE", 4 0, v0x20382a0_0; 1 drivers
v0x2040da0_0 .net "execute_in_RtE", 4 0, v0x2037800_0; 1 drivers
v0x2041020_0 .net "execute_in_SignImmE", 31 0, v0x2037920_0; 1 drivers
v0x2040ed0_0 .net "execute_in_reg1", 31 0, v0x20380d0_0; 1 drivers
v0x2041170_0 .net "execute_in_reg2", 31 0, v0x2037fe0_0; 1 drivers
v0x20410a0_0 .net "execute_reg_in_alu_ctrl", 2 0, v0x203adb0_0; 1 drivers
v0x20412d0_0 .net "execute_reg_in_alu_src", 0 0, v0x203ae50_0; 1 drivers
v0x20411f0_0 .net "execute_reg_in_clr", 0 0, v0x201c520_0; 1 drivers
v0x2041440_0 .net "execute_reg_in_instruction", 31 0, L_0x2044580; 1 drivers
v0x2041350_0 .net "execute_reg_in_mem_to_reg", 0 0, v0x203b2a0_0; 1 drivers
v0x20415c0_0 .net "execute_reg_in_mem_write", 0 0, v0x203b320_0; 1 drivers
v0x20414c0_0 .net "execute_reg_in_rd1", 31 0, v0x203a110_0; 1 drivers
v0x2041540_0 .net "execute_reg_in_rd2", 31 0, v0x203a220_0; 1 drivers
v0x20416d0_0 .net "execute_reg_in_rdE", 4 0, L_0x2044e10; 1 drivers
v0x2041900_0 .net "execute_reg_in_reg_dst", 0 0, v0x203b450_0; 1 drivers
v0x20417e0_0 .net "execute_reg_in_reg_write", 0 0, v0x203b500_0; 1 drivers
v0x2041860_0 .net "execute_reg_in_rsD", 4 0, L_0x2044c30; 1 drivers
v0x2041ac0_0 .net "execute_reg_in_rtD", 4 0, L_0x2044d70; 1 drivers
v0x2041b40_0 .net "execute_reg_in_sign_immediate", 31 0, v0x2039aa0_0; 1 drivers
v0x2041980_0 .net "execute_reg_in_syscall", 0 0, v0x203b5b0_0; 1 drivers
v0x2041a00_0 .net "fetch_in_branch", 0 0, L_0x2044a20; 1 drivers
v0x2041db0_0 .net "fetch_in_branch_addr", 31 0, v0x2039690_0; 1 drivers
v0x2041ec0_0 .net "fetch_in_enable", 0 0, v0x202f0b0_0; 1 drivers
v0x2041bc0_0 .net "fetch_in_jump", 0 0, v0x203b0d0_0; 1 drivers
v0x20420b0_0 .net "fetch_in_jump_addr", 31 0, L_0x20450e0; 1 drivers
v0x2041f40_0 .net "fetch_in_jump_reg", 0 0, v0x203b150_0; 1 drivers
v0x20422b0_0 .net "fetch_in_jump_reg_adddr", 31 0, L_0x20453e0; 1 drivers
v0x2042130_0 .net "hazard_in_MemWriteM", 0 0, v0x2033940_0; 1 drivers
v0x20421b0_0 .net "hazard_in_MemtoRegE", 0 0, v0x20379a0_0; 1 drivers
v0x2042230_0 .net "hazard_in_MemtoRegM", 0 0, v0x2033ff0_0; 1 drivers
v0x20424d0_0 .net "hazard_in_RegWriteE", 0 0, v0x2037c10_0; 1 drivers
v0x2042330_0 .net "hazard_in_RegWriteM", 0 0, v0x20340a0_0; 1 drivers
v0x20423b0_0 .net "hazard_in_RegWriteW", 0 0, v0x2031c50_0; 1 drivers
v0x2042710_0 .net "hazard_in_RsD", 4 0, L_0x2044a80; 1 drivers
v0x2042790_0 .net "hazard_in_RsE", 4 0, v0x2036580_0; 1 drivers
v0x2042550_0 .net "hazard_in_RtD", 4 0, L_0x2044cd0; 1 drivers
v0x2042620_0 .net "hazard_in_RtE", 4 0, v0x2036700_0; 1 drivers
v0x20429f0_0 .net "hazard_in_RtM", 4 0, v0x20337f0_0; 1 drivers
v0x2042a70_0 .net "hazard_in_WriteRegE", 4 0, v0x2036380_0; 1 drivers
v0x2042810_0 .net "hazard_in_WriteRegM", 4 0, L_0x2045590; 1 drivers
v0x20428e0_0 .net "hazard_in_WriteRegW", 4 0, L_0x2045980; 1 drivers
v0x2042cf0_0 .net "hazard_in_branchD", 0 0, v0x203aed0_0; 1 drivers
v0x2042e00_0 .net "memory_in_ForwardMM", 0 0, v0x202e620_0; 1 drivers
v0x2034150_0 .net "memory_in_MemToRegM", 0 0, v0x2034210_0; 1 drivers
v0x2042af0_0 .net "memory_in_MemWriteM", 0 0, v0x2034330_0; 1 drivers
v0x2042b70_0 .net "memory_in_RegWriteM", 0 0, v0x2033f40_0; 1 drivers
v0x2042c40_0 .net "memory_in_WriteRegM", 4 0, v0x2034530_0; 1 drivers
v0x20430b0_0 .net "memory_in_WritedataM", 31 0, v0x2034290_0; 1 drivers
v0x2043130_0 .net "memory_in_instruction", 31 0, v0x2033ec0_0; 1 drivers
v0x2042e80_0 .net "memory_in_resultW", 31 0, v0x2030dc0_0; 1 drivers
v0x2042f00_0 .net "memory_in_syscall", 0 0, v0x2033e40_0; 1 drivers
v0x2042fd0_0 .net "memory_reg_in_ALUOutput", 31 0, v0x2034950_0; 1 drivers
v0x2043400_0 .net "memory_reg_in_WriteDataE", 31 0, v0x2036a30_0; 1 drivers
v0x20431b0_0 .net "memory_reg_in_WriteRegE", 4 0, v0x2036ab0_0; 1 drivers
v0x2043280_0 .net "memory_reg_in_instruction", 31 0, v0x2037ad0_0; 1 drivers
v0x2043350_0 .net "memory_reg_in_mem_to_reg", 0 0, v0x2037d60_0; 1 drivers
v0x20436f0_0 .net "memory_reg_in_mem_write", 0 0, v0x2037a50_0; 1 drivers
v0x2043480_0 .net "memory_reg_in_reg_write", 0 0, v0x2037b50_0; 1 drivers
v0x2043550_0 .net "memory_reg_in_syscall", 0 0, v0x20375f0_0; 1 drivers
v0x2043620_0 .net "wb_in_ALUOutW", 31 0, v0x2031a90_0; 1 drivers
v0x2043a00_0 .net "wb_in_MemToRegW", 0 0, v0x2031940_0; 1 drivers
v0x2043770_0 .net "wb_in_ReadDataW", 31 0, v0x20319c0_0; 1 drivers
v0x20437f0_0 .net "wb_in_WriteRegW", 4 0, v0x2031bd0_0; 1 drivers
v0x2043870_0 .net "wb_in_a0", 31 0, v0x2039db0_0; 1 drivers
v0x2043980_0 .net "wb_in_instruction", 31 0, v0x20317d0_0; 1 drivers
v0x2043d40_0 .net "wb_in_syscall", 0 0, v0x2031dd0_0; 1 drivers
v0x2043dc0_0 .net "wb_in_v0", 31 0, v0x203aa70_0; 1 drivers
v0x2043b10_0 .net "wb_reg_in_ALUOut", 31 0, L_0x20333d0; 1 drivers
v0x2043b90_0 .net "wb_reg_in_MemtoRegM_out", 0 0, L_0x2045680; 1 drivers
v0x2043c10_0 .net "wb_reg_in_RD", 31 0, v0x2032770_0; 1 drivers
v0x2043c90_0 .net "wb_reg_in_RegWriteW", 0 0, L_0x2045740; 1 drivers
v0x2044130_0 .net "wb_reg_in_WriteRegM_out", 4 0, L_0x2045530; 1 drivers
v0x2044200_0 .net "wb_reg_in_instruction", 31 0, L_0x20457a0; 1 drivers
RS_0x7f6cb1478b88 .resolv tri, L_0x20456e0, L_0x2045800, C4<z>, C4<z>;
v0x2043e90_0 .net8 "wb_reg_in_syscall", 0 0, RS_0x7f6cb1478b88; 2 drivers
S_0x203dc00 .scope module, "fetch_module" "fetch" 2 131, 3 20, S_0x1fa3f70;
 .timescale 0 0;
v0x203f3d0_0 .alias "branch", 0 0, v0x2041a00_0;
v0x203f450_0 .alias "branch_addr", 31 0, v0x2041db0_0;
v0x203f4d0_0 .net "clk", 0 0, v0x203fd60_0; 1 drivers
v0x203f550_0 .net "constant_four", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x203f630_0 .alias "enable", 0 0, v0x2041ec0_0;
v0x203f700_0 .net "if_jump", 31 0, v0x203f000_0; 1 drivers
v0x203f7d0_0 .alias "instr", 31 0, v0x2040710_0;
v0x203f8a0_0 .alias "jump", 0 0, v0x2041bc0_0;
v0x203f970_0 .alias "jump_addr", 31 0, v0x20420b0_0;
v0x203fa40_0 .net "jump_or_not", 31 0, v0x203eb70_0; 1 drivers
v0x203fac0_0 .alias "jump_reg", 0 0, v0x2041f40_0;
v0x203fb40_0 .alias "jump_reg_addr", 31 0, v0x20422b0_0;
v0x203fc10_0 .net "pc", 31 0, v0x203e700_0; 1 drivers
v0x203fce0_0 .net "pc_f", 31 0, v0x203e350_0; 1 drivers
v0x203fde0_0 .var "pc_plus_4", 31 0;
v0x203fe60_0 .net "pc_plus_4_internal", 31 0, v0x203f1d0_0; 1 drivers
E_0x202ef20 .event edge, v0x203ead0_0;
S_0x203f0e0 .scope module, "plus_4" "adder_four" 3 55, 4 11, S_0x203dc00;
 .timescale 0 0;
v0x203f1d0_0 .var "adder_out", 31 0;
v0x203f280_0 .alias "in1", 31 0, v0x203fce0_0;
v0x203f350_0 .alias "in2", 31 0, v0x203f550_0;
S_0x203ec20 .scope module, "jump_reg_mux" "mux" 3 56, 5 12, S_0x203dc00;
 .timescale 0 0;
P_0x203ed18 .param/l "SIZE" 5 19, +C4<011111>;
v0x203ede0_0 .alias "ctrl", 0 0, v0x2041f40_0;
v0x203eed0_0 .alias "input_one", 31 0, v0x20422b0_0;
v0x203ef50_0 .alias "input_zero", 31 0, v0x20420b0_0;
v0x203f000_0 .var "out", 31 0;
E_0x203ed90 .event edge, v0x203b150_0, v0x203cca0_0, v0x203c950_0;
S_0x203e780 .scope module, "jump_mux" "mux" 3 57, 5 12, S_0x203dc00;
 .timescale 0 0;
P_0x203e878 .param/l "SIZE" 5 19, +C4<011111>;
v0x203e940_0 .alias "ctrl", 0 0, v0x2041bc0_0;
v0x203ea30_0 .alias "input_one", 31 0, v0x203f700_0;
v0x203ead0_0 .alias "input_zero", 31 0, v0x203fe60_0;
v0x203eb70_0 .var "out", 31 0;
E_0x203e8f0 .event edge, v0x203b0d0_0, v0x203ead0_0, v0x203ea30_0;
S_0x203e3d0 .scope module, "next_pc" "mux" 3 58, 5 12, S_0x203dc00;
 .timescale 0 0;
P_0x203d278 .param/l "SIZE" 5 19, +C4<011111>;
v0x203e4c0_0 .alias "ctrl", 0 0, v0x2041a00_0;
v0x203e590_0 .alias "input_one", 31 0, v0x2041db0_0;
v0x203e660_0 .alias "input_zero", 31 0, v0x203fa40_0;
v0x203e700_0 .var "out", 31 0;
E_0x203cb70 .event edge, v0x2038620_0, v0x203e660_0, v0x2039690_0;
S_0x203e0e0 .scope module, "so_fetch" "reg_f" 3 59, 6 12, S_0x203dc00;
 .timescale 0 0;
v0x203e1d0_0 .alias "clk", 0 0, v0x203f4d0_0;
v0x203e250_0 .alias "enable", 0 0, v0x2041ec0_0;
v0x203e2d0_0 .alias "in1", 31 0, v0x203fc10_0;
v0x203e350_0 .var "out1", 31 0;
S_0x203dcf0 .scope module, "instr_mem" "instruction_memory" 3 61, 7 11, S_0x203dc00;
 .timescale 0 0;
v0x203dde0_0 .alias "addr", 31 0, v0x203fce0_0;
v0x203de60_0 .var/i "i", 31 0;
v0x203dee0_0 .var "instruction", 31 0;
v0x203df60 .array "memory", 1052672 1048576, 31 0;
v0x203dfe0_0 .var "real_addr", 31 0;
v0x203e060_0 .var "set", 0 0;
E_0x2039160 .event edge, v0x203dde0_0;
S_0x203d790 .scope module, "reg_d_module" "reg_d" 2 139, 8 15, S_0x1fa3f70;
 .timescale 0 0;
v0x203d880_0 .alias "clk", 0 0, v0x203f4d0_0;
v0x203d900_0 .alias "clr", 0 0, v0x2040610_0;
v0x203d980_0 .alias "enable", 0 0, v0x2040690_0;
v0x203da00_0 .alias "in1", 31 0, v0x2040710_0;
v0x203da80_0 .alias "in2", 31 0, v0x2040790_0;
v0x203db00_0 .var "out1", 31 0;
v0x203db80_0 .var "out2", 31 0;
S_0x2038150 .scope module, "decode_module" "decode" 2 143, 9 53, S_0x1fa3f70;
 .timescale 0 0;
L_0x2044610 .functor NOT 1, v0x203fd60_0, C4<0>, C4<0>, C4<0>;
L_0x2044580 .functor BUFZ 32, v0x203db00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x20453e0 .functor BUFZ 32, L_0x20452b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x20454d0 .functor BUFZ 1, L_0x2044a20, C4<0>, C4<0>, C4<0>;
v0x203b6e0_0 .net *"_s14", 29 0, L_0x2044850; 1 drivers
v0x203b760_0 .net *"_s16", 1 0, C4<00>; 1 drivers
v0x203b7e0_0 .net *"_s31", 3 0, L_0x2044f20; 1 drivers
v0x203b860_0 .net *"_s33", 25 0, L_0x2044fc0; 1 drivers
v0x203b910_0 .net *"_s34", 1 0, C4<00>; 1 drivers
v0x203b9b0_0 .net *"_s40", 31 0, L_0x20452b0; 1 drivers
v0x203ba50_0 .alias "alu_out", 31 0, v0x203bb50_0;
v0x203bad0_0 .alias "clk", 0 0, v0x203f4d0_0;
v0x203bbe0_0 .net "equalD_rs_input", 31 0, v0x2039190_0; 1 drivers
v0x203bc60_0 .net "equalD_rt_input", 31 0, v0x2038ca0_0; 1 drivers
v0x203bce0_0 .net "equals_output", 0 0, v0x20387d0_0; 1 drivers
v0x203bdb0_0 .alias "forwardAD", 0 0, v0x20400d0_0;
v0x203be80_0 .alias "forwardBD", 0 0, v0x2040150_0;
v0x203bf50_0 .alias "instrD", 31 0, v0x20401d0_0;
v0x203c070_0 .net "jal", 0 0, v0x203b020_0; 1 drivers
v0x203c140_0 .net "jal_address", 31 0, v0x2039390_0; 1 drivers
v0x203bfd0_0 .net "memRead", 0 0, v0x203b1d0_0; 1 drivers
v0x203c2a0_0 .alias "out1", 0 0, v0x2041980_0;
v0x203c3c0_0 .alias "out10", 20 16, v0x2041ac0_0;
v0x203c440_0 .alias "out11", 15 11, v0x20416d0_0;
v0x203c320_0 .alias "out12", 31 0, v0x2041b40_0;
v0x203c5c0_0 .alias "out13", 0 0, v0x20415c0_0;
v0x203c700_0 .alias "out14", 31 0, v0x2041db0_0;
v0x203c780_0 .alias "out15", 0 0, v0x2041a00_0;
v0x203c640_0 .alias "out15a", 0 0, v0x2040610_0;
v0x203c8d0_0 .alias "out16", 0 0, v0x2041bc0_0;
v0x203c800_0 .alias "out17", 0 0, v0x2041f40_0;
v0x203ca30_0 .alias "out18", 0 0, v0x2042cf0_0;
v0x203c950_0 .alias "out19", 31 0, v0x20422b0_0;
v0x203cba0_0 .alias "out1a", 31 0, v0x2041440_0;
v0x203cab0_0 .alias "out1b", 31 0, v0x2043870_0;
v0x203cd20_0 .alias "out1c", 31 0, v0x2043dc0_0;
v0x203cc20_0 .alias "out2", 0 0, v0x20417e0_0;
v0x203cca0_0 .alias "out20", 31 0, v0x20420b0_0;
v0x203cec0_0 .alias "out21", 25 21, v0x2042710_0;
v0x203cf40_0 .alias "out22", 20 16, v0x2042550_0;
v0x203cda0_0 .alias "out3", 0 0, v0x2041350_0;
v0x203d0f0_0 .alias "out4", 2 0, v0x20410a0_0;
v0x203cfc0_0 .alias "out5", 0 0, v0x20412d0_0;
v0x203d2b0_0 .alias "out6", 0 0, v0x2041900_0;
v0x203d170_0 .alias "out7", 31 0, v0x20414c0_0;
v0x203d1f0_0 .alias "out8", 31 0, v0x2041540_0;
v0x203d490_0 .alias "out9", 25 21, v0x2041860_0;
v0x203d510_0 .alias "pc_plus_4_decoded", 31 0, v0x20402a0_0;
v0x203d330_0 .alias "regWriteW", 0 0, v0x20403b0_0;
v0x203d400_0 .alias "write_from_wb", 31 0, v0x2040430_0;
v0x203d710_0 .alias "write_register", 4 0, v0x2040590_0;
L_0x2043fb0 .part v0x203db00_0, 26, 6;
L_0x2044050 .part v0x203db00_0, 0, 6;
L_0x2044670 .part v0x203db00_0, 21, 5;
L_0x2044710 .part v0x203db00_0, 16, 5;
L_0x20447b0 .part v0x203db00_0, 0, 16;
L_0x2044850 .part v0x2039aa0_0, 0, 30;
L_0x2044980 .concat [ 2 30 0 0], C4<00>, L_0x2044850;
L_0x2044a80 .part v0x203db00_0, 21, 5;
L_0x2044c30 .part v0x203db00_0, 21, 5;
L_0x2044cd0 .part v0x203db00_0, 16, 5;
L_0x2044d70 .part v0x203db00_0, 16, 5;
L_0x2044e10 .part v0x203db00_0, 11, 5;
L_0x2044f20 .part v0x203db80_0, 28, 4;
L_0x2044fc0 .part v0x203db00_0, 0, 26;
L_0x20450e0 .concat [ 2 26 4 0], C4<00>, L_0x2044fc0, L_0x2044f20;
L_0x20452b0 .array/port v0x203a460, v0x203a110_0;
S_0x203acc0 .scope module, "controller" "control" 9 105, 10 23, S_0x2038150;
 .timescale 0 0;
v0x203adb0_0 .var "aluOp", 2 0;
v0x203ae50_0 .var "aluSrc", 0 0;
v0x203aed0_0 .var "branch", 0 0;
v0x203afa0_0 .net "funcCode", 5 0, L_0x2044050; 1 drivers
v0x203b020_0 .var "jal", 0 0;
v0x203b0d0_0 .var "jump", 0 0;
v0x203b150_0 .var "jumpRegister", 0 0;
v0x203b1d0_0 .var "memRead", 0 0;
v0x203b2a0_0 .var "memToReg", 0 0;
v0x203b320_0 .var "memWrite", 0 0;
v0x203b3d0_0 .net "opcode", 31 26, L_0x2043fb0; 1 drivers
v0x203b450_0 .var "regDst", 0 0;
v0x203b500_0 .var "regWrite", 0 0;
v0x203b5b0_0 .var "syscall", 0 0;
E_0x2031260 .event edge, v0x203b3d0_0, v0x203afa0_0;
S_0x2039b50 .scope module, "regs" "registers" 9 107, 11 23, S_0x2038150;
 .timescale 0 0;
v0x2039db0_0 .var "a0", 31 0;
v0x2039ea0_0 .net "clk", 0 0, L_0x2044610; 1 drivers
v0x2039f40_0 .var/i "i", 31 0;
v0x2039fe0_0 .alias "jal", 0 0, v0x203c070_0;
v0x203a060_0 .alias "jal_address", 31 0, v0x203c140_0;
v0x203a110_0 .var "read1", 31 0;
v0x203a220_0 .var "read2", 31 0;
v0x203a2f0_0 .net "reg1", 25 21, L_0x2044670; 1 drivers
v0x203a3c0_0 .net "reg2", 20 16, L_0x2044710; 1 drivers
v0x203a460 .array "reg_mem", 0 31, 31 0;
v0x203a9f0_0 .alias "reg_write", 0 0, v0x20403b0_0;
v0x203aa70_0 .var "v0", 31 0;
v0x203aaf0_0 .alias "write_data", 31 0, v0x2040430_0;
v0x203abc0_0 .alias "write_reg", 4 0, v0x2040590_0;
E_0x2039c40/0 .event edge, v0x2039fe0_0, v0x2039390_0, v0x20318a0_0, v0x2030330_0;
v0x203a460_0 .array/port v0x203a460, 0;
v0x203a460_1 .array/port v0x203a460, 1;
E_0x2039c40/1 .event edge, v0x2030f80_0, v0x203a2f0_0, v0x203a460_0, v0x203a460_1;
v0x203a460_2 .array/port v0x203a460, 2;
v0x203a460_3 .array/port v0x203a460, 3;
v0x203a460_4 .array/port v0x203a460, 4;
v0x203a460_5 .array/port v0x203a460, 5;
E_0x2039c40/2 .event edge, v0x203a460_2, v0x203a460_3, v0x203a460_4, v0x203a460_5;
v0x203a460_6 .array/port v0x203a460, 6;
v0x203a460_7 .array/port v0x203a460, 7;
v0x203a460_8 .array/port v0x203a460, 8;
v0x203a460_9 .array/port v0x203a460, 9;
E_0x2039c40/3 .event edge, v0x203a460_6, v0x203a460_7, v0x203a460_8, v0x203a460_9;
v0x203a460_10 .array/port v0x203a460, 10;
v0x203a460_11 .array/port v0x203a460, 11;
v0x203a460_12 .array/port v0x203a460, 12;
v0x203a460_13 .array/port v0x203a460, 13;
E_0x2039c40/4 .event edge, v0x203a460_10, v0x203a460_11, v0x203a460_12, v0x203a460_13;
v0x203a460_14 .array/port v0x203a460, 14;
v0x203a460_15 .array/port v0x203a460, 15;
v0x203a460_16 .array/port v0x203a460, 16;
v0x203a460_17 .array/port v0x203a460, 17;
E_0x2039c40/5 .event edge, v0x203a460_14, v0x203a460_15, v0x203a460_16, v0x203a460_17;
v0x203a460_18 .array/port v0x203a460, 18;
v0x203a460_19 .array/port v0x203a460, 19;
v0x203a460_20 .array/port v0x203a460, 20;
v0x203a460_21 .array/port v0x203a460, 21;
E_0x2039c40/6 .event edge, v0x203a460_18, v0x203a460_19, v0x203a460_20, v0x203a460_21;
v0x203a460_22 .array/port v0x203a460, 22;
v0x203a460_23 .array/port v0x203a460, 23;
v0x203a460_24 .array/port v0x203a460, 24;
v0x203a460_25 .array/port v0x203a460, 25;
E_0x2039c40/7 .event edge, v0x203a460_22, v0x203a460_23, v0x203a460_24, v0x203a460_25;
v0x203a460_26 .array/port v0x203a460, 26;
v0x203a460_27 .array/port v0x203a460, 27;
v0x203a460_28 .array/port v0x203a460, 28;
v0x203a460_29 .array/port v0x203a460, 29;
E_0x2039c40/8 .event edge, v0x203a460_26, v0x203a460_27, v0x203a460_28, v0x203a460_29;
v0x203a460_30 .array/port v0x203a460, 30;
v0x203a460_31 .array/port v0x203a460, 31;
E_0x2039c40/9 .event edge, v0x203a460_30, v0x203a460_31, v0x203a3c0_0;
E_0x2039c40 .event/or E_0x2039c40/0, E_0x2039c40/1, E_0x2039c40/2, E_0x2039c40/3, E_0x2039c40/4, E_0x2039c40/5, E_0x2039c40/6, E_0x2039c40/7, E_0x2039c40/8, E_0x2039c40/9;
S_0x20398a0 .scope module, "signs" "sign_extend" 9 108, 12 11, S_0x2038150;
 .timescale 0 0;
v0x20399e0_0 .net "in", 15 0, L_0x20447b0; 1 drivers
v0x2039aa0_0 .var "out", 31 0;
E_0x2039990 .event edge, v0x20399e0_0;
S_0x2039530 .scope module, "add_for_branch" "adder" 9 109, 13 11, S_0x2038150;
 .timescale 0 0;
v0x2039690_0 .var "adder_out", 31 0;
v0x2039750_0 .net "in1", 31 0, L_0x2044980; 1 drivers
v0x20397f0_0 .alias "in2", 31 0, v0x20402a0_0;
E_0x2039620 .event edge, v0x2039750_0;
S_0x2039270 .scope module, "add_for_jal" "adder" 9 110, 13 11, S_0x2038150;
 .timescale 0 0;
v0x2039390_0 .var "adder_out", 31 0;
v0x2039410_0 .alias "in1", 31 0, v0x20402a0_0;
v0x2039490_0 .net "in2", 31 0, C4<00000000000000000000000000000100>; 1 drivers
E_0x2039360 .event edge, v0x2039410_0;
S_0x2038d80 .scope module, "rd1_mux" "mux" 9 113, 5 12, S_0x2038150;
 .timescale 0 0;
P_0x2038e78 .param/l "SIZE" 5 19, +C4<011111>;
v0x2038f20_0 .alias "ctrl", 0 0, v0x20400d0_0;
v0x2038fd0_0 .alias "input_one", 31 0, v0x203bb50_0;
v0x20390e0_0 .alias "input_zero", 31 0, v0x20414c0_0;
v0x2039190_0 .var "out", 31 0;
E_0x2038ef0 .event edge, v0x202e390_0, v0x2037570_0, v0x20324e0_0;
S_0x2038950 .scope module, "rd2_mux" "mux" 9 114, 5 12, S_0x2038150;
 .timescale 0 0;
P_0x2038a48 .param/l "SIZE" 5 19, +C4<011111>;
v0x2038ac0_0 .alias "ctrl", 0 0, v0x2040150_0;
v0x2038b70_0 .alias "input_one", 31 0, v0x203bb50_0;
v0x2038bf0_0 .alias "input_zero", 31 0, v0x2041540_0;
v0x2038ca0_0 .var "out", 31 0;
E_0x2035dd0 .event edge, v0x202e4d0_0, v0x2037670_0, v0x20324e0_0;
S_0x20386a0 .scope module, "branch_logic" "equals" 9 115, 14 10, S_0x2038150;
 .timescale 0 0;
P_0x20361a8 .param/l "SIZE" 14 20, +C4<011111>;
v0x20387d0_0 .var "equal_inputs", 0 0;
v0x2038850_0 .alias "input_0", 31 0, v0x203bbe0_0;
v0x20388d0_0 .alias "input_1", 31 0, v0x203bc60_0;
E_0x20350e0 .event edge, v0x2038850_0, v0x20388d0_0;
S_0x2038430 .scope module, "branch_and" "and_gate" 9 116, 15 11, S_0x2038150;
 .timescale 0 0;
L_0x2044a20 .functor AND 1, v0x20387d0_0, v0x203aed0_0, C4<1>, C4<1>;
v0x2038520_0 .alias "a", 0 0, v0x203bce0_0;
v0x20385a0_0 .alias "b", 0 0, v0x2042cf0_0;
v0x2038620_0 .alias "c", 0 0, v0x2041a00_0;
S_0x2036d50 .scope module, "reg_e_module" "reg_e" 2 155, 16 43, S_0x1fa3f70;
 .timescale 0 0;
v0x2036e40_0 .alias "clk", 0 0, v0x203f4d0_0;
v0x2036ec0_0 .alias "clr", 0 0, v0x20411f0_0;
v0x2036f70_0 .alias "in1", 0 0, v0x2041980_0;
v0x2036ff0_0 .alias "in10", 20 16, v0x2041ac0_0;
v0x20370a0_0 .alias "in11", 15 11, v0x20416d0_0;
v0x2037120_0 .alias "in12", 31 0, v0x2041b40_0;
v0x20371a0_0 .alias "in13", 0 0, v0x20415c0_0;
v0x2037220_0 .alias "in16", 31 0, v0x2041440_0;
v0x20372f0_0 .alias "in2", 0 0, v0x20417e0_0;
v0x2037370_0 .alias "in3", 0 0, v0x2041350_0;
v0x20373f0_0 .alias "in4", 2 0, v0x20410a0_0;
v0x2037470_0 .alias "in5", 0 0, v0x20412d0_0;
v0x20374f0_0 .alias "in6", 0 0, v0x2041900_0;
v0x2037570_0 .alias "in7", 31 0, v0x20414c0_0;
v0x2037670_0 .alias "in8", 31 0, v0x2041540_0;
v0x20376f0_0 .alias "in9", 25 21, v0x2041860_0;
v0x20375f0_0 .var "out1", 0 0;
v0x2037800_0 .var "out10", 20 16;
v0x2037770_0 .var "out11", 15 11;
v0x2037920_0 .var "out12", 31 0;
v0x2037a50_0 .var "out13", 0 0;
v0x2037ad0_0 .var "out16", 31 0;
v0x20379a0_0 .var "out17", 0 0;
v0x2037c10_0 .var "out18", 0 0;
v0x2037b50_0 .var "out2", 0 0;
v0x2037d60_0 .var "out3", 0 0;
v0x2037cc0_0 .var "out4", 2 0;
v0x2037f10_0 .var "out5", 0 0;
v0x2037e30_0 .var "out6", 0 0;
v0x20380d0_0 .var "out7", 31 0;
v0x2037fe0_0 .var "out8", 31 0;
v0x20382a0_0 .var "out9", 25 21;
S_0x2034670 .scope module, "execute_module" "execute" 2 164, 17 3, S_0x1fa3f70;
 .timescale 0 0;
v0x2035d50_0 .alias "ALUControlE", 2 0, v0x2040860_0;
v0x2035e00_0 .alias "ALUOutput", 31 0, v0x2042fd0_0;
v0x2035ed0_0 .alias "ALUSrcE", 0 0, v0x2040960_0;
v0x2035f50_0 .alias "ForwardAE", 1 0, v0x20409e0_0;
v0x2036050_0 .alias "ForwardBE", 1 0, v0x20408e0_0;
v0x2036120_0 .alias "ForwardExecVal", 31 0, v0x2040af0_0;
v0x20361e0_0 .net "ForwardHandlingReg2ALU", 31 0, v0x2035320_0; 1 drivers
v0x20362b0_0 .alias "ForwardMemVal", 31 0, v0x2040c10_0;
v0x2036380_0 .var "Hazard_WriteRegE", 4 0;
v0x2036400_0 .alias "RdE", 4 0, v0x2040d20_0;
v0x2036480_0 .alias "RegDstE", 0 0, v0x2040b70_0;
v0x2036500_0 .alias "RsE", 4 0, v0x2040e50_0;
v0x2036580_0 .var "RsEHazard", 4 0;
v0x2036600_0 .alias "RtE", 4 0, v0x2040da0_0;
v0x2036700_0 .var "RtEHazard", 4 0;
v0x2036780_0 .alias "SignImmE", 31 0, v0x2041020_0;
v0x2036680_0 .net "SrcAE", 31 0, v0x2035870_0; 1 drivers
v0x2036910_0 .net "SrcBE", 31 0, v0x2034d90_0; 1 drivers
v0x2036a30_0 .var "WriteDataE", 31 0;
v0x2036ab0_0 .var "WriteRegE", 4 0;
v0x2036990_0 .net "WriteRegE_internal", 4 0, v0x2035ca0_0; 1 drivers
v0x2036be0_0 .alias "reg1", 31 0, v0x2040ed0_0;
v0x2036b60_0 .alias "reg2", 31 0, v0x2041170_0;
E_0x2032960 .event edge, v0x2034cf0_0, v0x2035ca0_0, v0x2036500_0, v0x20334b0_0;
S_0x20358f0 .scope module, "MuxWriteRegE" "mux" 17 47, 5 12, S_0x2034670;
 .timescale 0 0;
P_0x20359e8 .param/l "SIZE" 5 19, +C4<0100>;
v0x2035a90_0 .alias "ctrl", 0 0, v0x2040b70_0;
v0x2035b50_0 .alias "input_one", 4 0, v0x2040d20_0;
v0x2035bf0_0 .alias "input_zero", 4 0, v0x2040da0_0;
v0x2035ca0_0 .var "out", 4 0;
E_0x2035a60 .event edge, v0x2035a90_0, v0x20334b0_0, v0x2035b50_0;
S_0x20353d0 .scope module, "Mux3SrcAE" "mux3" 17 48, 18 13, S_0x2034670;
 .timescale 0 0;
P_0x20354c8 .param/l "SIZE" 18 21, +C4<011111>;
v0x20355a0_0 .alias "ctrl", 1 0, v0x20409e0_0;
v0x2035650_0 .alias "input_00", 31 0, v0x2040ed0_0;
v0x20356d0_0 .alias "input_01", 31 0, v0x2040c10_0;
v0x20357a0_0 .alias "input_10", 31 0, v0x2040af0_0;
v0x2035870_0 .var "out", 31 0;
E_0x2035540 .event edge, v0x202e430_0, v0x2035650_0, v0x2030d40_0, v0x2032a40_0;
S_0x2034e70 .scope module, "Mux3SrcBe" "mux3" 17 49, 18 13, S_0x2034670;
 .timescale 0 0;
P_0x2034f68 .param/l "SIZE" 18 21, +C4<011111>;
v0x2035040_0 .alias "ctrl", 1 0, v0x20408e0_0;
v0x2035110_0 .alias "input_00", 31 0, v0x2041170_0;
v0x2035190_0 .alias "input_01", 31 0, v0x2040c10_0;
v0x2035240_0 .alias "input_10", 31 0, v0x2040af0_0;
v0x2035320_0 .var "out", 31 0;
E_0x2034fe0 .event edge, v0x202e580_0, v0x2035110_0, v0x2030d40_0, v0x2032a40_0;
S_0x2034a30 .scope module, "MuxSrcBE" "mux" 17 50, 5 12, S_0x2034670;
 .timescale 0 0;
P_0x2032cc8 .param/l "SIZE" 5 19, +C4<011111>;
v0x2034b90_0 .alias "ctrl", 0 0, v0x2040960_0;
v0x2034c50_0 .alias "input_one", 31 0, v0x2041020_0;
v0x2034cf0_0 .alias "input_zero", 31 0, v0x20361e0_0;
v0x2034d90_0 .var "out", 31 0;
E_0x2034b60 .event edge, v0x2034b90_0, v0x2034cf0_0, v0x2034c50_0;
S_0x2034760 .scope module, "ALUE" "alu" 17 51, 19 13, S_0x2034670;
 .timescale 0 0;
v0x2034460_0 .alias "aluop", 2 0, v0x2040860_0;
v0x2034850_0 .alias "read_data1", 31 0, v0x2036680_0;
v0x20348d0_0 .alias "read_data2", 31 0, v0x2036910_0;
v0x2034950_0 .var "result", 31 0;
E_0x2034430 .event edge, v0x2034460_0, v0x2034850_0, v0x20348d0_0;
S_0x2033700 .scope module, "reg_m_module" "reg_m" 2 171, 20 30, S_0x1fa3f70;
 .timescale 0 0;
v0x20334b0_0 .alias "RtE", 4 0, v0x2040da0_0;
v0x20337f0_0 .var "RtM", 4 0;
v0x2033870_0 .alias "clk", 0 0, v0x203f4d0_0;
v0x2033940_0 .var "hazard_in_MemWriteM", 0 0;
v0x20339f0_0 .alias "in1", 0 0, v0x2043550_0;
v0x2033a70_0 .alias "in10", 31 0, v0x2043280_0;
v0x2033af0_0 .alias "in2", 0 0, v0x2043480_0;
v0x2033b70_0 .alias "in3", 0 0, v0x2043350_0;
v0x2033c40_0 .alias "in4", 0 0, v0x20436f0_0;
v0x2033cc0_0 .alias "in5", 31 0, v0x2042fd0_0;
v0x2033d40_0 .alias "in6", 31 0, v0x2043400_0;
v0x2033dc0_0 .alias "in7", 4 0, v0x20431b0_0;
v0x2033e40_0 .var "out1", 0 0;
v0x2033ec0_0 .var "out10", 31 0;
v0x2033ff0_0 .var "out11", 0 0;
v0x20340a0_0 .var "out12", 0 0;
v0x2033f40_0 .var "out2", 0 0;
v0x2034210_0 .var "out3", 0 0;
v0x2034330_0 .var "out4", 0 0;
v0x20343b0_0 .var "out5", 31 0;
v0x2034290_0 .var "out6", 31 0;
v0x2034530_0 .var "out7", 4 0;
S_0x2031f30 .scope module, "memory_module" "memory" 2 179, 21 30, S_0x1fa3f70;
 .timescale 0 0;
L_0x2045530 .functor BUFZ 5, v0x2034530_0, C4<00000>, C4<00000>, C4<00000>;
L_0x2045590 .functor BUFZ 5, v0x2034530_0, C4<00000>, C4<00000>, C4<00000>;
L_0x20333d0 .functor BUFZ 32, v0x20343b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2045680 .functor BUFZ 1, v0x2034210_0, C4<0>, C4<0>, C4<0>;
L_0x20456e0 .functor BUFZ 1, v0x2033e40_0, C4<0>, C4<0>, C4<0>;
L_0x2045740 .functor BUFZ 1, v0x2033f40_0, C4<0>, C4<0>, C4<0>;
L_0x20457a0 .functor BUFZ 32, v0x2033ec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2045800 .functor BUFZ 1, v0x2033e40_0, C4<0>, C4<0>, C4<0>;
v0x20328e0_0 .alias "ALUOutM", 31 0, v0x203bb50_0;
v0x2032990_0 .alias "ALUOutW", 31 0, v0x2043b10_0;
v0x2032a40_0 .var "ALUOut_forwarded", 31 0;
v0x2032ac0_0 .alias "ForwardMM", 0 0, v0x2042e00_0;
v0x2032bc0_0 .alias "MemToRegM", 0 0, v0x2034150_0;
v0x2032c40_0 .alias "MemWriteM", 0 0, v0x2042af0_0;
v0x2032d00_0 .alias "MemtoRegM_out", 0 0, v0x2043b90_0;
v0x2032d80_0 .alias "RD", 31 0, v0x2043c10_0;
v0x2032ea0_0 .alias "RegWriteM", 0 0, v0x2042b70_0;
v0x2032f20_0 .alias "RegWriteW", 0 0, v0x2043c90_0;
v0x2032fa0_0 .alias "ResultW", 31 0, v0x2042e80_0;
v0x2033020_0 .alias "WriteDataM", 31 0, v0x20430b0_0;
v0x20330a0_0 .net "WriteDataMuxOut", 31 0, v0x20322f0_0; 1 drivers
v0x2033170_0 .alias "WriteRegM", 4 0, v0x2042c40_0;
v0x2033270_0 .alias "WriteRegM_out", 4 0, v0x2044130_0;
v0x20332f0_0 .alias "WriteRegM_out_hazard", 4 0, v0x2042810_0;
v0x20331f0_0 .alias "instruction", 31 0, v0x2043130_0;
v0x2033430_0 .alias "instruction_out", 31 0, v0x2044200_0;
v0x2033550_0 .alias "syscall", 0 0, v0x2042f00_0;
v0x20335d0_0 .alias "syscall_out", 0 0, v0x2043e90_0;
E_0x20311b0 .event edge, v0x20324e0_0;
S_0x20323a0 .scope module, "my_data_memory" "data_memory" 21 53, 22 13, S_0x2031f30;
 .timescale 0 0;
v0x20324e0_0 .alias "address", 31 0, v0x203bb50_0;
v0x20325a0 .array "data_mem", 2147483644 2147418112, 31 0;
v0x2032620_0 .var/i "i", 31 0;
v0x20326c0_0 .alias "mem_write", 0 0, v0x2042af0_0;
v0x2032770_0 .var "read_data", 31 0;
v0x2032820_0 .alias "write_data", 31 0, v0x20330a0_0;
E_0x2032490 .event edge, v0x20324e0_0, v0x20326c0_0;
S_0x2032040 .scope module, "forwardMM_mux" "mux" 21 54, 5 12, S_0x2031f30;
 .timescale 0 0;
P_0x2030e48 .param/l "SIZE" 5 19, +C4<011111>;
v0x2031cd0_0 .alias "ctrl", 0 0, v0x2042e00_0;
v0x20321f0_0 .alias "input_one", 31 0, v0x2042e80_0;
v0x2032270_0 .alias "input_zero", 31 0, v0x20430b0_0;
v0x20322f0_0 .var "out", 31 0;
E_0x2030b80 .event edge, v0x202e620_0, v0x2032270_0, v0x2030dc0_0;
S_0x2031290 .scope module, "reg_w_module" "reg_w" 2 186, 23 23, S_0x1fa3f70;
 .timescale 0 0;
v0x20313b0_0 .alias "clk", 0 0, v0x203f4d0_0;
v0x2031460_0 .alias "in2", 0 0, v0x2043c90_0;
v0x20314e0_0 .alias "in3", 0 0, v0x2043b90_0;
v0x2031560_0 .alias "in4", 31 0, v0x2043c10_0;
v0x2031610_0 .alias "in5", 31 0, v0x2043b10_0;
v0x2031690_0 .alias "in6", 4 0, v0x2044130_0;
v0x2031730_0 .alias "instruction_in", 31 0, v0x2044200_0;
v0x20317d0_0 .var "instruction_out", 31 0;
v0x20318a0_0 .var "out2", 0 0;
v0x2031940_0 .var "out3", 0 0;
v0x20319c0_0 .var "out4", 31 0;
v0x2031a90_0 .var "out5", 31 0;
v0x2031bd0_0 .var "out6", 4 0;
v0x2031c50_0 .var "out7", 0 0;
v0x2031d50_0 .alias "syscall_in", 0 0, v0x2043e90_0;
v0x2031dd0_0 .var "syscall_out", 0 0;
E_0x2031380 .event posedge, v0x202fbf0_0;
S_0x202feb0 .scope module, "wb_module" "writeback" 2 193, 24 18, S_0x1fa3f70;
 .timescale 0 0;
L_0x2045980 .functor BUFZ 5, v0x2031bd0_0, C4<00000>, C4<00000>, C4<00000>;
v0x2030a60_0 .alias "ALUOutW", 31 0, v0x2043620_0;
v0x2030b00_0 .alias "MemToRegW", 0 0, v0x2043a00_0;
v0x2030bb0_0 .alias "ReadDataW", 31 0, v0x2043770_0;
v0x2030c60_0 .alias "ResultW", 31 0, v0x2040430_0;
v0x2030d40_0 .var "ResultW_forwarded", 31 0;
v0x2030dc0_0 .var "ResultW_forwardedMM", 31 0;
v0x2030e80_0 .alias "WriteRegW", 4 0, v0x20437f0_0;
v0x2030f00_0 .alias "WriteRegW_out", 4 0, v0x20428e0_0;
v0x2030f80_0 .var "WriteRegW_out_toRegisters", 4 0;
v0x2031000_0 .alias "a0", 31 0, v0x2043870_0;
v0x2031080_0 .alias "instruction_in", 31 0, v0x2043980_0;
v0x2031130_0 .alias "syscall_in", 0 0, v0x2043d40_0;
v0x20311e0_0 .alias "v0", 31 0, v0x2043dc0_0;
E_0x202e550 .event edge, v0x2030e80_0, v0x2030330_0;
S_0x20303e0 .scope module, "my_sys_call" "system_call" 24 34, 25 11, S_0x202feb0;
 .timescale 0 0;
v0x2030590_0 .alias "a0", 31 0, v0x2043870_0;
v0x2030650_0 .var/i "clk_counter", 31 0;
v0x20306f0_0 .alias "instruction", 31 0, v0x2043980_0;
v0x2030790_0 .var/i "num_instructions", 31 0;
v0x2030840_0 .alias "syscall_control", 0 0, v0x2043d40_0;
v0x20308e0_0 .var/real "time_var", 0 0;
v0x20309c0_0 .alias "v0", 31 0, v0x2043dc0_0;
E_0x20304d0 .event edge, v0x20306f0_0;
E_0x2030540 .event posedge, v0x2030840_0;
S_0x202ffa0 .scope module, "my_mux" "mux" 24 35, 5 12, S_0x202feb0;
 .timescale 0 0;
P_0x202e6a8 .param/l "SIZE" 5 19, +C4<011111>;
v0x2030130_0 .alias "ctrl", 0 0, v0x2043a00_0;
v0x20301f0_0 .alias "input_one", 31 0, v0x2043770_0;
v0x2030290_0 .alias "input_zero", 31 0, v0x2043620_0;
v0x2030330_0 .var "out", 31 0;
E_0x202faa0 .event edge, v0x2030130_0, v0x2030290_0, v0x20301f0_0;
S_0x1ffefe0 .scope module, "hazard_module" "hazard" 2 199, 26 32, S_0x1fa3f70;
 .timescale 0 0;
L_0x20459e0 .functor AND 1, v0x203aed0_0, v0x2037c10_0, C4<1>, C4<1>;
L_0x2045d30 .functor OR 1, L_0x2045a40, L_0x2045b70, C4<0>, C4<0>;
L_0x2045d90 .functor AND 1, L_0x20459e0, L_0x2045d30, C4<1>, C4<1>;
L_0x2045df0 .functor AND 1, v0x203aed0_0, v0x2033ff0_0, C4<1>, C4<1>;
L_0x2046020 .functor OR 1, L_0x2045e50, L_0x2045f80, C4<0>, C4<0>;
L_0x20460d0 .functor AND 1, L_0x2045df0, L_0x2046020, C4<1>, C4<1>;
L_0x20461d0 .functor OR 1, L_0x2045d90, L_0x20460d0, C4<0>, C4<0>;
L_0x2042050 .functor OR 1, L_0x20462d0, L_0x2046370, C4<0>, C4<0>;
L_0x2046590 .functor AND 1, L_0x2042050, v0x20379a0_0, C4<1>, C4<1>;
v0x201c520_0 .var "FlushE", 0 0;
v0x202e390_0 .var "ForwardAD", 0 0;
v0x202e430_0 .var "ForwardAE", 1 0;
v0x202e4d0_0 .var "ForwardBD", 0 0;
v0x202e580_0 .var "ForwardBE", 1 0;
v0x202e620_0 .var "ForwardMM", 0 0;
v0x202e700_0 .alias "MemToRegE", 0 0, v0x20421b0_0;
v0x202e7a0_0 .alias "MemToRegM", 0 0, v0x2042230_0;
v0x202e890_0 .alias "MemWriteM", 0 0, v0x2042130_0;
v0x202e930_0 .alias "RegWriteE", 0 0, v0x20424d0_0;
v0x202ea30_0 .alias "RegWriteM", 0 0, v0x2042330_0;
v0x202ead0_0 .alias "RegWriteW", 0 0, v0x20423b0_0;
v0x202ebe0_0 .alias "RsD", 4 0, v0x2042710_0;
v0x202ec80_0 .alias "RsE", 4 0, v0x2042790_0;
v0x202eda0_0 .alias "RtD", 4 0, v0x2042550_0;
v0x202ee40_0 .alias "RtE", 4 0, v0x2042620_0;
v0x202ed00_0 .alias "RtM", 4 0, v0x20429f0_0;
v0x202ef90_0 .var "StallD", 0 0;
v0x202f0b0_0 .var "StallF", 0 0;
v0x202f130_0 .alias "WriteRegE", 4 0, v0x2042a70_0;
v0x202f010_0 .alias "WriteRegM", 4 0, v0x2042810_0;
v0x202f260_0 .alias "WriteRegW", 4 0, v0x20428e0_0;
v0x202f1b0_0 .net *"_s0", 0 0, L_0x20459e0; 1 drivers
v0x202f3a0_0 .net *"_s10", 0 0, L_0x2045df0; 1 drivers
v0x202f300_0 .net *"_s12", 0 0, L_0x2045e50; 1 drivers
v0x202f4f0_0 .net *"_s14", 0 0, L_0x2045f80; 1 drivers
v0x202f440_0 .net *"_s16", 0 0, L_0x2046020; 1 drivers
v0x202f650_0 .net *"_s18", 0 0, L_0x20460d0; 1 drivers
v0x202f590_0 .net *"_s2", 0 0, L_0x2045a40; 1 drivers
v0x202f7c0_0 .net *"_s22", 0 0, L_0x20462d0; 1 drivers
v0x202f6d0_0 .net *"_s24", 0 0, L_0x2046370; 1 drivers
v0x202f940_0 .net *"_s26", 0 0, L_0x2042050; 1 drivers
v0x202f840_0 .net *"_s4", 0 0, L_0x2045b70; 1 drivers
v0x202fad0_0 .net *"_s6", 0 0, L_0x2045d30; 1 drivers
v0x202f9c0_0 .net *"_s8", 0 0, L_0x2045d90; 1 drivers
v0x202fc70_0 .alias "branchD", 0 0, v0x2042cf0_0;
v0x202fb50_0 .net "branchStall", 0 0, L_0x20461d0; 1 drivers
v0x202fbf0_0 .alias "clk", 0 0, v0x203f4d0_0;
v0x202fe30_0 .net "lwStall", 0 0, L_0x2046590; 1 drivers
E_0x1ff06f0/0 .event edge, v0x202ec80_0, v0x202f010_0, v0x202ea30_0, v0x202f260_0;
E_0x1ff06f0/1 .event edge, v0x202ead0_0, v0x202ee40_0, v0x202ebe0_0, v0x202eda0_0;
E_0x1ff06f0/2 .event edge, v0x202fb50_0, v0x202fe30_0, v0x202ed00_0, v0x202e890_0;
E_0x1ff06f0 .event/or E_0x1ff06f0/0, E_0x1ff06f0/1, E_0x1ff06f0/2;
L_0x2045a40 .cmp/eq 5, v0x2036380_0, L_0x2044a80;
L_0x2045b70 .cmp/eq 5, v0x2036380_0, L_0x2044cd0;
L_0x2045e50 .cmp/eq 5, L_0x2045590, L_0x2044a80;
L_0x2045f80 .cmp/eq 5, L_0x2045590, L_0x2044cd0;
L_0x20462d0 .cmp/eq 5, L_0x2044a80, v0x2036700_0;
L_0x2046370 .cmp/eq 5, L_0x2044cd0, v0x2036700_0;
    .scope S_0x203f0e0;
T_0 ;
    %movi 8, 4194336, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203f1d0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x203f0e0;
T_1 ;
    %wait E_0x2039160;
    %load/v 8, v0x203f280_0, 32;
    %load/v 40, v0x203f350_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203f1d0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x203ec20;
T_2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203f000_0, 0, 0;
    %end;
    .thread T_2;
    .scope S_0x203ec20;
T_3 ;
    %wait E_0x203ed90;
    %load/v 8, v0x203ede0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_3.0, 8;
    %load/v 9, v0x203ef50_0, 32;
    %jmp/1  T_3.2, 8;
T_3.0 ; End of true expr.
    %load/v 41, v0x203eed0_0, 32;
    %jmp/0  T_3.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_3.2;
T_3.1 ;
    %mov 9, 41, 32; Return false value
T_3.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203f000_0, 0, 9;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x203e780;
T_4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203eb70_0, 0, 0;
    %end;
    .thread T_4;
    .scope S_0x203e780;
T_5 ;
    %wait E_0x203e8f0;
    %load/v 8, v0x203e940_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_5.0, 8;
    %load/v 9, v0x203ead0_0, 32;
    %jmp/1  T_5.2, 8;
T_5.0 ; End of true expr.
    %load/v 41, v0x203ea30_0, 32;
    %jmp/0  T_5.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_5.2;
T_5.1 ;
    %mov 9, 41, 32; Return false value
T_5.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203eb70_0, 0, 9;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x203e3d0;
T_6 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203e700_0, 0, 0;
    %end;
    .thread T_6;
    .scope S_0x203e3d0;
T_7 ;
    %wait E_0x203cb70;
    %load/v 8, v0x203e4c0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_7.0, 8;
    %load/v 9, v0x203e660_0, 32;
    %jmp/1  T_7.2, 8;
T_7.0 ; End of true expr.
    %load/v 41, v0x203e590_0, 32;
    %jmp/0  T_7.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_7.2;
T_7.1 ;
    %mov 9, 41, 32; Return false value
T_7.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203e700_0, 0, 9;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x203e0e0;
T_8 ;
    %movi 8, 4194336, 32;
    %set/v v0x203e350_0, 8, 32;
    %end;
    .thread T_8;
    .scope S_0x203e0e0;
T_9 ;
    %wait E_0x2031380;
    %load/v 8, v0x203e250_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x203e2d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203e350_0, 0, 8;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x203dcf0;
T_10 ;
    %wait E_0x2039160;
    %load/v 8, v0x203dde0_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203dee0_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x203dde0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203dfe0_0, 0, 8;
    %load/v 40, v0x203dfe0_0, 32;
    %mov 72, 0, 1;
    %subi 40, 1048576, 33;
    %ix/get/s 3, 40, 33;
    %load/av 8, v0x203df60, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203dee0_0, 0, 8;
T_10.1 ;
    %load/v 8, v0x203e060_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_10.2, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203dee0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203e060_0, 0, 0;
T_10.2 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x203dcf0;
T_11 ;
    %movi 8, 1048576, 32;
    %set/v v0x203de60_0, 8, 32;
T_11.0 ;
    %load/v 8, v0x203de60_0, 32;
    %movi 40, 1052672, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_11.1, 5;
    %load/v 8, v0x203de60_0, 32;
    %mov 40, 39, 1;
    %subi 8, 1048576, 33;
    %ix/get/s 3, 8, 33;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x203df60, 0, 32;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x203de60_0, 32;
    %set/v v0x203de60_0, 8, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 7 44 "$readmemh", "add_test.v", v0x203df60;
    %set/v v0x203e060_0, 1, 1;
    %end;
    .thread T_11;
    .scope S_0x203dc00;
T_12 ;
    %movi 8, 262146, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203fde0_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0x203dc00;
T_13 ;
    %wait E_0x202ef20;
    %load/v 8, v0x203fe60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203fde0_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x203d790;
T_14 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203db00_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203db80_0, 0, 0;
    %end;
    .thread T_14;
    .scope S_0x203d790;
T_15 ;
    %wait E_0x2031380;
    %load/v 8, v0x203d900_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203db00_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203db80_0, 0, 0;
T_15.0 ;
    %load/v 8, v0x203d980_0, 1;
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v0x203da00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203db00_0, 0, 8;
    %load/v 8, v0x203da80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203db80_0, 0, 8;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x203acc0;
T_16 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203b450_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203b0d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203b020_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203b150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203aed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203b1d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203b2a0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x203adb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203b320_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203ae50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203b500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203b5b0_0, 0, 0;
    %end;
    .thread T_16;
    .scope S_0x203acc0;
T_17 ;
    %wait E_0x2031260;
    %load/v 8, v0x203b3d0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203b450_0, 0, 8;
    %load/v 8, v0x203b3d0_0, 6;
    %cmpi/u 8, 2, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x203b3d0_0, 6;
    %cmpi/u 9, 0, 6;
    %mov 9, 4, 1;
    %load/v 10, v0x203afa0_0, 6;
    %cmpi/u 10, 3, 6;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0x203b3d0_0, 6;
    %cmpi/u 9, 0, 6;
    %mov 9, 4, 1;
    %load/v 10, v0x203afa0_0, 6;
    %cmpi/u 10, 8, 6;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0  T_17.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.2, 8;
T_17.0 ; End of true expr.
    %jmp/0  T_17.1, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.2;
T_17.1 ;
    %mov 9, 0, 1; Return false value
T_17.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203b0d0_0, 0, 9;
    %load/v 8, v0x203b3d0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x203afa0_0, 6;
    %cmpi/u 9, 3, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_17.3, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.5, 8;
T_17.3 ; End of true expr.
    %jmp/0  T_17.4, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.5;
T_17.4 ;
    %mov 9, 0, 1; Return false value
T_17.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203b020_0, 0, 9;
    %load/v 8, v0x203b3d0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x203afa0_0, 6;
    %cmpi/u 9, 8, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203b150_0, 0, 8;
    %load/v 8, v0x203b3d0_0, 6;
    %cmpi/u 8, 4, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x203b3d0_0, 6;
    %cmpi/u 9, 5, 6;
    %or 8, 4, 1;
    %jmp/0  T_17.6, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.8, 8;
T_17.6 ; End of true expr.
    %jmp/0  T_17.7, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.8;
T_17.7 ;
    %mov 9, 0, 1; Return false value
T_17.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203aed0_0, 0, 9;
    %load/v 8, v0x203b3d0_0, 6;
    %cmpi/u 8, 35, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203b1d0_0, 0, 8;
    %load/v 8, v0x203b3d0_0, 6;
    %cmpi/u 8, 35, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203b2a0_0, 0, 8;
    %load/v 8, v0x203b3d0_0, 6;
    %cmpi/u 8, 43, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203b320_0, 0, 8;
    %load/v 8, v0x203b3d0_0, 6;
    %cmpi/u 8, 8, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x203b3d0_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0x203b3d0_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %load/v 9, v0x203b3d0_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %load/v 9, v0x203b3d0_0, 6;
    %cmpi/u 9, 43, 6;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203ae50_0, 0, 8;
    %load/v 8, v0x203b3d0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x203b3d0_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %load/v 9, v0x203b3d0_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0x203b3d0_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %load/v 9, v0x203b3d0_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203b500_0, 0, 8;
    %load/v 8, v0x203b3d0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x203afa0_0, 6;
    %cmpi/u 9, 12, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_17.9, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.11, 8;
T_17.9 ; End of true expr.
    %jmp/0  T_17.10, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.11;
T_17.10 ;
    %mov 9, 0, 1; Return false value
T_17.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x203b5b0_0, 0, 9;
    %load/v 8, v0x203b3d0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x203afa0_0, 6;
    %cmpi/u 9, 36, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.12, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x203adb0_0, 0, 0;
    %jmp T_17.13;
T_17.12 ;
    %load/v 8, v0x203b3d0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x203afa0_0, 6;
    %cmpi/u 9, 37, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x203b3d0_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_17.14, 8;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x203adb0_0, 0, 8;
    %jmp T_17.15;
T_17.14 ;
    %load/v 8, v0x203b3d0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x203afa0_0, 6;
    %cmpi/u 9, 32, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x203b3d0_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %load/v 9, v0x203b3d0_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0x203b3d0_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %load/v 9, v0x203b3d0_0, 6;
    %cmpi/u 9, 43, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_17.16, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x203adb0_0, 0, 8;
    %jmp T_17.17;
T_17.16 ;
    %load/v 8, v0x203b3d0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x203afa0_0, 6;
    %cmpi/u 9, 34, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x203b3d0_0, 6;
    %cmpi/u 9, 4, 6;
    %or 8, 4, 1;
    %load/v 9, v0x203b3d0_0, 6;
    %cmpi/u 9, 5, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_17.18, 8;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x203adb0_0, 0, 8;
    %jmp T_17.19;
T_17.18 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x203adb0_0, 0, 1;
T_17.19 ;
T_17.17 ;
T_17.15 ;
T_17.13 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x2039b50;
T_18 ;
    %set/v v0x203a110_0, 0, 32;
    %set/v v0x203a220_0, 0, 32;
    %set/v v0x2039db0_0, 0, 32;
    %set/v v0x203aa70_0, 0, 32;
    %set/v v0x2039f40_0, 0, 32;
T_18.0 ;
    %load/v 8, v0x2039f40_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_18.1, 5;
    %ix/getv/s 3, v0x2039f40_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x203a460, 0, 32;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2039f40_0, 32;
    %set/v v0x2039f40_0, 8, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0x2039b50;
T_19 ;
    %wait E_0x2039c40;
    %delay 5, 0;
    %load/v 8, v0x2039fe0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_19.0, 4;
    %load/v 8, v0x203a060_0, 32;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x203a460, 0, 8;
t_2 ;
T_19.0 ;
    %load/v 8, v0x203a9f0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_19.2, 4;
    %load/v 8, v0x203aaf0_0, 32;
    %ix/getv 3, v0x203abc0_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x203a460, 0, 8;
t_3 ;
T_19.2 ;
    %ix/getv 3, v0x203a2f0_0;
    %load/av 8, v0x203a460, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203a110_0, 0, 8;
    %ix/getv 3, v0x203a3c0_0;
    %load/av 8, v0x203a460, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203a220_0, 0, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x203a460, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x203aa70_0, 0, 8;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x203a460, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2039db0_0, 0, 8;
    %vpi_call 11 92 "$display", "t0 value: %d\011t1 value: %d\011a0 value: %d\011v0 value: %d\011\012", &A<v0x203a460, 8>, &A<v0x203a460, 9>, &A<v0x203a460, 4>, &A<v0x203a460, 2>;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x20398a0;
T_20 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2039aa0_0, 0, 0;
    %end;
    .thread T_20;
    .scope S_0x20398a0;
T_21 ;
    %wait E_0x2039990;
    %load/v 8, v0x20399e0_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.0, 4;
    %load/x1p 56, v0x20399e0_0, 1;
    %jmp T_21.1;
T_21.0 ;
    %mov 56, 2, 1;
T_21.1 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2039aa0_0, 0, 8;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x2039530;
T_22 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2039690_0, 0, 0;
    %end;
    .thread T_22;
    .scope S_0x2039530;
T_23 ;
    %wait E_0x2039620;
    %load/v 8, v0x2039750_0, 32;
    %load/v 40, v0x20397f0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2039690_0, 0, 8;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x2039270;
T_24 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2039390_0, 0, 0;
    %end;
    .thread T_24;
    .scope S_0x2039270;
T_25 ;
    %wait E_0x2039360;
    %load/v 8, v0x2039410_0, 32;
    %load/v 40, v0x2039490_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2039390_0, 0, 8;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x2038d80;
T_26 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2039190_0, 0, 0;
    %end;
    .thread T_26;
    .scope S_0x2038d80;
T_27 ;
    %wait E_0x2038ef0;
    %load/v 8, v0x2038f20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_27.0, 8;
    %load/v 9, v0x20390e0_0, 32;
    %jmp/1  T_27.2, 8;
T_27.0 ; End of true expr.
    %load/v 41, v0x2038fd0_0, 32;
    %jmp/0  T_27.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_27.2;
T_27.1 ;
    %mov 9, 41, 32; Return false value
T_27.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2039190_0, 0, 9;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x2038950;
T_28 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2038ca0_0, 0, 0;
    %end;
    .thread T_28;
    .scope S_0x2038950;
T_29 ;
    %wait E_0x2035dd0;
    %load/v 8, v0x2038ac0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_29.0, 8;
    %load/v 9, v0x2038bf0_0, 32;
    %jmp/1  T_29.2, 8;
T_29.0 ; End of true expr.
    %load/v 41, v0x2038b70_0, 32;
    %jmp/0  T_29.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_29.2;
T_29.1 ;
    %mov 9, 41, 32; Return false value
T_29.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2038ca0_0, 0, 9;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x20386a0;
T_30 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20387d0_0, 0, 0;
    %end;
    .thread T_30;
    .scope S_0x20386a0;
T_31 ;
    %wait E_0x20350e0;
    %load/v 8, v0x2038850_0, 32;
    %load/v 40, v0x20388d0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20387d0_0, 0, 8;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x2036d50;
T_32 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20375f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2037b50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2037d60_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2037cc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2037f10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2037e30_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20380d0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2037fe0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x20382a0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2037800_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2037770_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2037920_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2037a50_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2037ad0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20379a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2037c10_0, 0, 0;
    %end;
    .thread T_32;
    .scope S_0x2036d50;
T_33 ;
    %wait E_0x2031380;
    %load/v 8, v0x2036ec0_0, 1;
    %jmp/0xz  T_33.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20375f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2037b50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2037d60_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2037cc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2037f10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2037e30_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20380d0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2037fe0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x20382a0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2037800_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2037770_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2037920_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2037a50_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2037ad0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20379a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2037c10_0, 0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/v 8, v0x2036f70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20375f0_0, 0, 8;
    %load/v 8, v0x20372f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2037b50_0, 0, 8;
    %load/v 8, v0x2037370_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2037d60_0, 0, 8;
    %load/v 8, v0x20373f0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2037cc0_0, 0, 8;
    %load/v 8, v0x2037470_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2037f10_0, 0, 8;
    %load/v 8, v0x20374f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2037e30_0, 0, 8;
    %load/v 8, v0x2037570_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20380d0_0, 0, 8;
    %load/v 8, v0x2037670_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2037fe0_0, 0, 8;
    %load/v 8, v0x20376f0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x20382a0_0, 0, 8;
    %load/v 8, v0x2036ff0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2037800_0, 0, 8;
    %load/v 8, v0x20370a0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2037770_0, 0, 8;
    %load/v 8, v0x2037120_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2037920_0, 0, 8;
    %load/v 8, v0x20371a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2037a50_0, 0, 8;
    %load/v 8, v0x2037220_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2037ad0_0, 0, 8;
    %load/v 8, v0x2037370_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20379a0_0, 0, 8;
    %load/v 8, v0x20372f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2037c10_0, 0, 8;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x20358f0;
T_34 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2035ca0_0, 0, 0;
    %end;
    .thread T_34;
    .scope S_0x20358f0;
T_35 ;
    %wait E_0x2035a60;
    %load/v 8, v0x2035a90_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_35.0, 8;
    %load/v 9, v0x2035bf0_0, 5;
    %jmp/1  T_35.2, 8;
T_35.0 ; End of true expr.
    %load/v 14, v0x2035b50_0, 5;
    %jmp/0  T_35.1, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_35.2;
T_35.1 ;
    %mov 9, 14, 5; Return false value
T_35.2 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2035ca0_0, 0, 9;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x20353d0;
T_36 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2035870_0, 0, 0;
    %end;
    .thread T_36;
    .scope S_0x20353d0;
T_37 ;
    %wait E_0x2035540;
    %load/v 8, v0x20355a0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_37.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_37.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_37.2, 6;
    %jmp T_37.3;
T_37.0 ;
    %load/v 8, v0x2035650_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2035870_0, 0, 8;
    %jmp T_37.3;
T_37.1 ;
    %load/v 8, v0x20356d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2035870_0, 0, 8;
    %jmp T_37.3;
T_37.2 ;
    %load/v 8, v0x20357a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2035870_0, 0, 8;
    %jmp T_37.3;
T_37.3 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x2034e70;
T_38 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2035320_0, 0, 0;
    %end;
    .thread T_38;
    .scope S_0x2034e70;
T_39 ;
    %wait E_0x2034fe0;
    %load/v 8, v0x2035040_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_39.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_39.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_39.2, 6;
    %jmp T_39.3;
T_39.0 ;
    %load/v 8, v0x2035110_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2035320_0, 0, 8;
    %jmp T_39.3;
T_39.1 ;
    %load/v 8, v0x2035190_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2035320_0, 0, 8;
    %jmp T_39.3;
T_39.2 ;
    %load/v 8, v0x2035240_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2035320_0, 0, 8;
    %jmp T_39.3;
T_39.3 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x2034a30;
T_40 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2034d90_0, 0, 0;
    %end;
    .thread T_40;
    .scope S_0x2034a30;
T_41 ;
    %wait E_0x2034b60;
    %load/v 8, v0x2034b90_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_41.0, 8;
    %load/v 9, v0x2034cf0_0, 32;
    %jmp/1  T_41.2, 8;
T_41.0 ; End of true expr.
    %load/v 41, v0x2034c50_0, 32;
    %jmp/0  T_41.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_41.2;
T_41.1 ;
    %mov 9, 41, 32; Return false value
T_41.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2034d90_0, 0, 9;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x2034760;
T_42 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2034950_0, 0, 0;
    %end;
    .thread T_42;
    .scope S_0x2034760;
T_43 ;
    %wait E_0x2034430;
    %load/v 8, v0x2034460_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_43.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_43.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_43.2, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_43.3, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_43.4, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2034950_0, 0, 0;
    %jmp T_43.6;
T_43.0 ;
    %load/v 8, v0x2034850_0, 32;
    %load/v 40, v0x20348d0_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2034950_0, 0, 8;
    %jmp T_43.6;
T_43.1 ;
    %load/v 8, v0x2034850_0, 32;
    %load/v 40, v0x20348d0_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2034950_0, 0, 8;
    %jmp T_43.6;
T_43.2 ;
    %load/v 8, v0x2034850_0, 32;
    %load/v 40, v0x20348d0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2034950_0, 0, 8;
    %jmp T_43.6;
T_43.3 ;
    %load/v 8, v0x2034850_0, 32;
    %load/v 40, v0x20348d0_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2034950_0, 0, 8;
    %jmp T_43.6;
T_43.4 ;
    %load/v 8, v0x2034850_0, 32;
    %load/v 40, v0x20348d0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_43.7, 8;
    %movi 9, 1, 32;
    %jmp/1  T_43.9, 8;
T_43.7 ; End of true expr.
    %jmp/0  T_43.8, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_43.9;
T_43.8 ;
    %mov 9, 0, 32; Return false value
T_43.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2034950_0, 0, 9;
    %jmp T_43.6;
T_43.6 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x2034670;
T_44 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2036700_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2036580_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2036ab0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2036380_0, 0, 0;
    %end;
    .thread T_44;
    .scope S_0x2034670;
T_45 ;
    %wait E_0x2032960;
    %load/v 8, v0x20361e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2036a30_0, 0, 8;
    %load/v 8, v0x2036990_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2036ab0_0, 0, 8;
    %load/v 8, v0x2036990_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2036380_0, 0, 8;
    %load/v 8, v0x2036500_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2036580_0, 0, 8;
    %load/v 8, v0x2036600_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2036700_0, 0, 8;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x2033700;
T_46 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2033e40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2033f40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2034210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2034330_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20343b0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2034290_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2034530_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2033ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2033ff0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20340a0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x20337f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2033940_0, 0, 0;
    %end;
    .thread T_46;
    .scope S_0x2033700;
T_47 ;
    %wait E_0x2031380;
    %load/v 8, v0x20339f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2033e40_0, 0, 8;
    %load/v 8, v0x2033af0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2033f40_0, 0, 8;
    %load/v 8, v0x2033b70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2034210_0, 0, 8;
    %load/v 8, v0x2033c40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2034330_0, 0, 8;
    %load/v 8, v0x2033cc0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20343b0_0, 0, 8;
    %load/v 8, v0x2033d40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2034290_0, 0, 8;
    %load/v 8, v0x2033dc0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2034530_0, 0, 8;
    %load/v 8, v0x2033a70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2033ec0_0, 0, 8;
    %load/v 8, v0x2033b70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2033ff0_0, 0, 8;
    %load/v 8, v0x2033af0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20340a0_0, 0, 8;
    %load/v 8, v0x20334b0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x20337f0_0, 0, 8;
    %load/v 8, v0x2033c40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2033940_0, 0, 8;
    %jmp T_47;
    .thread T_47;
    .scope S_0x20323a0;
T_48 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2032770_0, 0, 0;
    %movi 8, 2147418112, 32;
    %set/v v0x2032620_0, 8, 32;
T_48.0 ;
    %load/v 8, v0x2032620_0, 32;
    %movi 40, 2147483644, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_48.1, 5;
    %load/v 8, v0x2032620_0, 32;
    %mov 40, 39, 1;
    %subi 8, 2147418112, 33;
    %ix/get/s 3, 8, 33;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x20325a0, 0, 32;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2032620_0, 32;
    %set/v v0x2032620_0, 8, 32;
    %jmp T_48.0;
T_48.1 ;
    %end;
    .thread T_48;
    .scope S_0x20323a0;
T_49 ;
    %wait E_0x2032490;
    %load/v 8, v0x20326c0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_49.0, 4;
    %load/v 8, v0x2032820_0, 32;
    %load/v 40, v0x20324e0_0, 32;
    %mov 72, 0, 1;
    %subi 40, 2147418112, 33;
    %ix/get/s 3, 40, 33;
    %jmp/1 t_5, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20325a0, 0, 8;
t_5 ;
    %jmp T_49.1;
T_49.0 ;
    %load/v 40, v0x20324e0_0, 32;
    %mov 72, 0, 1;
    %subi 40, 2147418112, 33;
    %ix/get/s 3, 40, 33;
    %load/av 8, v0x20325a0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2032770_0, 0, 8;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x2032040;
T_50 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20322f0_0, 0, 0;
    %end;
    .thread T_50;
    .scope S_0x2032040;
T_51 ;
    %wait E_0x2030b80;
    %load/v 8, v0x2031cd0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_51.0, 8;
    %load/v 9, v0x2032270_0, 32;
    %jmp/1  T_51.2, 8;
T_51.0 ; End of true expr.
    %load/v 41, v0x20321f0_0, 32;
    %jmp/0  T_51.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_51.2;
T_51.1 ;
    %mov 9, 41, 32; Return false value
T_51.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20322f0_0, 0, 9;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x2031f30;
T_52 ;
    %wait E_0x20311b0;
    %load/v 8, v0x20328e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2032a40_0, 0, 8;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x2031f30;
T_53 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2032a40_0, 0, 0;
    %end;
    .thread T_53;
    .scope S_0x2031290;
T_54 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20318a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2031940_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20319c0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2031a90_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2031bd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2031c50_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20317d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2031dd0_0, 0, 0;
    %end;
    .thread T_54;
    .scope S_0x2031290;
T_55 ;
    %wait E_0x2031380;
    %load/v 8, v0x2031460_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20318a0_0, 0, 8;
    %load/v 8, v0x20314e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2031940_0, 0, 8;
    %load/v 8, v0x2031560_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20319c0_0, 0, 8;
    %load/v 8, v0x2031610_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2031a90_0, 0, 8;
    %load/v 8, v0x2031690_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2031bd0_0, 0, 8;
    %load/v 8, v0x2031460_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2031c50_0, 0, 8;
    %load/v 8, v0x2031730_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20317d0_0, 0, 8;
    %load/v 8, v0x2031d50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2031dd0_0, 0, 8;
    %jmp T_55;
    .thread T_55;
    .scope S_0x20303e0;
T_56 ;
    %set/v v0x2030650_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x20303e0;
T_57 ;
    %set/v v0x2030790_0, 0, 32;
    %end;
    .thread T_57;
    .scope S_0x20303e0;
T_58 ;
    %loadi/wr 4, 0, 4065; load=0.00000
    %set/wr v0x20308e0_0, 4;
    %end;
    .thread T_58;
    .scope S_0x20303e0;
T_59 ;
    %vpi_call 25 22 "$timeformat", 4'sb1101, 3'sb010, "ms", 5'sb01010;
    %vpi_func/r 25 23 "$realtime", 4;
    %set/wr v0x20308e0_0, 4;
    %end;
    .thread T_59;
    .scope S_0x20303e0;
T_60 ;
    %wait E_0x2030540;
    %load/v 8, v0x2030650_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x2030650_0, 8, 32;
    %load/v 8, v0x20306f0_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 12, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x2030840_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_60.0, 8;
    %vpi_call 25 30 "$display", "SYSCALL CALLED";
    %load/v 8, v0x20309c0_0, 32;
    %cmpi/u 8, 1, 32;
    %jmp/1 T_60.2, 6;
    %cmpi/u 8, 10, 32;
    %jmp/1 T_60.3, 6;
    %vpi_call 25 44 "$display", "DEFAULT CASE IN SYSTEM_CALL";
    %jmp T_60.5;
T_60.2 ;
    %vpi_call 25 33 "$display", "a0 is: %d", v0x2030590_0;
    %jmp T_60.5;
T_60.3 ;
    %vpi_call 25 35 "$finish";
    %jmp T_60.5;
T_60.5 ;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x20303e0;
T_61 ;
    %wait E_0x20304d0;
    %load/v 8, v0x2030790_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x2030790_0, 8, 32;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x202ffa0;
T_62 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2030330_0, 0, 0;
    %end;
    .thread T_62;
    .scope S_0x202ffa0;
T_63 ;
    %wait E_0x202faa0;
    %load/v 8, v0x2030130_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_63.0, 8;
    %load/v 9, v0x2030290_0, 32;
    %jmp/1  T_63.2, 8;
T_63.0 ; End of true expr.
    %load/v 41, v0x20301f0_0, 32;
    %jmp/0  T_63.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_63.2;
T_63.1 ;
    %mov 9, 41, 32; Return false value
T_63.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2030330_0, 0, 9;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x202feb0;
T_64 ;
    %wait E_0x202e550;
    %load/v 8, v0x2030e80_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2030f80_0, 0, 8;
    %load/v 8, v0x2030c60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2030d40_0, 0, 8;
    %load/v 8, v0x2030c60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2030dc0_0, 0, 8;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x202feb0;
T_65 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2030d40_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2030f80_0, 0, 0;
    %end;
    .thread T_65;
    .scope S_0x1ffefe0;
T_66 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x202f0b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x202ef90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x202e390_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x202e4d0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x202e580_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x202e430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x201c520_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x202e620_0, 0, 0;
    %end;
    .thread T_66;
    .scope S_0x1ffefe0;
T_67 ;
    %wait E_0x1ff06f0;
    %load/v 8, v0x202ec80_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x202ec80_0, 5;
    %load/v 14, v0x202f010_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x202ea30_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_67.0, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x202e430_0, 0, 8;
    %jmp T_67.1;
T_67.0 ;
    %load/v 8, v0x202ec80_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x202ec80_0, 5;
    %load/v 14, v0x202f260_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x202ead0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_67.2, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x202e430_0, 0, 8;
    %jmp T_67.3;
T_67.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x202e430_0, 0, 0;
T_67.3 ;
T_67.1 ;
    %load/v 8, v0x202ee40_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x202ee40_0, 5;
    %load/v 14, v0x202f010_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x202ea30_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_67.4, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x202e580_0, 0, 8;
    %jmp T_67.5;
T_67.4 ;
    %load/v 8, v0x202ee40_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x202ee40_0, 5;
    %load/v 14, v0x202f260_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x202ead0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_67.6, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x202e580_0, 0, 8;
    %jmp T_67.7;
T_67.6 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x202e580_0, 0, 0;
T_67.7 ;
T_67.5 ;
    %load/v 8, v0x202ebe0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x202ebe0_0, 5;
    %load/v 14, v0x202f010_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x202ea30_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x202e390_0, 0, 8;
    %load/v 8, v0x202eda0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x202eda0_0, 5;
    %load/v 14, v0x202f010_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x202ea30_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x202e4d0_0, 0, 8;
    %load/v 8, v0x202fb50_0, 1;
    %load/v 9, v0x202fe30_0, 1;
    %or 8, 9, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x202f0b0_0, 0, 8;
    %load/v 8, v0x202fb50_0, 1;
    %load/v 9, v0x202fe30_0, 1;
    %or 8, 9, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x202ef90_0, 0, 8;
    %load/v 8, v0x202fb50_0, 1;
    %load/v 9, v0x202fe30_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x201c520_0, 0, 8;
    %load/v 8, v0x202ed00_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x202ed00_0, 5;
    %load/v 14, v0x202f260_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x202ead0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x202e890_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x202e620_0, 0, 8;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x1fa3f70;
T_68 ;
    %set/v v0x203fd60_0, 0, 1;
    %end;
    .thread T_68;
    .scope S_0x1fa3f70;
T_69 ;
    %delay 10, 0;
    %load/v 8, v0x203fd60_0, 1;
    %inv 8, 1;
    %set/v v0x203fd60_0, 8, 1;
    %jmp T_69;
    .thread T_69;
    .scope S_0x1fa3f70;
T_70 ;
    %vpi_call 2 223 "$dumpfile", "pipeline_overview.vcd";
    %vpi_call 2 224 "$dumpvars", 1'sb0, S_0x1fa3f70;
    %end;
    .thread T_70;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "pipeline_overview.v";
    "src/fetch.v";
    "src/adder_four.v";
    "src/mux.v";
    "src/reg_f.v";
    "src/instruction_memory.v";
    "src/reg_d.v";
    "src/decode.v";
    "src/control.v";
    "src/registers.v";
    "src/sign_extend.v";
    "src/adder.v";
    "src/equals.v";
    "src/and_gate.v";
    "src/reg_e.v";
    "src/execute.v";
    "src/mux3.v";
    "src/alu.v";
    "src/reg_m.v";
    "src/memory.v";
    "src/data_memory.v";
    "src/reg_w.v";
    "src/writeback.v";
    "src/system_call.v";
    "src/hazard.v";
