// Seed: 622574719
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    output id_3
    , id_6,
    output logic id_4,
    output logic id_5
);
  assign id_5 = {1, 1'b0} & 1;
endmodule
