INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module CLAdder
INFO: [VRFC 10-2458] undeclared symbol cout2, assumed default net type wire [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:105]
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:106]
INFO: [VRFC 10-311] analyzing module cladder4
INFO: [VRFC 10-2458] undeclared symbol p0, assumed default net type wire [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:112]
INFO: [VRFC 10-2458] undeclared symbol g0, assumed default net type wire [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:112]
INFO: [VRFC 10-2458] undeclared symbol c0, assumed default net type wire [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:113]
INFO: [VRFC 10-2458] undeclared symbol p1, assumed default net type wire [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:115]
INFO: [VRFC 10-2458] undeclared symbol g1, assumed default net type wire [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:115]
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:116]
INFO: [VRFC 10-2458] undeclared symbol p2, assumed default net type wire [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:118]
INFO: [VRFC 10-2458] undeclared symbol g2, assumed default net type wire [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:118]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:119]
INFO: [VRFC 10-2458] undeclared symbol p3, assumed default net type wire [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol g3, assumed default net type wire [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:121]
INFO: [VRFC 10-311] analyzing module PFAdder
INFO: [VRFC 10-311] analyzing module cla_logic
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sim_1/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
