verilog work "src/SUMA/sum3bcc/sum3bcc.v"
verilog work "src/multiplicador/multiplicador.v"
verilog work "src/div3bcc/div3bcc.v"
verilog work "src/display/display/BCDtoSSeg/BCDtoSSeg.v"
verilog work "alu.v"
