Determining the location of the ModelSim executable...

Using: /home/rubeng/intelFPGA/modelsim_ase/linuxaloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off TimerN_Demo -c TimerN_Demo --vector_source="/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula5/parte3/TimerN_WVF.vwf" --testbench_file="/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula5/parte3/simulation/qsim/TimerN_WVF.vwf.vht"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Mon Apr  3 20:50:25 2023Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off TimerN_Demo -c TimerN_Demo --vector_source=/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula5/parte3/TimerN_WVF.vwf --testbench_file=/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula5/parte3/simulation/qsim/TimerN_WVF.vwf.vhtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
25 2023    Info: Elapsed time: 00:00:00    Info: Total CPU time (on all processors): 00:00:00
Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula5/parte3/simulation/qsim/" TimerN_Demo -c TimerN_Demo

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Mon Apr  3 20:50:26 2023Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula5/parte3/simulation/qsim/ TimerN_Demo -c TimerN_DemoWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file TimerN_Demo.vho in folder "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula5/parte3/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 597 megabytes    Info: Processing ended: Mon Apr  3 20:50:26 2023    Info: Elapsed time: 00:00:00    Info: Total CPU time (on all processors): 00:00:00
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula5/parte3/simulation/qsim/TimerN_Demo.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/rubeng/intelFPGA/modelsim_ase/linuxaloem//vsim -c -do TimerN_Demo.do

Reading pref.tcl
# 2020.1
# do TimerN_Demo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:50:26 on Apr 03,2023# vcom -work work TimerN_Demo.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164# -- Loading package VITAL_Timing# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack# -- Loading package cycloneive_components# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block# -- Loading package dffeas_pack# -- Loading package altera_primitives_components# -- Compiling entity TimerN# -- Compiling architecture structure of TimerN
# End time: 20:50:26 on Apr 03,2023, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:50:26 on Apr 03,2023# vcom -work work TimerN_WVF.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO# -- Loading package std_logic_1164# -- Compiling entity TimerN_vhd_vec_tst# -- Compiling architecture TimerN_arch of TimerN_vhd_vec_tst
# End time: 20:50:26 on Apr 03,2023, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.TimerN_vhd_vec_tst # Start time: 20:50:26 on Apr 03,2023# Loading std.standard# Loading std.textio(body)# Loading ieee.std_logic_1164(body)# Loading work.timern_vhd_vec_tst(timern_arch)# Loading ieee.vital_timing(body)# Loading ieee.vital_primitives(body)# Loading altera.dffeas_pack# Loading altera.altera_primitives_components# Loading cycloneive.cycloneive_atom_pack(body)# Loading cycloneive.cycloneive_components# Loading work.timern(structure)# Loading work.hard_block(structure)# Loading ieee.std_logic_arith(body)# Loading cycloneive.cycloneive_io_obuf(arch)# Loading cycloneive.cycloneive_io_ibuf(arch)# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)# Loading cycloneive.cycloneive_ena_reg(behave)# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)# Loading altera.dffeas(vital_dffeas)# ** Warning: Design size of 10661 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.# Expect performance to be adversely affected.
# after#35
# End time: 20:50:27 on Apr 03,2023, Elapsed time: 0:00:01# Errors: 0, Warnings: 1
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula5/parte3/TimerN_WVF.vwf...

Reading /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula5/parte3/simulation/qsim/TimerN_Demo.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula5/parte3/simulation/qsim/TimerN_Demo_20230403205027.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.