
Starting:    E:\Microsemi\SynplifyPro\bin64\mbin\synbatch.exe
Install:     E:\Microsemi\SynplifyPro
Hostname:    BPC
Date:        Fri Oct 09 18:03:44 2020
Version:     L-2016.09M-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log UART_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srr"

Running: synthesis in foreground



Running UART_syn|synthesis


Running: compile (Compile) on UART_syn|synthesis
# Fri Oct 09 18:03:44 2020


Running: compile_flow (Compile Process) on UART_syn|synthesis
# Fri Oct 09 18:03:44 2020


Running: compiler (Compile Input) on UART_syn|synthesis
# Fri Oct 09 18:03:44 2020

Copied E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\synwork\UART_comp.srs to E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srs


compiler completed
# Fri Oct 09 18:03:47 2020

Return Code: 0
Run Time:00h:00m:03s


Running: multi_srs_gen (Multi-srs Generator) on UART_syn|synthesis
# Fri Oct 09 18:03:47 2020


multi_srs_gen completed
# Fri Oct 09 18:03:47 2020

Return Code: 0
Run Time:00h:00m:00s

Copied E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\synwork\UART_mult.srs to E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srs

Complete: Compile Process on UART_syn|synthesis


Running: premap (Pre-mapping) on UART_syn|synthesis
# Fri Oct 09 18:03:47 2020


premap completed
# Fri Oct 09 18:03:48 2020

Return Code: 0
Run Time:00h:00m:01s

Complete: Compile on UART_syn|synthesis


Running: map (Map) on UART_syn|synthesis
# Fri Oct 09 18:03:48 2020

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on UART_syn|synthesis
# Fri Oct 09 18:03:48 2020

Copied E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\synwork\UART_m.srm to E:\repos\ECEN5863_HW\HW5_Practical\polled_uart\UART\synthesis\UART.srm


fpga_mapper completed
# Fri Oct 09 18:03:49 2020

Return Code: 0
Run Time:00h:00m:01s

Complete: Map on UART_syn|synthesis

Complete: Logic Synthesis on UART_syn|synthesis

TCL script complete: "UART_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

