TimeQuest Timing Analyzer report for DE2_115_CAMERA
Sun Dec 25 16:38:08 2022
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 14. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 16. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 18. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 19. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 20. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 22. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 23. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 24. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Propagation Delay
 35. Minimum Propagation Delay
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. Slow 1200mV 85C Model Metastability Summary
 41. Slow 1200mV 0C Model Fmax Summary
 42. Slow 1200mV 0C Model Setup Summary
 43. Slow 1200mV 0C Model Hold Summary
 44. Slow 1200mV 0C Model Recovery Summary
 45. Slow 1200mV 0C Model Removal Summary
 46. Slow 1200mV 0C Model Minimum Pulse Width Summary
 47. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 48. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 50. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 51. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 53. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 54. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 56. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 57. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 58. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Propagation Delay
 69. Minimum Propagation Delay
 70. Output Enable Times
 71. Minimum Output Enable Times
 72. Output Disable Times
 73. Minimum Output Disable Times
 74. Slow 1200mV 0C Model Metastability Summary
 75. Fast 1200mV 0C Model Setup Summary
 76. Fast 1200mV 0C Model Hold Summary
 77. Fast 1200mV 0C Model Recovery Summary
 78. Fast 1200mV 0C Model Removal Summary
 79. Fast 1200mV 0C Model Minimum Pulse Width Summary
 80. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 81. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
 82. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 85. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
 86. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 87. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
 89. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
 90. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 91. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 97. Setup Times
 98. Hold Times
 99. Clock to Output Times
100. Minimum Clock to Output Times
101. Propagation Delay
102. Minimum Propagation Delay
103. Output Enable Times
104. Minimum Output Enable Times
105. Output Disable Times
106. Minimum Output Disable Times
107. Fast 1200mV 0C Model Metastability Summary
108. Multicorner Timing Analysis Summary
109. Setup Times
110. Hold Times
111. Clock to Output Times
112. Minimum Clock to Output Times
113. Propagation Delay
114. Minimum Propagation Delay
115. Board Trace Model Assignments
116. Input Transition Times
117. Signal Integrity Metrics (Slow 1200mv 0c Model)
118. Signal Integrity Metrics (Slow 1200mv 85c Model)
119. Signal Integrity Metrics (Fast 1200mv 0c Model)
120. Setup Transfers
121. Hold Transfers
122. Recovery Transfers
123. Removal Transfers
124. Report TCCS
125. Report RSKM
126. Unconstrained Paths
127. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115_CAMERA                                      ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  33.3%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; DE2_115_D5M_VGA.sdc ; OK     ; Sun Dec 25 16:38:05 2022 ;
+---------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK2_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK2_50 }                                      ;
; CLOCK3_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK3_50 }                                      ;
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK_50 }                                       ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[0] } ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -2.916 ; 2.084  ; 50.00      ; 1         ; 2           ; -105.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[1] } ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[2] } ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000  ; 12.500 ; 50.00      ; 5         ; 4           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[4] } ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 110.74 MHz ; 110.74 MHz      ; u6|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 143.7 MHz  ; 143.7 MHz       ; u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 153.89 MHz ; 153.89 MHz      ; CLOCK2_50                                      ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -1.884 ; -120.221      ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 1.447  ; 0.000         ;
; CLOCK2_50                                      ; 3.087  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.343 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.385 ; 0.000         ;
; CLOCK2_50                                      ; 0.402 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -3.398 ; -346.570      ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.986  ; 0.000         ;
; CLOCK2_50                                      ; 13.237 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 0.810 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.173 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.183 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.686  ; 0.000         ;
; CLOCK2_50                                      ; 9.685  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.188 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.884 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.246     ; 3.586      ;
; -1.862 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.927     ; 3.807      ;
; -1.862 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.927     ; 3.807      ;
; -1.862 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.927     ; 3.807      ;
; -1.862 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.927     ; 3.807      ;
; -1.862 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.927     ; 3.807      ;
; -1.862 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.927     ; 3.807      ;
; -1.862 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.927     ; 3.807      ;
; -1.862 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.927     ; 3.807      ;
; -1.862 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.927     ; 3.807      ;
; -1.862 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.927     ; 3.807      ;
; -1.862 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.927     ; 3.807      ;
; -1.762 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.247     ; 3.463      ;
; -1.761 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.247     ; 3.462      ;
; -1.760 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.247     ; 3.461      ;
; -1.677 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.246     ; 3.379      ;
; -1.631 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.246     ; 3.333      ;
; -1.631 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.246     ; 3.333      ;
; -1.631 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.246     ; 3.333      ;
; -1.631 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.246     ; 3.333      ;
; -1.631 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.246     ; 3.333      ;
; -1.442 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.246     ; 3.144      ;
; -1.416 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.962     ; 3.326      ;
; -1.416 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.962     ; 3.326      ;
; -1.416 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.962     ; 3.326      ;
; -1.416 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.962     ; 3.326      ;
; -1.416 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.962     ; 3.326      ;
; -1.416 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.962     ; 3.326      ;
; -1.416 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.962     ; 3.326      ;
; -1.416 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.962     ; 3.326      ;
; -1.416 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.962     ; 3.326      ;
; -1.416 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.962     ; 3.326      ;
; -1.416 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.962     ; 3.326      ;
; -1.416 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.962     ; 3.326      ;
; -1.416 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.962     ; 3.326      ;
; -1.399 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.794     ; 3.553      ;
; -1.399 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.794     ; 3.553      ;
; -1.398 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.794     ; 3.552      ;
; -1.388 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.247     ; 3.089      ;
; -1.387 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.247     ; 3.088      ;
; -1.380 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.794     ; 3.534      ;
; -1.278 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.247     ; 2.979      ;
; -1.278 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.247     ; 2.979      ;
; -1.278 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.247     ; 2.979      ;
; -1.278 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.247     ; 2.979      ;
; -1.278 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.247     ; 2.979      ;
; -1.200 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.841     ; 3.307      ;
; -1.200 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.841     ; 3.307      ;
; -1.200 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.841     ; 3.307      ;
; -1.200 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.841     ; 3.307      ;
; -1.200 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.841     ; 3.307      ;
; -1.134 ; Grayscale:u9|red_r[7]       ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.792      ;
; -1.134 ; Grayscale:u9|green_r[7]     ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.792      ;
; -1.133 ; Grayscale:u9|blue_r[8]      ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.791      ;
; -1.133 ; Grayscale:u9|green_r[4]     ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.791      ;
; -1.132 ; Grayscale:u9|red_r[6]       ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.790      ;
; -1.132 ; Grayscale:u9|red_r[5]       ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.790      ;
; -1.132 ; Grayscale:u9|green_r[9]     ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.790      ;
; -1.132 ; Grayscale:u9|green_r[5]     ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.790      ;
; -1.132 ; Grayscale:u9|blue_r[5]      ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.790      ;
; -1.132 ; Grayscale:u9|blue_r[4]      ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.790      ;
; -1.132 ; Grayscale:u9|green_r[2]     ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.790      ;
; -1.131 ; Grayscale:u9|red_r[9]       ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.789      ;
; -1.131 ; Grayscale:u9|red_r[8]       ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.789      ;
; -1.131 ; Grayscale:u9|red_r[4]       ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.789      ;
; -1.131 ; Grayscale:u9|red_r[3]       ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.789      ;
; -1.131 ; Grayscale:u9|blue_r[9]      ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.789      ;
; -1.131 ; Grayscale:u9|green_r[8]     ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.789      ;
; -1.131 ; Grayscale:u9|blue_r[7]      ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.789      ;
; -1.131 ; Grayscale:u9|blue_r[6]      ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.789      ;
; -1.131 ; Grayscale:u9|green_r[3]     ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.789      ;
; -1.130 ; Grayscale:u9|red_r[2]       ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.788      ;
; -1.130 ; Grayscale:u9|blue_r[3]      ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.788      ;
; -1.130 ; Grayscale:u9|blue_r[2]      ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.788      ;
; -1.129 ; Grayscale:u9|green_r[6]     ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.790     ; 0.787      ;
; -1.081 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.921     ; 3.148      ;
; -1.026 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.794     ; 3.180      ;
; -1.016 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.794     ; 3.170      ;
; -1.015 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.794     ; 3.169      ;
; -0.932 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.956     ; 2.964      ;
; -0.914 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.815     ; 3.047      ;
; -0.806 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.194     ; 2.560      ;
; -0.806 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.194     ; 2.560      ;
; -0.806 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.194     ; 2.560      ;
; -0.806 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.194     ; 2.560      ;
; -0.639 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.782     ; 2.805      ;
; -0.639 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.782     ; 2.805      ;
; -0.639 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.782     ; 2.805      ;
; -0.639 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.782     ; 2.805      ;
; -0.639 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.782     ; 2.805      ;
; -0.639 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.782     ; 2.805      ;
; -0.639 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.782     ; 2.805      ;
; -0.639 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.782     ; 2.805      ;
; -0.639 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.782     ; 2.805      ;
; -0.034 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.780     ; 2.202      ;
; 0.583  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.781     ; 1.584      ;
; 7.985  ; VGA_Controller:u1|oRequest  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.530     ; 3.983      ;
; 8.102  ; VGA_Controller:u1|oRequest  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.531     ; 3.865      ;
; 8.103  ; VGA_Controller:u1|oRequest  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.531     ; 3.864      ;
; 8.104  ; VGA_Controller:u1|oRequest  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.531     ; 3.863      ;
+--------+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.447 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.263     ; 5.238      ;
; 1.447 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.263     ; 5.238      ;
; 1.447 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.263     ; 5.238      ;
; 1.447 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.263     ; 5.238      ;
; 1.588 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.252     ; 5.108      ;
; 1.588 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.252     ; 5.108      ;
; 1.588 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.252     ; 5.108      ;
; 1.588 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 5.111      ;
; 1.588 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 5.111      ;
; 1.588 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 5.111      ;
; 1.588 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 5.111      ;
; 1.588 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 5.111      ;
; 1.619 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.244     ; 5.085      ;
; 1.619 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.244     ; 5.085      ;
; 1.619 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.244     ; 5.085      ;
; 1.619 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.244     ; 5.085      ;
; 1.753 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.255     ; 4.940      ;
; 1.753 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.255     ; 4.940      ;
; 1.753 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.255     ; 4.940      ;
; 1.758 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[7] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.260     ; 4.930      ;
; 1.772 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.251     ; 4.925      ;
; 1.772 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.251     ; 4.925      ;
; 1.772 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.251     ; 4.925      ;
; 3.041 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.816      ;
; 3.114 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.724      ;
; 3.114 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.724      ;
; 3.114 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.724      ;
; 3.114 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.724      ;
; 3.117 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.735      ;
; 3.134 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 6.716      ;
; 3.163 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.694      ;
; 3.164 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.693      ;
; 3.174 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.683      ;
; 3.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.669      ;
; 3.224 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.628      ;
; 3.224 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.628      ;
; 3.224 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.628      ;
; 3.224 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.628      ;
; 3.233 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.624      ;
; 3.236 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.602      ;
; 3.236 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.602      ;
; 3.236 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.602      ;
; 3.236 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.602      ;
; 3.237 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.601      ;
; 3.237 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.601      ;
; 3.237 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.601      ;
; 3.237 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.601      ;
; 3.239 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.613      ;
; 3.240 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.612      ;
; 3.244 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.613      ;
; 3.244 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.613      ;
; 3.247 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.591      ;
; 3.247 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.591      ;
; 3.247 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.591      ;
; 3.247 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.591      ;
; 3.250 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.602      ;
; 3.256 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 6.594      ;
; 3.257 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 6.593      ;
; 3.261 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.577      ;
; 3.261 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.577      ;
; 3.261 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.577      ;
; 3.261 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.577      ;
; 3.264 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.593      ;
; 3.264 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.588      ;
; 3.267 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 6.591      ;
; 3.267 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 6.583      ;
; 3.268 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.649      ;
; 3.278 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.138     ; 6.582      ;
; 3.281 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 6.569      ;
; 3.296 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.561      ;
; 3.311 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.587      ;
; 3.311 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.587      ;
; 3.311 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.587      ;
; 3.311 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.587      ;
; 3.316 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.541      ;
; 3.321 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.138     ; 6.539      ;
; 3.337 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.501      ;
; 3.337 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.501      ;
; 3.337 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.501      ;
; 3.337 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 6.501      ;
; 3.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 6.499      ;
; 3.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 6.499      ;
; 3.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 6.499      ;
; 3.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 6.499      ;
; 3.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.512      ;
; 3.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 6.510      ;
; 3.346 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.506      ;
; 3.346 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.506      ;
; 3.346 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.506      ;
; 3.346 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.506      ;
; 3.347 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.505      ;
; 3.347 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.505      ;
; 3.347 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.505      ;
; 3.347 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.505      ;
; 3.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.502      ;
; 3.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.501      ;
; 3.357 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 6.493      ;
; 3.357 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.495      ;
; 3.357 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.495      ;
; 3.357 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 6.495      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 3.087  ; VGA_Controller:u1|oVGA_G[2]           ; Grayscale:u9|green_r[2]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.507      ;
; 3.179  ; VGA_Controller:u1|oVGA_G[4]           ; Grayscale:u9|green_r[4]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.178      ; 1.417      ;
; 3.217  ; VGA_Controller:u1|oVGA_G[7]           ; Grayscale:u9|green_r[7]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.377      ;
; 3.229  ; VGA_Controller:u1|oVGA_R[3]           ; Grayscale:u9|red_r[3]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.365      ;
; 3.247  ; VGA_Controller:u1|oVGA_G[8]           ; Grayscale:u9|green_r[8]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.347      ;
; 3.259  ; VGA_Controller:u1|oVGA_G[3]           ; Grayscale:u9|green_r[3]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.335      ;
; 3.260  ; VGA_Controller:u1|oVGA_R[9]           ; Grayscale:u9|red_r[9]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.334      ;
; 3.261  ; VGA_Controller:u1|oVGA_B[6]           ; Grayscale:u9|blue_r[6]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.333      ;
; 3.267  ; VGA_Controller:u1|oVGA_R[5]           ; Grayscale:u9|red_r[5]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.327      ;
; 3.270  ; VGA_Controller:u1|oVGA_B[4]           ; Grayscale:u9|blue_r[4]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.174      ; 1.322      ;
; 3.288  ; VGA_Controller:u1|oVGA_B[2]           ; Grayscale:u9|blue_r[2]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.306      ;
; 3.295  ; VGA_Controller:u1|oVGA_G[5]           ; Grayscale:u9|green_r[5]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.299      ;
; 3.296  ; VGA_Controller:u1|oVGA_G[9]           ; Grayscale:u9|green_r[9]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.298      ;
; 3.298  ; VGA_Controller:u1|oVGA_R[7]           ; Grayscale:u9|red_r[7]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.296      ;
; 3.299  ; VGA_Controller:u1|oVGA_B[8]           ; Grayscale:u9|blue_r[8]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.295      ;
; 3.300  ; VGA_Controller:u1|oVGA_B[5]           ; Grayscale:u9|blue_r[5]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.294      ;
; 3.301  ; VGA_Controller:u1|oVGA_R[4]           ; Grayscale:u9|red_r[4]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.293      ;
; 3.301  ; VGA_Controller:u1|oVGA_G[6]           ; Grayscale:u9|green_r[6]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.293      ;
; 3.302  ; VGA_Controller:u1|oVGA_B[7]           ; Grayscale:u9|blue_r[7]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.292      ;
; 3.303  ; VGA_Controller:u1|oVGA_B[3]           ; Grayscale:u9|blue_r[3]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.291      ;
; 3.306  ; VGA_Controller:u1|oVGA_R[8]           ; Grayscale:u9|red_r[8]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.288      ;
; 3.307  ; VGA_Controller:u1|oVGA_R[6]           ; Grayscale:u9|red_r[6]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.287      ;
; 3.307  ; VGA_Controller:u1|oVGA_B[9]           ; Grayscale:u9|blue_r[9]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.287      ;
; 3.308  ; VGA_Controller:u1|oVGA_R[2]           ; Grayscale:u9|red_r[2]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 2.176      ; 1.286      ;
; 13.502 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 6.416      ;
; 13.534 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 6.384      ;
; 13.690 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 6.228      ;
; 13.747 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 6.171      ;
; 13.763 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 6.155      ;
; 13.764 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 6.154      ;
; 13.766 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 6.152      ;
; 13.782 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 6.136      ;
; 13.838 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 6.081      ;
; 13.857 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 6.062      ;
; 13.876 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 6.042      ;
; 13.889 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 6.029      ;
; 13.908 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 6.010      ;
; 13.939 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.979      ;
; 13.949 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.969      ;
; 13.958 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.960      ;
; 13.965 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.953      ;
; 14.008 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.910      ;
; 14.024 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.894      ;
; 14.040 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.879      ;
; 14.067 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.851      ;
; 14.083 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.835      ;
; 14.091 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.827      ;
; 14.099 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.820      ;
; 14.141 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.777      ;
; 14.150 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.768      ;
; 14.158 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.761      ;
; 14.158 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.761      ;
; 14.177 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.742      ;
; 14.200 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.718      ;
; 14.209 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.709      ;
; 14.236 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.681      ;
; 14.259 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.659      ;
; 14.264 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.654      ;
; 14.280 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.639      ;
; 14.280 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.639      ;
; 14.280 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.639      ;
; 14.280 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.639      ;
; 14.284 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.636      ;
; 14.284 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.636      ;
; 14.284 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.636      ;
; 14.284 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.636      ;
; 14.284 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.636      ;
; 14.284 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.636      ;
; 14.284 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.636      ;
; 14.290 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.629      ;
; 14.290 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.629      ;
; 14.290 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.629      ;
; 14.290 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.629      ;
; 14.292 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.626      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.626      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.626      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.626      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.626      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.626      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.626      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.626      ;
; 14.297 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.621      ;
; 14.311 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.607      ;
; 14.329 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.589      ;
; 14.360 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.559      ;
; 14.396 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.523      ;
; 14.396 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.523      ;
; 14.396 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.523      ;
; 14.396 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.523      ;
; 14.400 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.520      ;
; 14.400 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.520      ;
; 14.400 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.520      ;
; 14.400 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.520      ;
; 14.400 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.520      ;
; 14.400 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.520      ;
; 14.400 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.520      ;
; 14.419 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.500      ;
; 14.444 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.473      ;
; 14.460 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.457      ;
; 14.464 ; I2C_CCD_Config:u8|senosr_exposure[14] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.454      ;
+--------+---------------------------------------+---------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.343 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 0.999      ;
; 0.357 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.019      ;
; 0.362 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.018      ;
; 0.369 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.025      ;
; 0.370 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.032      ;
; 0.375 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.037      ;
; 0.377 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.033      ;
; 0.386 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.390 ; Sdram_Control:u7|mDATAOUT[26]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.052      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.409 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.416 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.072      ;
; 0.417 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.073      ;
; 0.421 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.077      ;
; 0.426 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.015      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; Sdram_Control:u7|SA[4]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                              ; Sdram_Control:u7|SA[6]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|mADDR[12]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; Sdram_Control:u7|SA[2]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|mADDR[10]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[0]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|command:u_command|RAS_N                                                                                                                                              ; Sdram_Control:u7|RAS_N                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                              ; Sdram_Control:u7|SA[7]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.019      ;
; 0.431 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ; Sdram_Control:u7|CKE                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|mADDR[20]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|mADDR[19]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                              ; Sdram_Control:u7|SA[8]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                              ; Sdram_Control:u7|SA[3]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; Sdram_Control:u7|SA[1]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|command:u_command|WE_N                                                                                                                                               ; Sdram_Control:u7|WE_N                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.695      ;
; 0.432 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u7|BA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                             ; Sdram_Control:u7|SA[11]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Sdram_Control:u7|mADDR[17]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|mADDR[16]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.403 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.695      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.696      ;
; 0.419 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.686      ;
; 0.422 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.687      ;
; 0.439 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.704      ;
; 0.457 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.722      ;
; 0.460 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.725      ;
; 0.461 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.365      ; 1.048      ;
; 0.463 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.365      ; 1.050      ;
; 0.485 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.364      ; 1.071      ;
; 0.499 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.364      ; 1.085      ;
; 0.542 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.809      ;
; 0.546 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.811      ;
; 0.566 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.831      ;
; 0.568 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.833      ;
; 0.574 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.840      ;
; 0.581 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.866      ;
; 0.581 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.866      ;
; 0.582 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.867      ;
; 0.583 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.866      ;
; 0.584 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.866      ;
; 0.584 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.868      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.869      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.868      ;
; 0.605 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.871      ;
; 0.622 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.887      ;
; 0.636 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.903      ;
; 0.638 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.903      ;
; 0.643 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.365      ; 1.230      ;
; 0.646 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.912      ;
; 0.648 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.914      ;
; 0.651 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.935      ;
; 0.652 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.917      ;
; 0.653 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.937      ;
; 0.653 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.919      ;
; 0.653 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.919      ;
; 0.656 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.923      ;
; 0.659 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.925      ;
; 0.661 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.929      ;
; 0.664 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.930      ;
; 0.664 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.930      ;
; 0.665 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.931      ;
; 0.665 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.931      ;
; 0.666 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.932      ;
; 0.667 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.932      ;
; 0.670 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.954      ;
; 0.671 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.955      ;
; 0.676 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.941      ;
; 0.678 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.364      ; 1.264      ;
; 0.678 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.962      ;
; 0.679 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.963      ;
; 0.679 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.945      ;
; 0.683 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.949      ;
; 0.686 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.970      ;
; 0.698 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.982      ;
; 0.699 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.964      ;
; 0.700 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.965      ;
; 0.710 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.364      ; 1.296      ;
; 0.712 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.501      ; 1.399      ;
; 0.749 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.511      ; 1.446      ;
; 0.764 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.501      ; 1.451      ;
; 0.764 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.502      ; 1.452      ;
; 0.767 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 1.032      ;
; 0.772 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 1.036      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                                                             ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Grayscale:u9|read_request_r              ; Grayscale:u9|read_request_r              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Grayscale:u9|state_r.S_WAIT              ; Grayscale:u9|state_r.S_WAIT              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Grayscale:u9|state_r.S_IDLE              ; Grayscale:u9|state_r.S_IDLE              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Grayscale:u9|state_r.S_COLOR             ; Grayscale:u9|state_r.S_COLOR             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.427 ; Grayscale:u9|count_r[19]                 ; Grayscale:u9|count_r[19]                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.694      ;
; 0.430 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.696      ;
; 0.440 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.708      ;
; 0.523 ; VGA_Controller:u1|oVGA_G[6]              ; Grayscale:u9|green_r[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; -2.500       ; 2.790      ; 1.069      ;
; 0.524 ; VGA_Controller:u1|oVGA_R[4]              ; Grayscale:u9|red_r[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; -2.500       ; 2.790      ; 1.070      ;
; 0.524 ; VGA_Controller:u1|oVGA_B[9]              ; Grayscale:u9|blue_r[9]                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; -2.500       ; 2.790      ; 1.070      ;
; 0.525 ; VGA_Controller:u1|oVGA_R[6]              ; Grayscale:u9|red_r[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; -2.500       ; 2.790      ; 1.071      ;
; 0.525 ; VGA_Controller:u1|oVGA_B[8]              ; Grayscale:u9|blue_r[8]                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; -2.500       ; 2.790      ; 1.071      ;
; 0.526 ; VGA_Controller:u1|oVGA_R[2]              ; Grayscale:u9|red_r[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; -2.500       ; 2.790      ; 1.072      ;
; 0.528 ; VGA_Controller:u1|oVGA_R[8]              ; Grayscale:u9|red_r[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; -2.500       ; 2.790      ; 1.074      ;
; 0.529 ; VGA_Controller:u1|oVGA_B[7]              ; Grayscale:u9|blue_r[7]                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; -2.500       ; 2.790      ; 1.075      ;
; 0.530 ; VGA_Controller:u1|oVGA_B[5]              ; Grayscale:u9|blue_r[5]                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; -2.500       ; 2.790      ; 1.076      ;
; 0.530 ; VGA_Controller:u1|oVGA_B[3]              ; Grayscale:u9|blue_r[3]                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; -2.500       ; 2.790      ; 1.076      ;
; 0.532 ; VGA_Controller:u1|oVGA_R[7]              ; Grayscale:u9|red_r[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; -2.500       ; 2.790      ; 1.078      ;
; 0.534 ; VGA_Controller:u1|oVGA_G[9]              ; Grayscale:u9|green_r[9]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; -2.500       ; 2.790      ; 1.080      ;
; 0.543 ; VGA_Controller:u1|oVGA_G[5]              ; Grayscale:u9|green_r[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; -2.500       ; 2.790      ; 1.089      ;
; 0.548 ; VGA_Controller:u1|oVGA_B[2]              ; Grayscale:u9|blue_r[2]                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; -2.500       ; 2.790      ; 1.094      ;
; 0.573 ; VGA_Controller:u1|oVGA_R[5]              ; Grayscale:u9|red_r[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; -2.500       ; 2.790      ; 1.119      ;
; 0.585 ; VGA_Controller:u1|oVGA_B[6]              ; Grayscale:u9|blue_r[6]                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; -2.500       ; 2.790      ; 1.131      ;
; 0.589 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.855      ;
; 0.603 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.869      ;
; 0.634 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.901      ;
; 0.639 ; Grayscale:u9|count_r[7]                  ; Grayscale:u9|count_r[7]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.906      ;
; 0.639 ; Grayscale:u9|count_r[9]                  ; Grayscale:u9|count_r[9]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.906      ;
; 0.640 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; Grayscale:u9|count_r[5]                  ; Grayscale:u9|count_r[5]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.907      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Grayscale:u9|count_r[3]                  ; Grayscale:u9|count_r[3]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; Grayscale:u9|count_r[1]                  ; Grayscale:u9|count_r[1]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; Grayscale:u9|count_r[8]                  ; Grayscale:u9|count_r[8]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; Grayscale:u9|count_r[16]                 ; Grayscale:u9|count_r[16]                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; Grayscale:u9|count_r[6]                  ; Grayscale:u9|count_r[6]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; Grayscale:u9|count_r[17]                 ; Grayscale:u9|count_r[17]                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; Grayscale:u9|count_r[2]                  ; Grayscale:u9|count_r[2]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; Grayscale:u9|count_r[4]                  ; Grayscale:u9|count_r[4]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.914      ;
; 0.648 ; Grayscale:u9|count_r[18]                 ; Grayscale:u9|count_r[18]                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.915      ;
; 0.649 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.915      ;
; 0.655 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Grayscale:u9|count_r[13]                 ; Grayscale:u9|count_r[13]                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Grayscale:u9|count_r[15]                 ; Grayscale:u9|count_r[15]                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Grayscale:u9|count_r[11]                 ; Grayscale:u9|count_r[11]                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Grayscale:u9|state_r.S_WAIT              ; Grayscale:u9|read_request_r              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                              ;
+--------+-----------------------------+-------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                       ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -3.398 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|mVGA_H_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.612      ;
; -3.398 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_BLANK  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.612      ;
; -3.398 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_H_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.612      ;
; -3.325 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.539      ;
; -3.325 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.539      ;
; -3.325 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.539      ;
; -3.325 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.539      ;
; -3.325 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.539      ;
; -3.325 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.539      ;
; -3.325 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.539      ;
; -3.325 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.539      ;
; -3.325 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.539      ;
; -3.325 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[10]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.539      ;
; -3.325 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[11]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.539      ;
; -3.325 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[12]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.539      ;
; -3.325 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.539      ;
; -3.298 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.801     ; 2.945      ;
; -3.298 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.801     ; 2.945      ;
; -3.298 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.801     ; 2.945      ;
; -3.298 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.801     ; 2.945      ;
; -3.298 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.801     ; 2.945      ;
; -3.298 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.801     ; 2.945      ;
; -3.298 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.801     ; 2.945      ;
; -3.294 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|mVGA_H_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.507      ;
; -3.294 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_BLANK  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.507      ;
; -3.294 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_H_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.507      ;
; -3.245 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.802     ; 2.891      ;
; -3.245 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.802     ; 2.891      ;
; -3.245 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.802     ; 2.891      ;
; -3.245 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.802     ; 2.891      ;
; -3.245 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.802     ; 2.891      ;
; -3.245 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.802     ; 2.891      ;
; -3.245 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.802     ; 2.891      ;
; -3.225 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.438      ;
; -3.225 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.438      ;
; -3.225 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.438      ;
; -3.225 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.438      ;
; -3.225 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.438      ;
; -3.225 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.438      ;
; -3.225 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.438      ;
; -3.225 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.438      ;
; -3.225 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.438      ;
; -3.225 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[10]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.438      ;
; -3.225 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[11]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.438      ;
; -3.225 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[12]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.438      ;
; -3.225 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.438      ;
; -3.167 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.798     ; 2.817      ;
; -3.167 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.798     ; 2.817      ;
; -3.088 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.799     ; 2.737      ;
; -3.088 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_B[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.799     ; 2.737      ;
; -3.064 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.278      ;
; -3.064 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.278      ;
; -3.064 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.278      ;
; -3.064 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.278      ;
; -3.064 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.278      ;
; -3.064 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.278      ;
; -3.064 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.278      ;
; -3.064 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.278      ;
; -3.064 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.278      ;
; -3.064 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.278      ;
; -3.064 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[11]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.278      ;
; -3.064 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[12]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.278      ;
; -3.064 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[10]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.278      ;
; -3.064 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|mVGA_V_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.278      ;
; -3.064 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_V_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.234     ; 2.278      ;
; -3.059 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.800     ; 2.707      ;
; -3.059 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.800     ; 2.707      ;
; -3.059 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.800     ; 2.707      ;
; -3.059 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.800     ; 2.707      ;
; -3.059 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.800     ; 2.707      ;
; -3.059 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.800     ; 2.707      ;
; -3.059 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.800     ; 2.707      ;
; -2.981 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_B[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.801     ; 2.628      ;
; -2.981 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_G[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.801     ; 2.628      ;
; -2.981 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_B[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.801     ; 2.628      ;
; -2.981 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_G[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.801     ; 2.628      ;
; -2.981 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_G[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.801     ; 2.628      ;
; -2.981 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_B[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.801     ; 2.628      ;
; -2.981 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_G[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.801     ; 2.628      ;
; -2.977 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oRequest    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.813     ; 2.612      ;
; -2.954 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.167      ;
; -2.954 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.167      ;
; -2.954 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.167      ;
; -2.954 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.167      ;
; -2.954 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.167      ;
; -2.954 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.167      ;
; -2.954 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.167      ;
; -2.954 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.167      ;
; -2.954 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.167      ;
; -2.954 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.167      ;
; -2.954 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[11]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.167      ;
; -2.954 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[12]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.167      ;
; -2.954 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[10]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.167      ;
; -2.954 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|mVGA_V_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.167      ;
; -2.954 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_V_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.235     ; 2.167      ;
; -2.895 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.797     ; 2.546      ;
; -2.895 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.797     ; 2.546      ;
; -2.895 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.797     ; 2.546      ;
; -2.895 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.797     ; 2.546      ;
; -2.895 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.797     ; 2.546      ;
+--------+-----------------------------+-------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.927     ; 3.959      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.960      ;
; 3.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 3.968      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.917     ; 3.971      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 3.506      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 3.506      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 3.506      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 3.506      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 3.506      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 3.506      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 3.506      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 3.506      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 3.506      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 3.506      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 3.506      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 3.506      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 3.506      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 3.506      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 3.506      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.505      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.505      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.505      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.505      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.505      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.505      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.505      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.505      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 3.507      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.505      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.505      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.505      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.505      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.505      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.505      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 3.507      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 3.507      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 3.507      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 3.507      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                         ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.237 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.636      ;
; 13.237 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.636      ;
; 13.237 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.636      ;
; 13.237 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.636      ;
; 13.237 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.636      ;
; 13.237 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.636      ;
; 13.237 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.636      ;
; 13.237 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.636      ;
; 13.237 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.636      ;
; 13.237 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.636      ;
; 13.237 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.636      ;
; 13.237 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.636      ;
; 13.237 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.636      ;
; 13.237 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.636      ;
; 13.237 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.636      ;
; 13.237 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.636      ;
; 14.134 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.777      ; 6.641      ;
; 14.497 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.425      ;
; 14.497 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.425      ;
; 14.497 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.425      ;
; 14.497 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.425      ;
; 14.497 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.425      ;
; 14.497 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.425      ;
; 14.497 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.425      ;
; 14.497 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.425      ;
; 14.497 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.425      ;
; 14.497 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.425      ;
; 14.497 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.425      ;
; 14.497 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.425      ;
; 14.497 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.425      ;
; 14.497 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.425      ;
; 14.497 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.425      ;
; 14.497 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.425      ;
; 14.507 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.415      ;
; 14.507 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.415      ;
; 14.507 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.415      ;
; 14.507 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.415      ;
; 14.507 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.415      ;
; 14.507 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.415      ;
; 14.507 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.415      ;
; 14.507 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.415      ;
; 14.507 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.415      ;
; 14.507 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.415      ;
; 14.507 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.415      ;
; 14.507 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.415      ;
; 14.507 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.415      ;
; 14.507 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.415      ;
; 14.507 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.415      ;
; 14.507 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.415      ;
; 14.613 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.309      ;
; 14.613 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.309      ;
; 14.613 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.309      ;
; 14.613 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.309      ;
; 14.613 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.309      ;
; 14.613 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.309      ;
; 14.613 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.309      ;
; 14.613 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.309      ;
; 14.613 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.309      ;
; 14.613 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.309      ;
; 14.613 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.309      ;
; 14.613 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.309      ;
; 14.613 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.309      ;
; 14.613 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.309      ;
; 14.613 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.309      ;
; 14.613 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.309      ;
; 14.775 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.147      ;
; 14.775 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.147      ;
; 14.775 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.147      ;
; 14.775 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.147      ;
; 14.775 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.147      ;
; 14.775 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.147      ;
; 14.775 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.147      ;
; 14.775 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.147      ;
; 14.775 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.147      ;
; 14.775 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.147      ;
; 14.775 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.147      ;
; 14.775 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.147      ;
; 14.775 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.147      ;
; 14.775 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.147      ;
; 14.775 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.147      ;
; 14.775 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.147      ;
; 14.810 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.111      ;
; 14.810 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.111      ;
; 14.810 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.111      ;
; 14.810 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.111      ;
; 14.810 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.111      ;
; 14.810 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.111      ;
; 14.810 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.111      ;
; 14.810 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.111      ;
; 14.810 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.111      ;
; 14.810 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.111      ;
; 14.810 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.111      ;
; 14.810 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.111      ;
; 14.810 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.111      ;
; 14.810 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.111      ;
; 14.810 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.111      ;
; 14.810 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.111      ;
; 14.972 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.949      ;
; 14.972 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.949      ;
; 14.972 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.949      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                  ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.810 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.061      ; 2.057      ;
; 0.851 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.061      ; 2.098      ;
; 1.628 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.062      ; 2.876      ;
; 1.782 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.052      ;
; 1.782 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.052      ;
; 1.782 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.052      ;
; 1.782 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.052      ;
; 1.782 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.052      ;
; 1.782 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.052      ;
; 1.782 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.052      ;
; 1.782 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.052      ;
; 1.782 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.052      ;
; 1.782 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.052      ;
; 1.782 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.052      ;
; 1.782 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.052      ;
; 1.782 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.052      ;
; 1.782 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.052      ;
; 1.782 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.052      ;
; 1.782 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.052      ;
; 1.823 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.093      ;
; 1.823 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.093      ;
; 1.823 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.093      ;
; 1.823 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.093      ;
; 1.823 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.093      ;
; 1.823 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.093      ;
; 1.823 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.093      ;
; 1.823 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.093      ;
; 1.823 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.093      ;
; 1.823 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.093      ;
; 1.823 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.093      ;
; 1.823 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.093      ;
; 1.823 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.093      ;
; 1.823 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.093      ;
; 1.823 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.093      ;
; 1.823 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.093      ;
; 2.057 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.062      ; 3.305      ;
; 2.190 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.062      ; 3.438      ;
; 2.224 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.062      ; 3.472      ;
; 2.314 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.062      ; 3.562      ;
; 2.346 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.062      ; 3.594      ;
; 2.399 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.062      ; 3.647      ;
; 2.402 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.062      ; 3.650      ;
; 2.511 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.062      ; 3.759      ;
; 2.600 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.871      ;
; 2.600 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.871      ;
; 2.600 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.871      ;
; 2.600 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.871      ;
; 2.600 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.871      ;
; 2.600 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.871      ;
; 2.600 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.871      ;
; 2.600 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.871      ;
; 2.600 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.871      ;
; 2.600 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.871      ;
; 2.600 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.871      ;
; 2.600 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.871      ;
; 2.600 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.871      ;
; 2.600 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.871      ;
; 2.600 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.871      ;
; 2.600 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 2.871      ;
; 2.810 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.061      ; 4.057      ;
; 2.933 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.061      ; 4.180      ;
; 2.935 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.061      ; 4.182      ;
; 3.019 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.061      ; 4.266      ;
; 3.023 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.061      ; 4.270      ;
; 3.023 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.061      ; 4.270      ;
; 3.029 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.300      ;
; 3.029 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.300      ;
; 3.029 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.300      ;
; 3.029 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.300      ;
; 3.029 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.300      ;
; 3.029 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.300      ;
; 3.029 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.300      ;
; 3.029 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.300      ;
; 3.029 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.300      ;
; 3.029 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.300      ;
; 3.029 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.300      ;
; 3.029 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.300      ;
; 3.029 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.300      ;
; 3.029 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.300      ;
; 3.029 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.300      ;
; 3.029 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.300      ;
; 3.059 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.061      ; 4.306      ;
; 3.145 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.061      ; 4.392      ;
; 3.146 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.061      ; 4.393      ;
; 3.148 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 1.061      ; 4.395      ;
; 3.162 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.433      ;
; 3.162 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.433      ;
; 3.162 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.433      ;
; 3.162 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.433      ;
; 3.162 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.433      ;
; 3.162 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.433      ;
; 3.162 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.433      ;
; 3.162 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.433      ;
; 3.162 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.433      ;
; 3.162 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.433      ;
; 3.162 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.433      ;
; 3.162 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.433      ;
; 3.162 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.433      ;
; 3.162 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.433      ;
; 3.162 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.433      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.291      ;
; 5.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.291      ;
; 5.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.291      ;
; 5.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.291      ;
; 5.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.291      ;
; 5.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.291      ;
; 5.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.291      ;
; 5.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.291      ;
; 5.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.291      ;
; 5.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.291      ;
; 5.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.291      ;
; 5.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.291      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.292      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.292      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.292      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.292      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.292      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.292      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.292      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.292      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.168     ; 3.292      ;
; 5.182 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.214     ; 3.254      ;
; 5.182 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.214     ; 3.254      ;
; 5.182 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.214     ; 3.254      ;
; 5.182 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.214     ; 3.254      ;
; 5.182 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.214     ; 3.254      ;
; 5.182 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.214     ; 3.254      ;
; 5.182 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.214     ; 3.254      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.180     ; 3.289      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.180     ; 3.289      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.180     ; 3.289      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.180     ; 3.289      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.180     ; 3.289      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.180     ; 3.289      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.180     ; 3.289      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.215     ; 3.254      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.215     ; 3.254      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.215     ; 3.254      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.215     ; 3.254      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.221     ; 3.248      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.221     ; 3.248      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.221     ; 3.248      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.221     ; 3.248      ;
; 5.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.229     ; 3.243      ;
; 5.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.229     ; 3.243      ;
; 5.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.229     ; 3.243      ;
; 5.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.229     ; 3.243      ;
; 5.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.229     ; 3.243      ;
; 5.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.167     ; 3.308      ;
; 5.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.167     ; 3.308      ;
; 5.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.309      ;
; 5.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.167     ; 3.308      ;
; 5.207 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.202     ; 3.291      ;
; 5.208 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.202     ; 3.292      ;
; 5.208 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.202     ; 3.292      ;
; 5.208 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.202     ; 3.292      ;
; 5.208 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.202     ; 3.292      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.597     ; 3.303      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.597     ; 3.303      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.597     ; 3.303      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.597     ; 3.303      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.652     ; 3.250      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.652     ; 3.250      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.651     ; 3.251      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.651     ; 3.251      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.651     ; 3.251      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.652     ; 3.250      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.651     ; 3.251      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.651     ; 3.251      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.651     ; 3.251      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.651     ; 3.251      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.652     ; 3.250      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.651     ; 3.251      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.652     ; 3.250      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.652     ; 3.250      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.652     ; 3.250      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.652     ; 3.250      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.651     ; 3.251      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.652     ; 3.250      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.652     ; 3.250      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.652     ; 3.250      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.652     ; 3.250      ;
; 5.708 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.334     ; 3.660      ;
; 5.708 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.334     ; 3.660      ;
; 5.708 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.334     ; 3.660      ;
; 5.708 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.334     ; 3.660      ;
; 5.708 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.334     ; 3.660      ;
; 5.708 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.334     ; 3.660      ;
; 5.708 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.334     ; 3.660      ;
; 5.708 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.334     ; 3.660      ;
; 5.708 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.334     ; 3.660      ;
; 5.708 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.334     ; 3.660      ;
; 5.708 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.334     ; 3.660      ;
; 5.708 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.330     ; 3.700      ;
; 5.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.366     ; 3.665      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.370     ; 3.626      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.370     ; 3.626      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.370     ; 3.626      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.370     ; 3.626      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.370     ; 3.626      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.184     ; 3.285      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.184     ; 3.285      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.184     ; 3.285      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.184     ; 3.285      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.184     ; 3.285      ;
; 5.210 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.181     ; 3.315      ;
; 5.216 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.243      ;
; 5.216 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.243      ;
; 5.216 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.243      ;
; 5.218 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.233     ; 3.271      ;
; 5.218 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.233     ; 3.271      ;
; 5.218 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.233     ; 3.271      ;
; 5.218 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.233     ; 3.271      ;
; 5.218 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.233     ; 3.271      ;
; 5.218 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.233     ; 3.271      ;
; 5.218 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.233     ; 3.271      ;
; 5.239 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.210     ; 3.315      ;
; 5.239 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.210     ; 3.315      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.651     ; 3.248      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.651     ; 3.248      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.651     ; 3.248      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.651     ; 3.248      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.651     ; 3.248      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.651     ; 3.248      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.651     ; 3.248      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.651     ; 3.248      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.651     ; 3.248      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.651     ; 3.248      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.651     ; 3.248      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.628     ; 3.271      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.628     ; 3.271      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.628     ; 3.271      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.645     ; 3.254      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.645     ; 3.254      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.645     ; 3.254      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.645     ; 3.254      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 3.254      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 3.254      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 3.254      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 3.254      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 3.254      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.286      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.286      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.286      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.286      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.286      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.286      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.288      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.286      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.289      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.286      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.288      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.289      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.286      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.289      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.289      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.286      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.289      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.289      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.286      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.289      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.285      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.286      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.285      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.285      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.285      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.285      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.286      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.285      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.286      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.285      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.285      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.286      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.285      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.286      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.288      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.288      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.288      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.288      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.288      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.288      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.288      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.288      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.288      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.288      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.288      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.288      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.289      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.288      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.288      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.288      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 3.254      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 3.254      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 3.254      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.652     ; 3.248      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.652     ; 3.248      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.658     ; 3.245      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.658     ; 3.245      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.653     ; 3.250      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.658     ; 3.245      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.686 ; 4.906        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ;
; 4.686 ; 4.906        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ;
; 4.686 ; 4.906        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ;
; 4.686 ; 4.906        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ;
; 4.686 ; 4.906        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ;
; 4.686 ; 4.906        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ;
; 4.686 ; 4.906        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                 ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[29]                                                                                                                                                        ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[6]                                                                                                                                                         ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[21]                                                                                                                                                        ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[26]                                                                                                                                                        ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[10]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[11]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[12]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[13]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[14]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[15]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[16]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[17]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[18]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[19]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[20]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[21]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[22]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[7]                                                                                                                                                        ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[8]                                                                                                                                                        ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[9]                                                                                                                                                        ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[1]                                                                                                                                                              ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[2]                                                                                                                                                              ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                     ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                     ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                     ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[7]                                                                                                                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[15]                                                                                                                                                           ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[16]                                                                                                                                                           ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[17]                                                                                                                                                           ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[7]                                                                                                                                                            ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[4]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[10]                                                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[11]                                                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[12]                                                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[13]                                                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[14]                                                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[15]                                                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[16]                                                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[17]                                                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[18]                                                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[19]                                                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[20]                                                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[21]                                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                      ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------+
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]     ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]    ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]     ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]     ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]    ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]     ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]     ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]     ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]     ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|blue_r[2]                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|blue_r[3]                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|blue_r[4]                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|blue_r[5]                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|blue_r[6]                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|blue_r[7]                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|blue_r[8]                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|blue_r[9]                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[0]                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[1]                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[2]                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[3]                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[4]                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[5]                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[6]                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[7]                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[8]                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[9]                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|green_r[2]                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|green_r[3]                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|green_r[4]                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|green_r[5]                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|green_r[6]                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|green_r[7]                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|green_r[8]                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|green_r[9]                  ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.188 ; 12.408       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 12.196 ; 12.416       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.196 ; 12.416       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.196 ; 12.416       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 12.196 ; 12.416       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 12.197 ; 12.417       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.197 ; 12.417       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.197 ; 12.417       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.197 ; 12.417       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.197 ; 12.417       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.242 ; 12.477       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 12.244 ; 12.479       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 12.245 ; 12.480       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 12.245 ; 12.480       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 12.245 ; 12.480       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 12.245 ; 12.480       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 12.245 ; 12.480       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 12.245 ; 12.480       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 12.245 ; 12.480       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 12.245 ; 12.480       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 12.245 ; 12.480       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 12.245 ; 12.480       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 12.245 ; 12.480       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 12.245 ; 12.480       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 12.245 ; 12.480       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 12.247 ; 12.482       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 12.247 ; 12.482       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 12.247 ; 12.482       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                 ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 3.698 ; 4.169 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 3.698 ; 4.169 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 4.234 ; 4.676 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 4.234 ; 4.676 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 6.195 ; 6.751 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.366 ; 5.839 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.577 ; 6.013 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.248 ; 5.687 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.155 ; 5.637 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.257 ; 5.727 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.982 ; 5.445 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.390 ; 5.885 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.098 ; 5.456 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.295 ; 5.778 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.408 ; 5.904 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.351 ; 5.747 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.167 ; 5.632 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.197 ; 5.563 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.548 ; 4.985 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.459 ; 4.866 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.452 ; 4.868 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.852 ; 4.271 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.681 ; 5.117 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.558 ; 4.989 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.308 ; 5.811 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.996 ; 5.461 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.195 ; 6.751 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.918 ; 5.379 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.855 ; 5.280 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.543 ; 6.026 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.779 ; 5.210 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 6.799 ; 7.467 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 6.799 ; 7.467 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.467 ; -1.910 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.467 ; -1.910 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.618 ; -2.043 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.618 ; -2.043 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -3.060 ; -3.457 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -4.529 ; -4.986 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -4.717 ; -5.129 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -4.401 ; -4.818 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -4.326 ; -4.792 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -4.412 ; -4.858 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -4.145 ; -4.584 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -4.551 ; -5.030 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -4.257 ; -4.594 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -4.448 ; -4.906 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -4.569 ; -5.048 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -4.501 ; -4.876 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -4.326 ; -4.766 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -4.368 ; -4.723 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -3.728 ; -4.142 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -3.643 ; -4.028 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -3.636 ; -4.029 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -3.060 ; -3.457 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.870 ; -4.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.737 ; -4.145 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -4.457 ; -4.934 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -4.173 ; -4.622 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -5.326 ; -5.864 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -4.083 ; -4.521 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -4.038 ; -4.449 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -4.688 ; -5.146 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -3.952 ; -4.359 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -5.247 ; -5.800 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -5.247 ; -5.800 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 15.294 ; 15.150 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 11.381 ; 11.201 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 7.228  ; 7.127  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.783  ; 4.706  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.445  ; 5.453  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 6.123  ; 6.073  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.887  ; 4.793  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 6.006  ; 6.019  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 6.461  ; 6.374  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 6.495  ; 6.550  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 7.228  ; 7.105  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.784  ; 5.836  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 7.164  ; 7.127  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 5.446  ; 5.448  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 6.483  ; 6.500  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 7.749  ; 7.591  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 7.749  ; 7.591  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 6.125  ; 5.979  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 6.166  ; 6.180  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 6.462  ; 6.498  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 6.191  ; 6.178  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 11.197 ; 11.180 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 11.197 ; 11.180 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 8.309  ; 8.321  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 8.423  ; 8.453  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 9.580  ; 9.503  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 9.616  ; 9.447  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 9.102  ; 8.986  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 9.299  ; 9.083  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.844  ; 7.711  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 8.626  ; 8.469  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 9.911  ; 9.757  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 9.865  ; 9.678  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 10.822 ; 10.720 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 9.691  ; 9.414  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 9.729  ; 9.504  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 8.722  ; 8.742  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 10.102 ; 10.002 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.234  ; 8.173  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 9.043  ; 8.982  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 10.855 ; 10.826 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 9.188  ; 9.251  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 8.341  ; 8.291  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 8.719  ; 8.658  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 10.231 ; 10.142 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 10.815 ; 10.617 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 9.003  ; 8.888  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 9.530  ; 9.465  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.827  ; 7.746  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 8.051  ; 8.055  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.733  ; 7.671  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.512  ; 7.519  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 9.037  ; 8.844  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 9.132  ; 9.058  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 6.761  ; 6.725  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 6.761  ; 6.725  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 6.508  ; 6.425  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 3.785  ; 3.724  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.595  ; 5.587  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 6.959  ; 6.841  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 6.170  ; 6.122  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.095 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.251 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 6.010  ; 5.898  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.836  ; 4.700  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.099  ; 4.956  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 6.010  ; 5.898  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.620  ; 4.505  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.572  ; 4.448  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.656  ; 4.546  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.479  ; 5.366  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.656  ; 4.546  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.630  ; 4.572  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 6.571  ; 6.436  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.822  ; 5.699  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.307  ; 5.235  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 6.249  ; 6.106  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.546  ; 5.396  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.776  ; 5.670  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 6.571  ; 6.436  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.968  ; 5.785  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.509  ; 5.402  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 4.849  ; 4.768  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 6.215  ; 6.076  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.113  ; 4.976  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.086  ; 4.951  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.191  ; 5.053  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.310  ; 5.165  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.250  ; 5.173  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.562  ; 4.454  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.215  ; 6.076  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.775  ; 5.613  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 4.147  ; 4.014  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 14.722 ; 14.580 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 10.969 ; 10.792 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 4.150  ; 4.072  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.150  ; 4.072  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.785  ; 4.789  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.430  ; 5.379  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.251  ; 4.157  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.324  ; 5.333  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.761  ; 5.673  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.787  ; 5.837  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 6.492  ; 6.370  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.111  ; 5.157  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 6.436  ; 6.397  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.780  ; 4.779  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.783  ; 5.795  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.438  ; 5.293  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 6.991  ; 6.835  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.438  ; 5.293  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.476  ; 5.487  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.762  ; 5.793  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.501  ; 5.485  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.871  ; 5.767  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 8.702  ; 8.704  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.480  ; 6.380  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.280  ; 6.207  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 7.084  ; 6.981  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 7.052  ; 6.858  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.597  ; 6.452  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 7.177  ; 6.970  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 5.952  ; 5.853  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 5.886  ; 5.777  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 7.095  ; 6.926  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 7.020  ; 6.824  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 8.020  ; 7.962  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.676  ; 6.478  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 7.291  ; 7.083  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.991  ; 7.004  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 7.649  ; 7.561  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 6.284  ; 6.255  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.105  ; 7.053  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 8.732  ; 8.700  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.736  ; 6.697  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 5.914  ; 5.897  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 6.974  ; 6.913  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 8.238  ; 8.157  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.961  ; 7.749  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.872  ; 6.772  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.336  ; 7.292  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.794  ; 6.719  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 5.900  ; 5.804  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.941  ; 5.841  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 5.871  ; 5.767  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.835  ; 6.615  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.703  ; 6.579  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.192  ; 3.130  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 6.050  ; 6.011  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 5.805  ; 5.722  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 3.192  ; 3.130  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.924  ; 4.912  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 6.237  ; 6.121  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.481  ; 5.431  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.639 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.793 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.306  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.153  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.288  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.949  ; 3.826  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.202  ; 4.068  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.456  ; 4.314  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.329  ; 5.217  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 3.995  ; 3.881  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 3.949  ; 3.826  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.029  ; 3.919  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.818  ; 4.705  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.029  ; 3.919  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.004  ; 3.943  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.134  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.652  ; 4.580  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.147  ; 5.025  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.652  ; 4.580  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.557  ; 5.417  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.882  ; 4.734  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.105  ; 4.998  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.869  ; 5.735  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.287  ; 5.108  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.848  ; 4.741  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 4.214  ; 4.132  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.938  ; 3.830  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.466  ; 4.331  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.441  ; 4.307  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 4.543  ; 4.406  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.655  ; 4.512  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.598  ; 4.520  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 3.938  ; 3.830  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.524  ; 5.387  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.102  ; 4.942  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 3.541  ; 3.408  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.617  ;    ;    ; 9.152  ;
; SW[1]      ; LEDR[1]     ; 8.443  ;    ;    ; 8.975  ;
; SW[2]      ; LEDR[2]     ; 8.542  ;    ;    ; 9.005  ;
; SW[3]      ; LEDR[3]     ; 8.522  ;    ;    ; 8.985  ;
; SW[4]      ; LEDR[4]     ; 8.383  ;    ;    ; 8.892  ;
; SW[5]      ; LEDR[5]     ; 8.533  ;    ;    ; 9.090  ;
; SW[6]      ; LEDR[6]     ; 8.915  ;    ;    ; 9.466  ;
; SW[7]      ; LEDR[7]     ; 8.743  ;    ;    ; 9.266  ;
; SW[8]      ; LEDR[8]     ; 8.837  ;    ;    ; 9.400  ;
; SW[9]      ; LEDR[9]     ; 9.789  ;    ;    ; 10.420 ;
; SW[10]     ; LEDR[10]    ; 9.234  ;    ;    ; 9.830  ;
; SW[11]     ; LEDR[11]    ; 9.190  ;    ;    ; 9.761  ;
; SW[12]     ; LEDR[12]    ; 9.121  ;    ;    ; 9.647  ;
; SW[13]     ; LEDR[13]    ; 8.847  ;    ;    ; 9.427  ;
; SW[14]     ; LEDR[14]    ; 8.844  ;    ;    ; 9.423  ;
; SW[15]     ; LEDR[15]    ; 10.487 ;    ;    ; 11.138 ;
; SW[16]     ; LEDR[16]    ; 8.874  ;    ;    ; 9.465  ;
; SW[17]     ; LEDR[17]    ; 8.834  ;    ;    ; 9.407  ;
; UART_RXD   ; UART_TXD    ; 8.996  ;    ;    ; 9.009  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.323  ;    ;    ; 8.838  ;
; SW[1]      ; LEDR[1]     ; 8.153  ;    ;    ; 8.666  ;
; SW[2]      ; LEDR[2]     ; 8.248  ;    ;    ; 8.695  ;
; SW[3]      ; LEDR[3]     ; 8.229  ;    ;    ; 8.675  ;
; SW[4]      ; LEDR[4]     ; 8.095  ;    ;    ; 8.586  ;
; SW[5]      ; LEDR[5]     ; 8.240  ;    ;    ; 8.777  ;
; SW[6]      ; LEDR[6]     ; 8.607  ;    ;    ; 9.138  ;
; SW[7]      ; LEDR[7]     ; 8.441  ;    ;    ; 8.945  ;
; SW[8]      ; LEDR[8]     ; 8.530  ;    ;    ; 9.072  ;
; SW[9]      ; LEDR[9]     ; 9.499  ;    ;    ; 10.111 ;
; SW[10]     ; LEDR[10]    ; 8.911  ;    ;    ; 9.486  ;
; SW[11]     ; LEDR[11]    ; 8.869  ;    ;    ; 9.420  ;
; SW[12]     ; LEDR[12]    ; 8.804  ;    ;    ; 9.310  ;
; SW[13]     ; LEDR[13]    ; 8.540  ;    ;    ; 9.099  ;
; SW[14]     ; LEDR[14]    ; 8.537  ;    ;    ; 9.095  ;
; SW[15]     ; LEDR[15]    ; 10.167 ;    ;    ; 10.798 ;
; SW[16]     ; LEDR[16]    ; 8.565  ;    ;    ; 9.134  ;
; SW[17]     ; LEDR[17]    ; 8.527  ;    ;    ; 9.078  ;
; UART_RXD   ; UART_TXD    ; 8.757  ;    ;    ; 8.761  ;
+------------+-------------+--------+----+----+--------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.972 ; 4.827 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.014 ; 5.869 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.407 ; 6.262 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.436 ; 6.291 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.039 ; 5.894 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.436 ; 6.291 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.435 ; 6.290 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.435 ; 6.290 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 7.176 ; 7.031 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.068 ; 5.923 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.068 ; 5.923 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.455 ; 6.310 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.899 ; 5.754 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.455 ; 6.310 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.028 ; 5.883 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.502 ; 5.364 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.068 ; 5.923 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.200 ; 5.055 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.599 ; 5.454 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.460 ; 5.315 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.623 ; 5.478 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.623 ; 5.478 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.972 ; 4.827 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.200 ; 5.055 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.592 ; 5.447 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.068 ; 5.923 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 7.213 ; 7.068 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 7.213 ; 7.068 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 7.213 ; 7.068 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 7.176 ; 7.031 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.839 ; 6.694 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 7.176 ; 7.031 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.786 ; 6.641 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.340 ; 4.195 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.340 ; 5.195 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.718 ; 5.573 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.745 ; 5.600 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.364 ; 5.219 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.745 ; 5.600 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.744 ; 5.599 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.744 ; 5.599 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.455 ; 6.310 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.392 ; 5.247 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.392 ; 5.247 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.763 ; 5.618 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.230 ; 5.085 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.763 ; 5.618 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.353 ; 5.208 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.843 ; 4.705 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.392 ; 5.247 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.558 ; 4.413 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.942 ; 4.797 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.808 ; 4.663 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.965 ; 4.820 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.965 ; 4.820 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.340 ; 4.195 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.558 ; 4.413 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.935 ; 4.790 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.392 ; 5.247 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.491 ; 6.346 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.491 ; 6.346 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.491 ; 6.346 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.455 ; 6.310 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.132 ; 5.987 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.455 ; 6.310 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.081 ; 5.936 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.862     ; 5.007     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.994     ; 6.139     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.351     ; 6.496     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.383     ; 6.528     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.982     ; 6.127     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.383     ; 6.528     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.382     ; 6.527     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.382     ; 6.527     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 7.117     ; 7.262     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.016     ; 6.161     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.016     ; 6.161     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.406     ; 6.551     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.844     ; 5.989     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.406     ; 6.551     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.970     ; 6.115     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.457     ; 5.595     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.016     ; 6.161     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.112     ; 5.257     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.498     ; 5.643     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.364     ; 5.509     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.522     ; 5.667     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.522     ; 5.667     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.862     ; 5.007     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.112     ; 5.257     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.490     ; 5.635     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.016     ; 6.161     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 7.156     ; 7.301     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 7.156     ; 7.301     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 7.156     ; 7.301     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 7.117     ; 7.262     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.788     ; 6.933     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 7.117     ; 7.262     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.728     ; 6.873     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.228     ; 4.373     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.314     ; 5.459     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.657     ; 5.802     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.688     ; 5.833     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.303     ; 5.448     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.688     ; 5.833     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.687     ; 5.832     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.687     ; 5.832     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.393     ; 6.538     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.336     ; 5.481     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.336     ; 5.481     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.711     ; 5.856     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.170     ; 5.315     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.711     ; 5.856     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.292     ; 5.437     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.794     ; 4.932     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.336     ; 5.481     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.468     ; 4.613     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.838     ; 4.983     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.710     ; 4.855     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.862     ; 5.007     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.862     ; 5.007     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.228     ; 4.373     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.468     ; 4.613     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.831     ; 4.976     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.336     ; 5.481     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.430     ; 6.575     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.430     ; 6.575     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.430     ; 6.575     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.393     ; 6.538     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.077     ; 6.222     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.393     ; 6.538     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.019     ; 6.164     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.757 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 119.7 MHz  ; 119.7 MHz       ; u6|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 160.15 MHz ; 160.15 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 170.71 MHz ; 170.71 MHz      ; CLOCK2_50                                      ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -1.237 ; -66.484       ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.280  ; 0.000         ;
; CLOCK2_50                                      ; 2.973  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.338 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.339 ; 0.000         ;
; CLOCK2_50                                      ; 0.353 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.733 ; -231.934      ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 3.764  ; 0.000         ;
; CLOCK2_50                                      ; 13.894 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 0.706 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 4.535 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.545 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.681  ; 0.000         ;
; CLOCK2_50                                      ; 9.692  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.181 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.237 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.846     ; 3.340      ;
; -1.234 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.561     ; 3.554      ;
; -1.234 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.561     ; 3.554      ;
; -1.234 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.561     ; 3.554      ;
; -1.234 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.561     ; 3.554      ;
; -1.234 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.561     ; 3.554      ;
; -1.234 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.561     ; 3.554      ;
; -1.234 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.561     ; 3.554      ;
; -1.234 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.561     ; 3.554      ;
; -1.234 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.561     ; 3.554      ;
; -1.234 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.561     ; 3.554      ;
; -1.234 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.561     ; 3.554      ;
; -1.086 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.847     ; 3.188      ;
; -1.085 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.847     ; 3.187      ;
; -1.084 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.847     ; 3.186      ;
; -1.015 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.846     ; 3.118      ;
; -1.001 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.846     ; 3.104      ;
; -1.001 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.846     ; 3.104      ;
; -1.001 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.846     ; 3.104      ;
; -1.001 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.846     ; 3.104      ;
; -1.001 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.846     ; 3.104      ;
; -0.814 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.846     ; 2.917      ;
; -0.790 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.596     ; 3.075      ;
; -0.790 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.596     ; 3.075      ;
; -0.790 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.596     ; 3.075      ;
; -0.790 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.596     ; 3.075      ;
; -0.790 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.596     ; 3.075      ;
; -0.790 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.596     ; 3.075      ;
; -0.790 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.596     ; 3.075      ;
; -0.790 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.596     ; 3.075      ;
; -0.790 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.596     ; 3.075      ;
; -0.790 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.596     ; 3.075      ;
; -0.790 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.596     ; 3.075      ;
; -0.790 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.596     ; 3.075      ;
; -0.790 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.596     ; 3.075      ;
; -0.740 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.847     ; 2.842      ;
; -0.740 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.847     ; 2.842      ;
; -0.714 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.426     ; 3.237      ;
; -0.714 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.426     ; 3.237      ;
; -0.713 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.426     ; 3.236      ;
; -0.708 ; Grayscale:u9|red_r[7]       ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.444     ; 0.713      ;
; -0.708 ; Grayscale:u9|green_r[7]     ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.444     ; 0.713      ;
; -0.708 ; Grayscale:u9|green_r[4]     ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.444     ; 0.713      ;
; -0.707 ; Grayscale:u9|red_r[5]       ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.444     ; 0.712      ;
; -0.707 ; Grayscale:u9|blue_r[8]      ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.444     ; 0.712      ;
; -0.707 ; Grayscale:u9|green_r[5]     ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.445     ; 0.711      ;
; -0.707 ; Grayscale:u9|blue_r[5]      ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.445     ; 0.711      ;
; -0.707 ; Grayscale:u9|blue_r[4]      ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.445     ; 0.711      ;
; -0.707 ; Grayscale:u9|green_r[2]     ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.445     ; 0.711      ;
; -0.706 ; Grayscale:u9|red_r[6]       ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.444     ; 0.711      ;
; -0.706 ; Grayscale:u9|red_r[3]       ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.444     ; 0.711      ;
; -0.706 ; Grayscale:u9|green_r[9]     ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.444     ; 0.711      ;
; -0.706 ; Grayscale:u9|green_r[8]     ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.444     ; 0.711      ;
; -0.706 ; Grayscale:u9|blue_r[6]      ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.445     ; 0.710      ;
; -0.705 ; Grayscale:u9|red_r[9]       ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.444     ; 0.710      ;
; -0.705 ; Grayscale:u9|red_r[8]       ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.444     ; 0.710      ;
; -0.705 ; Grayscale:u9|red_r[4]       ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.444     ; 0.710      ;
; -0.705 ; Grayscale:u9|blue_r[9]      ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.444     ; 0.710      ;
; -0.705 ; Grayscale:u9|blue_r[7]      ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.444     ; 0.710      ;
; -0.705 ; Grayscale:u9|green_r[3]     ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.444     ; 0.710      ;
; -0.705 ; Grayscale:u9|blue_r[2]      ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.445     ; 0.709      ;
; -0.704 ; Grayscale:u9|red_r[2]       ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.444     ; 0.709      ;
; -0.704 ; Grayscale:u9|green_r[6]     ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.445     ; 0.708      ;
; -0.704 ; Grayscale:u9|blue_r[3]      ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.444     ; 0.709      ;
; -0.703 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.426     ; 3.226      ;
; -0.677 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.847     ; 2.779      ;
; -0.677 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.847     ; 2.779      ;
; -0.677 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.847     ; 2.779      ;
; -0.677 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.847     ; 2.779      ;
; -0.677 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.847     ; 2.779      ;
; -0.611 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.474     ; 3.086      ;
; -0.611 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.474     ; 3.086      ;
; -0.611 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.474     ; 3.086      ;
; -0.611 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.474     ; 3.086      ;
; -0.611 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.474     ; 3.086      ;
; -0.528 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.556     ; 2.952      ;
; -0.370 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.426     ; 2.893      ;
; -0.368 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.591     ; 2.757      ;
; -0.362 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.426     ; 2.885      ;
; -0.361 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.426     ; 2.884      ;
; -0.332 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.449     ; 2.832      ;
; -0.191 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.793     ; 2.347      ;
; -0.191 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.793     ; 2.347      ;
; -0.191 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.793     ; 2.347      ;
; -0.191 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.793     ; 2.347      ;
; -0.058 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.415     ; 2.592      ;
; -0.058 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.415     ; 2.592      ;
; -0.058 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.415     ; 2.592      ;
; -0.058 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.415     ; 2.592      ;
; -0.058 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.415     ; 2.592      ;
; -0.058 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.415     ; 2.592      ;
; -0.058 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.415     ; 2.592      ;
; -0.058 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.415     ; 2.592      ;
; -0.058 ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.415     ; 2.592      ;
; 0.502  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.413     ; 2.034      ;
; 1.104  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.413     ; 1.432      ;
; 8.323  ; VGA_Controller:u1|oRequest  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.467     ; 3.709      ;
; 8.474  ; VGA_Controller:u1|oRequest  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.468     ; 3.557      ;
; 8.475  ; VGA_Controller:u1|oRequest  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.468     ; 3.556      ;
; 8.476  ; VGA_Controller:u1|oRequest  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.468     ; 3.555      ;
+--------+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.280 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.863     ; 4.806      ;
; 2.280 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.863     ; 4.806      ;
; 2.280 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.863     ; 4.806      ;
; 2.280 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.863     ; 4.806      ;
; 2.373 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.849     ; 4.727      ;
; 2.373 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.849     ; 4.727      ;
; 2.373 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.849     ; 4.727      ;
; 2.373 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.849     ; 4.727      ;
; 2.373 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.849     ; 4.727      ;
; 2.392 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.844     ; 4.713      ;
; 2.392 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.844     ; 4.713      ;
; 2.392 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.844     ; 4.713      ;
; 2.392 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.844     ; 4.713      ;
; 2.465 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.853     ; 4.631      ;
; 2.465 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.853     ; 4.631      ;
; 2.465 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.853     ; 4.631      ;
; 2.542 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[7]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.861     ; 4.546      ;
; 2.584 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.851     ; 4.514      ;
; 2.584 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.851     ; 4.514      ;
; 2.584 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.851     ; 4.514      ;
; 2.628 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.855     ; 4.466      ;
; 2.628 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.855     ; 4.466      ;
; 2.628 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.855     ; 4.466      ;
; 3.756 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 6.111      ;
; 3.784 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.064      ;
; 3.784 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.064      ;
; 3.784 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.064      ;
; 3.784 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.064      ;
; 3.797 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 6.063      ;
; 3.803 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 6.059      ;
; 3.826 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 6.041      ;
; 3.851 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 6.018      ;
; 3.856 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 6.011      ;
; 3.866 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 6.001      ;
; 3.869 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[22]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 6.038      ;
; 3.869 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[20]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 6.038      ;
; 3.869 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 6.038      ;
; 3.869 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[18]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 6.038      ;
; 3.873 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 5.994      ;
; 3.877 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 5.985      ;
; 3.877 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 5.985      ;
; 3.877 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 5.985      ;
; 3.877 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 5.985      ;
; 3.882 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[7]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.044      ;
; 3.884 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.964      ;
; 3.884 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.964      ;
; 3.884 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.964      ;
; 3.884 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.964      ;
; 3.894 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[18]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.954      ;
; 3.894 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[22]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.954      ;
; 3.894 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.954      ;
; 3.894 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[20]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.954      ;
; 3.896 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 5.971      ;
; 3.896 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 5.971      ;
; 3.897 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 5.963      ;
; 3.901 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.947      ;
; 3.901 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.947      ;
; 3.901 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.947      ;
; 3.901 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.947      ;
; 3.903 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 5.959      ;
; 3.907 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[14]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 5.953      ;
; 3.913 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[8]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 5.949      ;
; 3.914 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 5.946      ;
; 3.918 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.930      ;
; 3.918 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.930      ;
; 3.918 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.930      ;
; 3.918 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.930      ;
; 3.920 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 5.942      ;
; 3.925 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 5.942      ;
; 3.926 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 5.941      ;
; 3.927 ; Sdram_Control:u7|rWR2_ADDR[9]                                                                                                                           ; Sdram_Control:u7|rWR2_ADDR[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.002      ;
; 3.930 ; Sdram_Control:u7|rWR2_ADDR[9]                                                                                                                           ; Sdram_Control:u7|rWR2_ADDR[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 5.999      ;
; 3.936 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[7]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 5.931      ;
; 3.939 ; Sdram_Control:u7|rWR2_ADDR[9]                                                                                                                           ; Sdram_Control:u7|rWR2_ADDR[18] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 5.990      ;
; 3.943 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 5.924      ;
; 3.947 ; Sdram_Control:u7|rWR2_ADDR[9]                                                                                                                           ; Sdram_Control:u7|rWR2_ADDR[20] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 5.982      ;
; 3.952 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 5.915      ;
; 3.959 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.131     ; 5.909      ;
; 3.961 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 5.908      ;
; 3.962 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[10]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.959      ;
; 3.962 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[9]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.959      ;
; 3.962 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[8]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.959      ;
; 3.962 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[13]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.959      ;
; 3.962 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[11]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.959      ;
; 3.969 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|WR_MASK[1]    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.889      ;
; 3.969 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|WR_MASK[0]    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.889      ;
; 3.969 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mWR           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.889      ;
; 3.969 ; Sdram_Control:u7|rWR2_ADDR[9]                                                                                                                           ; Sdram_Control:u7|rWR2_ADDR[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 5.960      ;
; 3.972 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 5.895      ;
; 3.976 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 5.884      ;
; 3.977 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 5.885      ;
; 3.977 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 5.885      ;
; 3.977 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 5.885      ;
; 3.977 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 5.885      ;
; 3.980 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.868      ;
; 3.980 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.868      ;
; 3.980 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.868      ;
; 3.980 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 5.868      ;
; 3.981 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[17]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.945      ;
; 3.981 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[16]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.945      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                        ;
+--------+---------------------------------------+---------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 2.973  ; VGA_Controller:u1|oVGA_G[2]           ; Grayscale:u9|green_r[2]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.900      ; 1.346      ;
; 2.997  ; VGA_Controller:u1|oVGA_G[4]           ; Grayscale:u9|green_r[4]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.903      ; 1.325      ;
; 3.080  ; VGA_Controller:u1|oVGA_G[7]           ; Grayscale:u9|green_r[7]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.900      ; 1.239      ;
; 3.082  ; VGA_Controller:u1|oVGA_R[3]           ; Grayscale:u9|red_r[3]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.901      ; 1.238      ;
; 3.105  ; VGA_Controller:u1|oVGA_G[3]           ; Grayscale:u9|green_r[3]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.900      ; 1.214      ;
; 3.111  ; VGA_Controller:u1|oVGA_G[8]           ; Grayscale:u9|green_r[8]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.900      ; 1.208      ;
; 3.111  ; VGA_Controller:u1|oVGA_B[4]           ; Grayscale:u9|blue_r[4]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.898      ; 1.206      ;
; 3.121  ; VGA_Controller:u1|oVGA_R[9]           ; Grayscale:u9|red_r[9]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.901      ; 1.199      ;
; 3.129  ; VGA_Controller:u1|oVGA_B[6]           ; Grayscale:u9|blue_r[6]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.900      ; 1.190      ;
; 3.138  ; VGA_Controller:u1|oVGA_R[5]           ; Grayscale:u9|red_r[5]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.901      ; 1.182      ;
; 3.152  ; VGA_Controller:u1|oVGA_B[2]           ; Grayscale:u9|blue_r[2]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.900      ; 1.167      ;
; 3.156  ; VGA_Controller:u1|oVGA_G[5]           ; Grayscale:u9|green_r[5]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.900      ; 1.163      ;
; 3.160  ; VGA_Controller:u1|oVGA_G[9]           ; Grayscale:u9|green_r[9]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.900      ; 1.159      ;
; 3.164  ; VGA_Controller:u1|oVGA_R[7]           ; Grayscale:u9|red_r[7]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.901      ; 1.156      ;
; 3.165  ; VGA_Controller:u1|oVGA_B[8]           ; Grayscale:u9|blue_r[8]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.900      ; 1.154      ;
; 3.165  ; VGA_Controller:u1|oVGA_B[5]           ; Grayscale:u9|blue_r[5]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.900      ; 1.154      ;
; 3.166  ; VGA_Controller:u1|oVGA_B[7]           ; Grayscale:u9|blue_r[7]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.900      ; 1.153      ;
; 3.167  ; VGA_Controller:u1|oVGA_R[4]           ; Grayscale:u9|red_r[4]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.901      ; 1.153      ;
; 3.167  ; VGA_Controller:u1|oVGA_G[6]           ; Grayscale:u9|green_r[6]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.900      ; 1.152      ;
; 3.167  ; VGA_Controller:u1|oVGA_B[3]           ; Grayscale:u9|blue_r[3]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.900      ; 1.152      ;
; 3.169  ; VGA_Controller:u1|oVGA_R[8]           ; Grayscale:u9|red_r[8]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.901      ; 1.151      ;
; 3.171  ; VGA_Controller:u1|oVGA_R[6]           ; Grayscale:u9|red_r[6]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.901      ; 1.149      ;
; 3.171  ; VGA_Controller:u1|oVGA_B[9]           ; Grayscale:u9|blue_r[9]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.900      ; 1.148      ;
; 3.173  ; VGA_Controller:u1|oVGA_R[2]           ; Grayscale:u9|red_r[2]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.901      ; 1.147      ;
; 14.142 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.785      ;
; 14.172 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.755      ;
; 14.288 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.639      ;
; 14.323 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.604      ;
; 14.339 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.588      ;
; 14.372 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.555      ;
; 14.372 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.555      ;
; 14.388 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.539      ;
; 14.392 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.536      ;
; 14.422 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.506      ;
; 14.464 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.463      ;
; 14.472 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.455      ;
; 14.488 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.439      ;
; 14.488 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.439      ;
; 14.504 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.423      ;
; 14.538 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.390      ;
; 14.540 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.387      ;
; 14.569 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.358      ;
; 14.589 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.338      ;
; 14.618 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.309      ;
; 14.618 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.309      ;
; 14.622 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.306      ;
; 14.667 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.260      ;
; 14.689 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.238      ;
; 14.699 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.229      ;
; 14.705 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.222      ;
; 14.715 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.213      ;
; 14.718 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.209      ;
; 14.729 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.199      ;
; 14.734 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.193      ;
; 14.767 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.160      ;
; 14.783 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.144      ;
; 14.807 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.119      ;
; 14.837 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.090      ;
; 14.842 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.085      ;
; 14.843 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.084      ;
; 14.859 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.069      ;
; 14.859 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.069      ;
; 14.859 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.069      ;
; 14.859 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.069      ;
; 14.863 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.064      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 5.065      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 5.065      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 5.065      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 5.065      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 5.065      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 5.065      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 5.065      ;
; 14.865 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.063      ;
; 14.865 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.063      ;
; 14.865 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.063      ;
; 14.865 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.063      ;
; 14.866 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 5.063      ;
; 14.866 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 5.063      ;
; 14.866 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 5.063      ;
; 14.866 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 5.063      ;
; 14.866 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 5.063      ;
; 14.866 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 5.063      ;
; 14.866 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 5.063      ;
; 14.872 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.055      ;
; 14.916 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.012      ;
; 14.945 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.983      ;
; 14.948 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.981      ;
; 14.948 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.981      ;
; 14.948 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.981      ;
; 14.948 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.981      ;
; 14.948 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.981      ;
; 14.948 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.981      ;
; 14.948 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.981      ;
; 14.949 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.979      ;
; 14.949 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.979      ;
; 14.949 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.979      ;
; 14.949 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.979      ;
; 14.975 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.951      ;
; 14.979 ; I2C_CCD_Config:u8|senosr_exposure[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.949      ;
; 14.988 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.939      ;
+--------+---------------------------------------+---------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.597      ;
; 0.354 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.378 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.622      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.639      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.624      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.640      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.640      ;
; 0.404 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.646      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.655      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.657      ;
; 0.464 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.321      ; 0.986      ;
; 0.467 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.321      ; 0.989      ;
; 0.487 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.320      ; 1.008      ;
; 0.491 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.735      ;
; 0.495 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.737      ;
; 0.499 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.320      ; 1.020      ;
; 0.513 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.755      ;
; 0.515 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.757      ;
; 0.526 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.769      ;
; 0.530 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.790      ;
; 0.531 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.791      ;
; 0.531 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.791      ;
; 0.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.791      ;
; 0.534 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.791      ;
; 0.534 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.792      ;
; 0.534 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.793      ;
; 0.537 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.794      ;
; 0.559 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.802      ;
; 0.568 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.810      ;
; 0.581 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.825      ;
; 0.583 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.825      ;
; 0.590 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.833      ;
; 0.592 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.835      ;
; 0.594 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.854      ;
; 0.595 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.837      ;
; 0.596 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.855      ;
; 0.598 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.840      ;
; 0.598 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.840      ;
; 0.599 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.844      ;
; 0.604 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.849      ;
; 0.609 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.851      ;
; 0.609 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.851      ;
; 0.610 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.852      ;
; 0.612 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.871      ;
; 0.616 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.321      ; 1.138      ;
; 0.616 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.875      ;
; 0.618 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.860      ;
; 0.621 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.863      ;
; 0.622 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.881      ;
; 0.623 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.882      ;
; 0.624 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.867      ;
; 0.626 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.458      ; 1.255      ;
; 0.628 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.887      ;
; 0.630 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.320      ; 1.151      ;
; 0.638 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.880      ;
; 0.639 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.881      ;
; 0.640 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.899      ;
; 0.668 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.458      ; 1.297      ;
; 0.670 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.459      ; 1.300      ;
; 0.676 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.320      ; 1.197      ;
; 0.685 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.459      ; 1.315      ;
; 0.697 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.468      ; 1.336      ;
; 0.716 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.957      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.339 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.351 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.939      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.947      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.365 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.959      ;
; 0.366 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.369 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.956      ;
; 0.375 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.969      ;
; 0.375 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.962      ;
; 0.384 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.971      ;
; 0.392 ; Sdram_Control:u7|mDATAOUT[26]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.985      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                              ; Sdram_Control:u7|SA[6]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; Sdram_Control:u7|SA[4]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; Sdram_Control:u7|SA[2]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|mADDR[10]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[0]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                              ; Sdram_Control:u7|SA[7]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ; Sdram_Control:u7|CKE                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                              ; Sdram_Control:u7|SA[8]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|mADDR[12]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                              ; Sdram_Control:u7|SA[3]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|command:u_command|RAS_N                                                                                                                                              ; Sdram_Control:u7|RAS_N                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.638      ;
; 0.398 ; Sdram_Control:u7|mADDR[20]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|mADDR[19]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; Sdram_Control:u7|SA[1]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control:u7|command:u_command|WE_N                                                                                                                                               ; Sdram_Control:u7|WE_N                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|command:u_command|command_delay[7]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                             ; Sdram_Control:u7|SA[11]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; Sdram_Control:u7|mADDR[17]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Sdram_Control:u7|mADDR[16]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                      ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Grayscale:u9|read_request_r              ; Grayscale:u9|read_request_r              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Grayscale:u9|state_r.S_WAIT              ; Grayscale:u9|state_r.S_WAIT              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Grayscale:u9|state_r.S_IDLE              ; Grayscale:u9|state_r.S_IDLE              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Grayscale:u9|state_r.S_COLOR             ; Grayscale:u9|state_r.S_COLOR             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.386 ; Grayscale:u9|count_r[19]                 ; Grayscale:u9|count_r[19]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.630      ;
; 0.387 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.396 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.639      ;
; 0.400 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.643      ;
; 0.544 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.787      ;
; 0.551 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.794      ;
; 0.581 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.824      ;
; 0.584 ; Grayscale:u9|count_r[7]                  ; Grayscale:u9|count_r[7]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; Grayscale:u9|count_r[9]                  ; Grayscale:u9|count_r[9]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.828      ;
; 0.584 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.828      ;
; 0.584 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; Grayscale:u9|count_r[5]                  ; Grayscale:u9|count_r[5]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; Grayscale:u9|count_r[16]                 ; Grayscale:u9|count_r[16]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; Grayscale:u9|count_r[3]                  ; Grayscale:u9|count_r[3]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; Grayscale:u9|count_r[8]                  ; Grayscale:u9|count_r[8]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; Grayscale:u9|count_r[1]                  ; Grayscale:u9|count_r[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; Grayscale:u9|count_r[6]                  ; Grayscale:u9|count_r[6]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; Grayscale:u9|count_r[17]                 ; Grayscale:u9|count_r[17]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.834      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; Grayscale:u9|count_r[2]                  ; Grayscale:u9|count_r[2]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; Grayscale:u9|count_r[4]                  ; Grayscale:u9|count_r[4]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; Grayscale:u9|count_r[18]                 ; Grayscale:u9|count_r[18]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.836      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.835      ;
; 0.593 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.836      ;
; 0.598 ; Grayscale:u9|count_r[13]                 ; Grayscale:u9|count_r[13]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; Grayscale:u9|count_r[15]                 ; Grayscale:u9|count_r[15]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Grayscale:u9|state_r.S_WAIT              ; Grayscale:u9|read_request_r              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; Grayscale:u9|count_r[11]                 ; Grayscale:u9|count_r[11]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; Grayscale:u9|count_r[10]                 ; Grayscale:u9|count_r[10]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; Grayscale:u9|count_r[12]                 ; Grayscale:u9|count_r[12]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; Grayscale:u9|count_r[14]                 ; Grayscale:u9|count_r[14]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                               ;
+--------+-----------------------------+-------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                       ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -2.733 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|mVGA_H_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.345      ;
; -2.733 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_BLANK  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.345      ;
; -2.733 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_H_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.345      ;
; -2.685 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.455     ; 2.679      ;
; -2.685 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.455     ; 2.679      ;
; -2.685 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.455     ; 2.679      ;
; -2.685 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.455     ; 2.679      ;
; -2.685 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.455     ; 2.679      ;
; -2.685 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.455     ; 2.679      ;
; -2.685 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.455     ; 2.679      ;
; -2.670 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|mVGA_H_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 2.281      ;
; -2.670 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_BLANK  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 2.281      ;
; -2.670 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_H_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 2.281      ;
; -2.668 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.836     ; 2.281      ;
; -2.668 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.836     ; 2.281      ;
; -2.668 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.836     ; 2.281      ;
; -2.668 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.836     ; 2.281      ;
; -2.668 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.836     ; 2.281      ;
; -2.668 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.836     ; 2.281      ;
; -2.668 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.836     ; 2.281      ;
; -2.668 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.836     ; 2.281      ;
; -2.668 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.836     ; 2.281      ;
; -2.668 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[10]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.836     ; 2.281      ;
; -2.668 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[11]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.836     ; 2.281      ;
; -2.668 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[12]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.836     ; 2.281      ;
; -2.668 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.836     ; 2.281      ;
; -2.666 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.456     ; 2.659      ;
; -2.666 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.456     ; 2.659      ;
; -2.666 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.456     ; 2.659      ;
; -2.666 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.456     ; 2.659      ;
; -2.666 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.456     ; 2.659      ;
; -2.666 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.456     ; 2.659      ;
; -2.666 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.456     ; 2.659      ;
; -2.603 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.215      ;
; -2.603 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.215      ;
; -2.603 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.215      ;
; -2.603 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.215      ;
; -2.603 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.215      ;
; -2.603 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.215      ;
; -2.603 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.215      ;
; -2.603 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.215      ;
; -2.603 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.215      ;
; -2.603 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[10]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.215      ;
; -2.603 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[11]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.215      ;
; -2.603 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[12]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.215      ;
; -2.603 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.215      ;
; -2.534 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.452     ; 2.531      ;
; -2.534 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.452     ; 2.531      ;
; -2.503 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.453     ; 2.499      ;
; -2.503 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_B[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.453     ; 2.499      ;
; -2.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.455     ; 2.430      ;
; -2.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.455     ; 2.430      ;
; -2.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.455     ; 2.430      ;
; -2.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.455     ; 2.430      ;
; -2.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.455     ; 2.430      ;
; -2.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.455     ; 2.430      ;
; -2.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.455     ; 2.430      ;
; -2.433 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.045      ;
; -2.433 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.045      ;
; -2.433 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.045      ;
; -2.433 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.045      ;
; -2.433 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.045      ;
; -2.433 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.045      ;
; -2.433 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.045      ;
; -2.433 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.045      ;
; -2.433 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.045      ;
; -2.433 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.045      ;
; -2.433 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[11]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.045      ;
; -2.433 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[12]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.045      ;
; -2.433 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[10]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.045      ;
; -2.433 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|mVGA_V_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.045      ;
; -2.433 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_V_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 2.045      ;
; -2.415 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_B[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.456     ; 2.408      ;
; -2.415 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_G[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.456     ; 2.408      ;
; -2.415 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_B[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.456     ; 2.408      ;
; -2.415 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_G[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.456     ; 2.408      ;
; -2.415 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_G[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.456     ; 2.408      ;
; -2.415 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_B[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.456     ; 2.408      ;
; -2.415 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_G[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.456     ; 2.408      ;
; -2.362 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oRequest    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.466     ; 2.345      ;
; -2.355 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 1.966      ;
; -2.355 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 1.966      ;
; -2.355 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 1.966      ;
; -2.355 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 1.966      ;
; -2.355 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 1.966      ;
; -2.355 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 1.966      ;
; -2.355 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 1.966      ;
; -2.355 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 1.966      ;
; -2.355 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 1.966      ;
; -2.355 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 1.966      ;
; -2.355 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[11]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 1.966      ;
; -2.355 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[12]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 1.966      ;
; -2.355 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[10]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 1.966      ;
; -2.355 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|mVGA_V_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 1.966      ;
; -2.355 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_V_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 1.966      ;
; -2.299 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oRequest    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.467     ; 2.281      ;
; -2.292 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.451     ; 2.290      ;
; -2.292 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.451     ; 2.290      ;
; -2.292 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.451     ; 2.290      ;
; -2.292 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.451     ; 2.290      ;
+--------+-----------------------------+-------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.562      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.557     ; 3.559      ;
; 3.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.550     ; 3.562      ;
; 3.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.552     ; 3.559      ;
; 3.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.165      ;
; 3.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.165      ;
; 3.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.165      ;
; 3.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.165      ;
; 3.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.165      ;
; 3.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.165      ;
; 3.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.165      ;
; 3.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.165      ;
; 3.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.165      ;
; 3.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.165      ;
; 3.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.165      ;
; 3.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.165      ;
; 3.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.165      ;
; 3.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.165      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.162      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.162      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.162      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.162      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.162      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.162      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.162      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.162      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.162      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.162      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.162      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.162      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.162      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.162      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 3.162      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 3.161      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 3.161      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 3.161      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 3.161      ;
; 3.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 3.161      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.894 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 5.991      ;
; 13.894 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 5.991      ;
; 13.894 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 5.991      ;
; 13.894 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 5.991      ;
; 13.894 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 5.991      ;
; 13.894 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 5.991      ;
; 13.894 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 5.991      ;
; 13.894 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 5.991      ;
; 13.894 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 5.991      ;
; 13.894 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 5.991      ;
; 13.894 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 5.991      ;
; 13.894 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 5.991      ;
; 13.894 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 5.991      ;
; 13.894 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 5.991      ;
; 13.894 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 5.991      ;
; 13.894 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 5.991      ;
; 14.732 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.728      ; 5.995      ;
; 15.073 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.859      ;
; 15.073 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.859      ;
; 15.073 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.859      ;
; 15.073 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.859      ;
; 15.073 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.859      ;
; 15.073 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.859      ;
; 15.073 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.859      ;
; 15.073 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.859      ;
; 15.073 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.859      ;
; 15.073 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.859      ;
; 15.073 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.859      ;
; 15.073 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.859      ;
; 15.073 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.859      ;
; 15.073 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.859      ;
; 15.073 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.859      ;
; 15.073 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.859      ;
; 15.084 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.848      ;
; 15.084 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.848      ;
; 15.084 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.848      ;
; 15.084 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.848      ;
; 15.084 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.848      ;
; 15.084 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.848      ;
; 15.084 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.848      ;
; 15.084 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.848      ;
; 15.084 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.848      ;
; 15.084 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.848      ;
; 15.084 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.848      ;
; 15.084 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.848      ;
; 15.084 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.848      ;
; 15.084 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.848      ;
; 15.084 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.848      ;
; 15.084 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.848      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.759      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.759      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.759      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.759      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.759      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.759      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.759      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.759      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.759      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.759      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.759      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.759      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.759      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.759      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.759      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.759      ;
; 15.320 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.612      ;
; 15.320 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.612      ;
; 15.320 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.612      ;
; 15.320 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.612      ;
; 15.320 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.612      ;
; 15.320 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.612      ;
; 15.320 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.612      ;
; 15.320 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.612      ;
; 15.320 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.612      ;
; 15.320 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.612      ;
; 15.320 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.612      ;
; 15.320 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.612      ;
; 15.320 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.612      ;
; 15.320 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.612      ;
; 15.320 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.612      ;
; 15.320 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.612      ;
; 15.358 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.573      ;
; 15.358 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.573      ;
; 15.358 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.573      ;
; 15.358 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.573      ;
; 15.358 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.573      ;
; 15.358 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.573      ;
; 15.358 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.573      ;
; 15.358 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.573      ;
; 15.358 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.573      ;
; 15.358 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.573      ;
; 15.358 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.573      ;
; 15.358 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.573      ;
; 15.358 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.573      ;
; 15.358 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.573      ;
; 15.358 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.573      ;
; 15.358 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.573      ;
; 15.500 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.431      ;
; 15.500 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.431      ;
; 15.500 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.431      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                   ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.706 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.987      ; 1.864      ;
; 0.766 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.987      ; 1.924      ;
; 1.448 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.988      ; 2.607      ;
; 1.613 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.860      ;
; 1.613 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.860      ;
; 1.613 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.860      ;
; 1.613 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.860      ;
; 1.613 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.860      ;
; 1.613 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.860      ;
; 1.613 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.860      ;
; 1.613 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.860      ;
; 1.613 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.860      ;
; 1.613 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.860      ;
; 1.613 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.860      ;
; 1.613 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.860      ;
; 1.613 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.860      ;
; 1.613 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.860      ;
; 1.613 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.860      ;
; 1.613 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.860      ;
; 1.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.920      ;
; 1.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.920      ;
; 1.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.920      ;
; 1.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.920      ;
; 1.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.920      ;
; 1.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.920      ;
; 1.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.920      ;
; 1.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.920      ;
; 1.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.920      ;
; 1.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.920      ;
; 1.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.920      ;
; 1.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.920      ;
; 1.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.920      ;
; 1.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.920      ;
; 1.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.920      ;
; 1.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.920      ;
; 1.888 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.988      ; 3.047      ;
; 1.963 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.988      ; 3.122      ;
; 2.007 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.988      ; 3.166      ;
; 2.076 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.988      ; 3.235      ;
; 2.117 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.988      ; 3.276      ;
; 2.193 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.988      ; 3.352      ;
; 2.196 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.988      ; 3.355      ;
; 2.249 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.988      ; 3.408      ;
; 2.355 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 2.603      ;
; 2.355 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 2.603      ;
; 2.355 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 2.603      ;
; 2.355 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 2.603      ;
; 2.355 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 2.603      ;
; 2.355 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 2.603      ;
; 2.355 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 2.603      ;
; 2.355 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 2.603      ;
; 2.355 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 2.603      ;
; 2.355 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 2.603      ;
; 2.355 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 2.603      ;
; 2.355 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 2.603      ;
; 2.355 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 2.603      ;
; 2.355 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 2.603      ;
; 2.355 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 2.603      ;
; 2.355 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 2.603      ;
; 2.581 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.987      ; 3.739      ;
; 2.691 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.987      ; 3.849      ;
; 2.692 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.987      ; 3.850      ;
; 2.768 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.987      ; 3.926      ;
; 2.771 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.987      ; 3.929      ;
; 2.772 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.987      ; 3.930      ;
; 2.792 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.040      ;
; 2.792 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.040      ;
; 2.792 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.040      ;
; 2.792 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.040      ;
; 2.792 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.040      ;
; 2.792 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.040      ;
; 2.792 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.040      ;
; 2.792 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.040      ;
; 2.792 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.040      ;
; 2.792 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.040      ;
; 2.792 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.040      ;
; 2.792 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.040      ;
; 2.792 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.040      ;
; 2.792 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.040      ;
; 2.792 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.040      ;
; 2.792 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.040      ;
; 2.804 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.987      ; 3.962      ;
; 2.870 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.118      ;
; 2.870 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.118      ;
; 2.870 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.118      ;
; 2.870 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.118      ;
; 2.870 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.118      ;
; 2.870 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.118      ;
; 2.870 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.118      ;
; 2.870 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.118      ;
; 2.870 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.118      ;
; 2.870 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.118      ;
; 2.870 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.118      ;
; 2.870 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.118      ;
; 2.870 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.118      ;
; 2.870 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.118      ;
; 2.870 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.118      ;
; 2.870 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.118      ;
; 2.880 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.987      ; 4.038      ;
; 2.883 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.987      ; 4.041      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.869     ; 2.937      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.936      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.936      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.936      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.936      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.869     ; 2.937      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.869     ; 2.937      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.936      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.936      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.936      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.936      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.869     ; 2.937      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.869     ; 2.937      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.936      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.936      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.936      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.936      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.869     ; 2.937      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.869     ; 2.937      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.869     ; 2.937      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.869     ; 2.937      ;
; 4.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.881     ; 2.934      ;
; 4.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.881     ; 2.934      ;
; 4.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.881     ; 2.934      ;
; 4.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.881     ; 2.934      ;
; 4.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.881     ; 2.934      ;
; 4.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.881     ; 2.934      ;
; 4.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.881     ; 2.934      ;
; 4.545 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.931     ; 2.885      ;
; 4.545 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.931     ; 2.885      ;
; 4.545 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.931     ; 2.885      ;
; 4.545 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.931     ; 2.885      ;
; 4.545 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.931     ; 2.885      ;
; 4.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.916     ; 2.901      ;
; 4.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.916     ; 2.901      ;
; 4.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.916     ; 2.901      ;
; 4.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.916     ; 2.901      ;
; 4.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.916     ; 2.901      ;
; 4.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.916     ; 2.901      ;
; 4.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.917     ; 2.900      ;
; 4.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.917     ; 2.900      ;
; 4.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.917     ; 2.900      ;
; 4.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.917     ; 2.900      ;
; 4.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 2.894      ;
; 4.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 2.894      ;
; 4.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 2.894      ;
; 4.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 2.894      ;
; 4.546 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.916     ; 2.901      ;
; 4.548 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.867     ; 2.952      ;
; 4.549 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.868     ; 2.952      ;
; 4.549 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.868     ; 2.952      ;
; 4.549 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.868     ; 2.952      ;
; 4.570 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.905     ; 2.936      ;
; 4.570 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.904     ; 2.937      ;
; 4.570 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.904     ; 2.937      ;
; 4.570 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.904     ; 2.937      ;
; 4.570 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.904     ; 2.937      ;
; 4.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.263     ; 2.947      ;
; 4.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.263     ; 2.947      ;
; 4.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.263     ; 2.947      ;
; 4.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.263     ; 2.947      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.318     ; 2.893      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.318     ; 2.893      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.318     ; 2.893      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.318     ; 2.893      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.318     ; 2.893      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.318     ; 2.893      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.318     ; 2.893      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.318     ; 2.893      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.318     ; 2.893      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 2.893      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 2.893      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 2.893      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 2.893      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 2.893      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 2.893      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 2.893      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 2.893      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 2.893      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 2.893      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 2.893      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 2.893      ;
; 5.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.074     ; 3.235      ;
; 5.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.074     ; 3.235      ;
; 5.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.074     ; 3.235      ;
; 5.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.074     ; 3.235      ;
; 5.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.074     ; 3.235      ;
; 5.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.074     ; 3.235      ;
; 5.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.074     ; 3.235      ;
; 5.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.074     ; 3.235      ;
; 5.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.074     ; 3.235      ;
; 5.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.074     ; 3.235      ;
; 5.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.074     ; 3.235      ;
; 5.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.074     ; 3.235      ;
; 5.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.074     ; 3.235      ;
; 5.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.037     ; 3.272      ;
; 5.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.037     ; 3.272      ;
; 5.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.037     ; 3.272      ;
; 5.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.037     ; 3.272      ;
; 5.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.037     ; 3.272      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.545 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.930      ;
; 4.545 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.930      ;
; 4.545 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.930      ;
; 4.545 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.930      ;
; 4.545 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.930      ;
; 4.569 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.881     ; 2.959      ;
; 4.575 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.961     ; 2.885      ;
; 4.575 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.961     ; 2.885      ;
; 4.575 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.961     ; 2.885      ;
; 4.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.935     ; 2.916      ;
; 4.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.935     ; 2.916      ;
; 4.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.935     ; 2.916      ;
; 4.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.935     ; 2.916      ;
; 4.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.935     ; 2.916      ;
; 4.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.935     ; 2.916      ;
; 4.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.935     ; 2.916      ;
; 4.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.910     ; 2.960      ;
; 4.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.910     ; 2.960      ;
; 4.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.932      ;
; 4.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.932      ;
; 4.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.932      ;
; 4.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.932      ;
; 4.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.932      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.931      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.931      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.931      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.931      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.931      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.931      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.931      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.934      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.931      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.934      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.931      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.934      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.934      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.931      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.934      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.934      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.931      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.934      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.931      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.931      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.931      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.931      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.931      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.933      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.933      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.933      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.933      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.933      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.933      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.933      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.933      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.933      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.933      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.934      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.933      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.933      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.325     ; 2.887      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.325     ; 2.887      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.320     ; 2.892      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.325     ; 2.887      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.320     ; 2.892      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.326     ; 2.886      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.326     ; 2.886      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.326     ; 2.886      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.326     ; 2.886      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.326     ; 2.886      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.326     ; 2.886      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.320     ; 2.892      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.326     ; 2.886      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.326     ; 2.886      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.320     ; 2.892      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.326     ; 2.886      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.320     ; 2.892      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.326     ; 2.886      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.326     ; 2.886      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.325     ; 2.887      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.326     ; 2.886      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.325     ; 2.887      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.325     ; 2.887      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.325     ; 2.887      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.325     ; 2.887      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.325     ; 2.887      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.326     ; 2.886      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.320     ; 2.892      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.325     ; 2.887      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.326     ; 2.886      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.325     ; 2.887      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.326     ; 2.886      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.320     ; 2.892      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.325     ; 2.887      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.325     ; 2.887      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.326     ; 2.886      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.296     ; 2.916      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.296     ; 2.916      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.296     ; 2.916      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.930      ;
; 4.941 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.930      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CKE                                                                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[1]                                                                                                                                                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[2]                                                                                                                                                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[10]                                                                                                                                                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[11]                                                                                                                                                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[7]                                                                                                                                                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[8]                                                                                                                                                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[9]                                                                                                                                                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|OE                                                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                             ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[9]                                                                                                                                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[7]                                                                                                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_initial                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rw_shift[1]                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|INIT_REQ                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|LOAD_MODE                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|REFRESH                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[18]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[6]                                                                                                                                                          ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|BA[0]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CAS_N                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RAS_N                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[0]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[1]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[2]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[3]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[5]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                       ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------+
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]    ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]    ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]     ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[10]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[11]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[12]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[13]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[14]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[15]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[16]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[17]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[18]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[19]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|read_request_r              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|state_r.S_COLOR             ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|state_r.S_IDLE              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|state_r.S_WAIT              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                   ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|blue_r[2]                   ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|blue_r[3]                   ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|blue_r[4]                   ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|blue_r[5]                   ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|blue_r[6]                   ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|blue_r[7]                   ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|blue_r[8]                   ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|blue_r[9]                   ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[0]                  ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[1]                  ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[2]                  ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 3.304 ; 3.682 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 3.304 ; 3.682 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.823 ; 4.093 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.823 ; 4.093 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.490 ; 5.879 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.719 ; 5.065 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.914 ; 5.214 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.612 ; 4.915 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.525 ; 4.885 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.633 ; 4.955 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.359 ; 4.697 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.735 ; 5.100 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.467 ; 4.711 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.662 ; 4.999 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.755 ; 5.122 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.717 ; 4.972 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.548 ; 4.865 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.564 ; 4.817 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.963 ; 4.288 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.870 ; 4.175 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.866 ; 4.177 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.308 ; 3.644 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.075 ; 4.417 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.966 ; 4.286 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.667 ; 5.020 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.375 ; 4.721 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.490 ; 5.879 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.299 ; 4.635 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.242 ; 4.555 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.900 ; 5.214 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.182 ; 4.482 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 6.054 ; 6.512 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 6.054 ; 6.512 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.286 ; -1.609 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.286 ; -1.609 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.423 ; -1.723 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.423 ; -1.723 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.608 ; -2.924 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -3.976 ; -4.310 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -4.150 ; -4.431 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -3.860 ; -4.144 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -3.789 ; -4.137 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.881 ; -4.184 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -3.617 ; -3.935 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.991 ; -4.343 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -3.718 ; -3.947 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -3.908 ; -4.225 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -4.010 ; -4.363 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -3.960 ; -4.199 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -3.799 ; -4.097 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -3.828 ; -4.072 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -3.235 ; -3.542 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -3.147 ; -3.433 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -3.143 ; -3.434 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.608 ; -2.924 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.357 ; -3.686 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.237 ; -3.538 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -3.910 ; -4.243 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -3.643 ; -3.977 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -4.717 ; -5.092 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -3.558 ; -3.875 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -3.517 ; -3.819 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -4.137 ; -4.433 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -3.447 ; -3.729 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -4.642 ; -5.017 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -4.642 ; -5.017 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 14.123 ; 13.631 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 10.475 ; 10.105 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 6.760  ; 6.475  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.417  ; 4.251  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.029  ; 4.913  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.714  ; 5.542  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.522  ; 4.320  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.554  ; 5.420  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.998  ; 5.745  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 6.066  ; 5.952  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 6.760  ; 6.475  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.350  ; 5.257  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 6.663  ; 6.422  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 5.088  ; 4.967  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 6.015  ; 5.856  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 7.239  ; 6.904  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 7.239  ; 6.904  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.698  ; 5.392  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.690  ; 5.571  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.983  ; 5.857  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.745  ; 5.554  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 10.305 ; 10.047 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 10.305 ; 10.047 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 7.651  ; 7.474  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 7.747  ; 7.592  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 8.801  ; 8.534  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 8.856  ; 8.484  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 8.364  ; 8.065  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 8.576  ; 8.157  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.167  ; 6.994  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 7.874  ; 7.691  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 9.137  ; 8.761  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 9.098  ; 8.687  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 9.935  ; 9.704  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 8.913  ; 8.530  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 8.974  ; 8.545  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 8.018  ; 7.932  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 9.291  ; 8.985  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 7.550  ; 7.349  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 8.327  ; 8.067  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 9.989  ; 9.734  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 8.463  ; 8.313  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.622  ; 7.458  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.974  ; 7.791  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 9.432  ; 9.102  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 9.980  ; 9.532  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 8.266  ; 7.979  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 8.746  ; 8.505  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.167  ; 6.982  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.397  ; 7.245  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.069  ; 6.897  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.908  ; 6.751  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 8.344  ; 7.936  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 8.405  ; 8.130  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 6.295  ; 6.049  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 6.295  ; 6.049  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 6.010  ; 5.830  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 3.472  ; 3.369  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.226  ; 5.081  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 6.467  ; 6.154  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.723  ; 5.506  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.286 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.449 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.659  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.495  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.642  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 5.602  ; 5.363  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.489  ; 4.294  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.738  ; 4.519  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.602  ; 5.363  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.271  ; 4.117  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.233  ; 4.072  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.295  ; 4.159  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.093  ; 4.884  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.295  ; 4.157  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.304  ; 4.183  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.481  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 6.132  ; 5.841  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.416  ; 5.189  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.908  ; 4.770  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.836  ; 5.542  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.165  ; 4.907  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.374  ; 5.156  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 6.132  ; 5.841  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.584  ; 5.251  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.120  ; 4.918  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 4.505  ; 4.358  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 5.796  ; 5.521  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.748  ; 4.535  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.719  ; 4.513  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 4.819  ; 4.607  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.940  ; 4.701  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.867  ; 4.712  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.216  ; 4.066  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.796  ; 5.521  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.390  ; 5.098  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 3.850  ; 3.686  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 13.579 ; 13.102 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 10.080 ; 9.720  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.837  ; 3.673  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.837  ; 3.673  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.425  ; 4.308  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.079  ; 4.910  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 3.939  ; 3.741  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.928  ; 4.795  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.355  ; 5.108  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.416  ; 5.304  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 6.083  ; 5.807  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.733  ; 4.639  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.994  ; 5.757  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.478  ; 4.358  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.371  ; 5.215  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.066  ; 4.768  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 6.543  ; 6.218  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.066  ; 4.768  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.060  ; 4.941  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.341  ; 5.216  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.113  ; 4.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.432  ; 5.175  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 8.076  ; 7.815  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.010  ; 5.726  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 5.825  ; 5.568  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.588  ; 6.266  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.581  ; 6.159  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.143  ; 5.790  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.701  ; 6.249  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 5.514  ; 5.258  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 5.449  ; 5.188  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.625  ; 6.215  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.555  ; 6.124  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 7.452  ; 7.142  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.228  ; 5.813  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.802  ; 6.360  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.504  ; 6.366  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 7.108  ; 6.783  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 5.814  ; 5.616  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 6.600  ; 6.324  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 8.104  ; 7.819  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.248  ; 6.011  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 5.460  ; 5.297  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 6.442  ; 6.221  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.656  ; 7.309  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.431  ; 6.954  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.388  ; 6.068  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.806  ; 6.542  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.296  ; 6.049  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 5.467  ; 5.216  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.498  ; 5.248  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 5.432  ; 5.175  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.392  ; 5.928  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.237  ; 5.899  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.931  ; 2.828  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 5.642  ; 5.400  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 5.367  ; 5.190  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.931  ; 2.828  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.610  ; 4.467  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 5.805  ; 5.499  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.092  ; 4.878  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.786 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.945 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.160  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.000  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.142  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.660  ; 3.502  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 3.906  ; 3.716  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.147  ; 3.933  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.975  ; 4.742  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 3.697  ; 3.546  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 3.660  ; 3.502  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 3.720  ; 3.586  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.486  ; 4.282  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 3.721  ; 3.584  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 3.727  ; 3.607  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.984  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.308  ; 4.171  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 4.795  ; 4.573  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.308  ; 4.171  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.198  ; 4.912  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.553  ; 4.301  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.755  ; 4.542  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.484  ; 5.202  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.957  ; 4.634  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.513  ; 4.315  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 3.921  ; 3.775  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.644  ; 3.496  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.154  ; 3.946  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.127  ; 3.924  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 4.223  ; 4.016  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.339  ; 4.105  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.268  ; 4.116  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 3.644  ; 3.496  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.161  ; 4.892  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 4.771  ; 4.486  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 3.292  ; 3.131  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.722 ;    ;    ; 8.107 ;
; SW[1]      ; LEDR[1]     ; 7.558 ;    ;    ; 7.938 ;
; SW[2]      ; LEDR[2]     ; 7.659 ;    ;    ; 7.964 ;
; SW[3]      ; LEDR[3]     ; 7.637 ;    ;    ; 7.948 ;
; SW[4]      ; LEDR[4]     ; 7.506 ;    ;    ; 7.862 ;
; SW[5]      ; LEDR[5]     ; 7.641 ;    ;    ; 8.050 ;
; SW[6]      ; LEDR[6]     ; 8.000 ;    ;    ; 8.391 ;
; SW[7]      ; LEDR[7]     ; 7.840 ;    ;    ; 8.201 ;
; SW[8]      ; LEDR[8]     ; 7.926 ;    ;    ; 8.317 ;
; SW[9]      ; LEDR[9]     ; 8.737 ;    ;    ; 9.171 ;
; SW[10]     ; LEDR[10]    ; 8.297 ;    ;    ; 8.703 ;
; SW[11]     ; LEDR[11]    ; 8.255 ;    ;    ; 8.646 ;
; SW[12]     ; LEDR[12]    ; 8.191 ;    ;    ; 8.544 ;
; SW[13]     ; LEDR[13]    ; 7.937 ;    ;    ; 8.345 ;
; SW[14]     ; LEDR[14]    ; 7.933 ;    ;    ; 8.342 ;
; SW[15]     ; LEDR[15]    ; 9.386 ;    ;    ; 9.815 ;
; SW[16]     ; LEDR[16]    ; 7.958 ;    ;    ; 8.374 ;
; SW[17]     ; LEDR[17]    ; 7.924 ;    ;    ; 8.324 ;
; UART_RXD   ; UART_TXD    ; 7.986 ;    ;    ; 7.870 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.443 ;    ;    ; 7.814 ;
; SW[1]      ; LEDR[1]     ; 7.284 ;    ;    ; 7.649 ;
; SW[2]      ; LEDR[2]     ; 7.381 ;    ;    ; 7.675 ;
; SW[3]      ; LEDR[3]     ; 7.360 ;    ;    ; 7.659 ;
; SW[4]      ; LEDR[4]     ; 7.233 ;    ;    ; 7.576 ;
; SW[5]      ; LEDR[5]     ; 7.363 ;    ;    ; 7.757 ;
; SW[6]      ; LEDR[6]     ; 7.709 ;    ;    ; 8.085 ;
; SW[7]      ; LEDR[7]     ; 7.555 ;    ;    ; 7.903 ;
; SW[8]      ; LEDR[8]     ; 7.636 ;    ;    ; 8.012 ;
; SW[9]      ; LEDR[9]     ; 8.463 ;    ;    ; 8.882 ;
; SW[10]     ; LEDR[10]    ; 7.992 ;    ;    ; 8.383 ;
; SW[11]     ; LEDR[11]    ; 7.952 ;    ;    ; 8.328 ;
; SW[12]     ; LEDR[12]    ; 7.890 ;    ;    ; 8.230 ;
; SW[13]     ; LEDR[13]    ; 7.646 ;    ;    ; 8.039 ;
; SW[14]     ; LEDR[14]    ; 7.642 ;    ;    ; 8.036 ;
; SW[15]     ; LEDR[15]    ; 9.084 ;    ;    ; 9.499 ;
; SW[16]     ; LEDR[16]    ; 7.666 ;    ;    ; 8.066 ;
; SW[17]     ; LEDR[17]    ; 7.633 ;    ;    ; 8.018 ;
; UART_RXD   ; UART_TXD    ; 7.761 ;    ;    ; 7.637 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.575 ; 4.410 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.551 ; 5.386 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.912 ; 5.747 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.940 ; 5.775 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.572 ; 5.407 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.940 ; 5.775 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.939 ; 5.774 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.939 ; 5.774 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.622 ; 6.457 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.599 ; 5.434 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.599 ; 5.434 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.958 ; 5.793 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.450 ; 5.285 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.958 ; 5.793 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.562 ; 5.397 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.113 ; 4.983 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.599 ; 5.434 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.792 ; 4.627 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.162 ; 4.997 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.042 ; 4.877 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.183 ; 5.018 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.183 ; 5.018 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.575 ; 4.410 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.792 ; 4.627 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.154 ; 4.989 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.599 ; 5.434 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.658 ; 6.493 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.658 ; 6.493 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.658 ; 6.493 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.622 ; 6.457 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.314 ; 6.149 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.622 ; 6.457 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.263 ; 6.098 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.010 ; 3.845 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.947 ; 4.782 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.293 ; 5.128 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.321 ; 5.156 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.967 ; 4.802 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.321 ; 5.156 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.320 ; 5.155 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.320 ; 5.155 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.975 ; 5.810 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.993 ; 4.828 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.993 ; 4.828 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.337 ; 5.172 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.850 ; 4.685 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.337 ; 5.172 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.957 ; 4.792 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.523 ; 4.393 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.993 ; 4.828 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.218 ; 4.053 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.573 ; 4.408 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.459 ; 4.294 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.594 ; 4.429 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.594 ; 4.429 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.010 ; 3.845 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.218 ; 4.053 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.566 ; 4.401 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.993 ; 4.828 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.010 ; 5.845 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.010 ; 5.845 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.010 ; 5.845 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.975 ; 5.810 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.680 ; 5.515 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.975 ; 5.810 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.630 ; 5.465 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.357     ; 4.522     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.363     ; 5.528     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.691     ; 5.856     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.722     ; 5.887     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.358     ; 5.523     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.722     ; 5.887     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.721     ; 5.886     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.721     ; 5.886     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.388     ; 6.553     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.391     ; 5.556     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.391     ; 5.556     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.744     ; 5.909     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.232     ; 5.397     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.744     ; 5.909     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.346     ; 5.511     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.945     ; 5.075     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.391     ; 5.556     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.570     ; 4.735     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.922     ; 5.087     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.799     ; 4.964     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.940     ; 5.105     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.940     ; 5.105     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.357     ; 4.522     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.570     ; 4.735     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.914     ; 5.079     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.391     ; 5.556     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.425     ; 6.590     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.425     ; 6.590     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.425     ; 6.590     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.388     ; 6.553     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.089     ; 6.254     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.388     ; 6.553     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.035     ; 6.200     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.794     ; 3.959     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.759     ; 4.924     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.075     ; 5.240     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.105     ; 5.270     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.755     ; 4.920     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.105     ; 5.270     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.104     ; 5.269     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.104     ; 5.269     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.744     ; 5.909     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.787     ; 4.952     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.787     ; 4.952     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.126     ; 5.291     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.634     ; 4.799     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.126     ; 5.291     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.744     ; 4.909     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.357     ; 4.487     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.787     ; 4.952     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.999     ; 4.164     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.336     ; 4.501     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.218     ; 4.383     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.354     ; 4.519     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.354     ; 4.519     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.794     ; 3.959     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.999     ; 4.164     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.329     ; 4.494     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.787     ; 4.952     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.779     ; 5.944     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.779     ; 5.944     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.779     ; 5.944     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.744     ; 5.909     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.457     ; 5.622     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.744     ; 5.909     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.405     ; 5.570     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 15.186 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.544 ; 0.000         ;
; CLOCK2_50                                      ; 2.854 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.337 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.144 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.173 ; 0.000         ;
; CLOCK2_50                                      ; 0.180 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -0.623 ; -27.705       ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 6.235  ; 0.000         ;
; CLOCK2_50                                      ; 16.398 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 0.269 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.748 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.754 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.759  ; 0.000         ;
; CLOCK2_50                                      ; 9.272  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.256 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.544  ; Grayscale:u9|red_r[7]       ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.376      ;
; 0.544  ; Grayscale:u9|green_r[7]     ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.376      ;
; 0.544  ; Grayscale:u9|green_r[4]     ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.376      ;
; 0.545  ; Grayscale:u9|blue_r[8]      ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.375      ;
; 0.546  ; Grayscale:u9|red_r[5]       ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.374      ;
; 0.546  ; Grayscale:u9|red_r[3]       ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.374      ;
; 0.546  ; Grayscale:u9|green_r[9]     ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.374      ;
; 0.546  ; Grayscale:u9|blue_r[7]      ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.374      ;
; 0.546  ; Grayscale:u9|blue_r[5]      ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.374      ;
; 0.546  ; Grayscale:u9|blue_r[4]      ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.374      ;
; 0.546  ; Grayscale:u9|green_r[2]     ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.374      ;
; 0.547  ; Grayscale:u9|red_r[6]       ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.373      ;
; 0.547  ; Grayscale:u9|green_r[8]     ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.373      ;
; 0.547  ; Grayscale:u9|green_r[5]     ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.373      ;
; 0.547  ; Grayscale:u9|blue_r[2]      ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.373      ;
; 0.548  ; Grayscale:u9|red_r[9]       ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.372      ;
; 0.548  ; Grayscale:u9|red_r[8]       ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.372      ;
; 0.548  ; Grayscale:u9|red_r[4]       ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.372      ;
; 0.548  ; Grayscale:u9|red_r[2]       ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.372      ;
; 0.548  ; Grayscale:u9|blue_r[9]      ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.372      ;
; 0.548  ; Grayscale:u9|blue_r[6]      ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.372      ;
; 0.548  ; Grayscale:u9|green_r[3]     ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.372      ;
; 0.548  ; Grayscale:u9|blue_r[3]      ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.372      ;
; 0.549  ; Grayscale:u9|green_r[6]     ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.517     ; 0.371      ;
; 1.320  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.637     ; 1.948      ;
; 1.320  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.637     ; 1.948      ;
; 1.320  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.637     ; 1.948      ;
; 1.320  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.637     ; 1.948      ;
; 1.320  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.637     ; 1.948      ;
; 1.320  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.637     ; 1.948      ;
; 1.320  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.637     ; 1.948      ;
; 1.320  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.637     ; 1.948      ;
; 1.320  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.637     ; 1.948      ;
; 1.320  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.637     ; 1.948      ;
; 1.320  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.637     ; 1.948      ;
; 1.322  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.812     ; 1.803      ;
; 1.385  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.812     ; 1.740      ;
; 1.387  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.812     ; 1.738      ;
; 1.387  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.812     ; 1.738      ;
; 1.426  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.812     ; 1.699      ;
; 1.457  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.812     ; 1.668      ;
; 1.457  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.812     ; 1.668      ;
; 1.457  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.812     ; 1.668      ;
; 1.457  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.812     ; 1.668      ;
; 1.457  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.812     ; 1.668      ;
; 1.528  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.812     ; 1.597      ;
; 1.534  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.701      ;
; 1.534  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.701      ;
; 1.534  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.701      ;
; 1.534  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.701      ;
; 1.534  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.701      ;
; 1.534  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.701      ;
; 1.534  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.701      ;
; 1.534  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.701      ;
; 1.534  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.701      ;
; 1.534  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.701      ;
; 1.534  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.701      ;
; 1.534  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.701      ;
; 1.534  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.701      ;
; 1.551  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.578     ; 1.808      ;
; 1.552  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.578     ; 1.807      ;
; 1.552  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.578     ; 1.807      ;
; 1.559  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.578     ; 1.800      ;
; 1.567  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.812     ; 1.558      ;
; 1.568  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.812     ; 1.557      ;
; 1.618  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.812     ; 1.507      ;
; 1.618  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.812     ; 1.507      ;
; 1.618  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.812     ; 1.507      ;
; 1.618  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.812     ; 1.507      ;
; 1.618  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.812     ; 1.507      ;
; 1.625  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.622     ; 1.690      ;
; 1.625  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.622     ; 1.690      ;
; 1.625  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.622     ; 1.690      ;
; 1.625  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.622     ; 1.690      ;
; 1.625  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.622     ; 1.690      ;
; 1.693  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.637     ; 1.629      ;
; 1.731  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.578     ; 1.628      ;
; 1.737  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.578     ; 1.622      ;
; 1.739  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.578     ; 1.620      ;
; 1.750  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.539      ;
; 1.806  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.584     ; 1.547      ;
; 1.910  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.759     ; 1.268      ;
; 1.910  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.759     ; 1.268      ;
; 1.910  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.759     ; 1.268      ;
; 1.910  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.759     ; 1.268      ;
; 1.950  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.568     ; 1.419      ;
; 1.950  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.568     ; 1.419      ;
; 1.950  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.568     ; 1.419      ;
; 1.950  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.568     ; 1.419      ;
; 1.950  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.568     ; 1.419      ;
; 1.950  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.568     ; 1.419      ;
; 1.950  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.568     ; 1.419      ;
; 1.950  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.568     ; 1.419      ;
; 1.950  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.568     ; 1.419      ;
; 2.311  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.564     ; 1.062      ;
; 2.615  ; Grayscale:u9|read_request_r ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.564     ; 0.758      ;
; 10.102 ; VGA_Controller:u1|oRequest  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.337     ; 2.048      ;
; 10.165 ; VGA_Controller:u1|oRequest  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.337     ; 1.985      ;
; 10.167 ; VGA_Controller:u1|oRequest  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.337     ; 1.983      ;
; 10.167 ; VGA_Controller:u1|oRequest  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.337     ; 1.983      ;
+--------+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                        ;
+--------+---------------------------------------+---------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 2.854  ; VGA_Controller:u1|oVGA_G[2]           ; Grayscale:u9|green_r[2]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.740      ;
; 2.890  ; VGA_Controller:u1|oVGA_G[4]           ; Grayscale:u9|green_r[4]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.191      ; 0.708      ;
; 2.926  ; VGA_Controller:u1|oVGA_G[7]           ; Grayscale:u9|green_r[7]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.668      ;
; 2.928  ; VGA_Controller:u1|oVGA_R[3]           ; Grayscale:u9|red_r[3]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.666      ;
; 2.940  ; VGA_Controller:u1|oVGA_G[8]           ; Grayscale:u9|green_r[8]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.654      ;
; 2.941  ; VGA_Controller:u1|oVGA_G[3]           ; Grayscale:u9|green_r[3]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.653      ;
; 2.945  ; VGA_Controller:u1|oVGA_R[9]           ; Grayscale:u9|red_r[9]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.649      ;
; 2.951  ; VGA_Controller:u1|oVGA_B[6]           ; Grayscale:u9|blue_r[6]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.643      ;
; 2.952  ; VGA_Controller:u1|oVGA_R[5]           ; Grayscale:u9|red_r[5]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.642      ;
; 2.959  ; VGA_Controller:u1|oVGA_B[2]           ; Grayscale:u9|blue_r[2]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.635      ;
; 2.962  ; VGA_Controller:u1|oVGA_R[7]           ; Grayscale:u9|red_r[7]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.632      ;
; 2.962  ; VGA_Controller:u1|oVGA_G[9]           ; Grayscale:u9|green_r[9]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.632      ;
; 2.962  ; VGA_Controller:u1|oVGA_B[4]           ; Grayscale:u9|blue_r[4]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.183      ; 0.628      ;
; 2.963  ; VGA_Controller:u1|oVGA_G[5]           ; Grayscale:u9|green_r[5]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.631      ;
; 2.964  ; VGA_Controller:u1|oVGA_B[7]           ; Grayscale:u9|blue_r[7]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.630      ;
; 2.965  ; VGA_Controller:u1|oVGA_B[5]           ; Grayscale:u9|blue_r[5]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.629      ;
; 2.966  ; VGA_Controller:u1|oVGA_B[3]           ; Grayscale:u9|blue_r[3]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.628      ;
; 2.968  ; VGA_Controller:u1|oVGA_R[8]           ; Grayscale:u9|red_r[8]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.626      ;
; 2.968  ; VGA_Controller:u1|oVGA_B[8]           ; Grayscale:u9|blue_r[8]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.626      ;
; 2.969  ; VGA_Controller:u1|oVGA_R[6]           ; Grayscale:u9|red_r[6]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.625      ;
; 2.969  ; VGA_Controller:u1|oVGA_R[4]           ; Grayscale:u9|red_r[4]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.625      ;
; 2.969  ; VGA_Controller:u1|oVGA_B[9]           ; Grayscale:u9|blue_r[9]                ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.625      ;
; 2.969  ; VGA_Controller:u1|oVGA_G[6]           ; Grayscale:u9|green_r[6]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.625      ;
; 2.970  ; VGA_Controller:u1|oVGA_R[2]           ; Grayscale:u9|red_r[2]                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50   ; 2.500        ; 1.187      ; 0.624      ;
; 16.794 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.151      ;
; 16.820 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.125      ;
; 16.893 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.052      ;
; 16.906 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.039      ;
; 16.916 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.029      ;
; 16.925 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.020      ;
; 16.929 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.016      ;
; 16.942 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.003      ;
; 16.943 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.002      ;
; 16.951 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.994      ;
; 16.956 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.989      ;
; 16.961 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.984      ;
; 16.974 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.971      ;
; 16.974 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.971      ;
; 16.978 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.967      ;
; 17.001 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.944      ;
; 17.011 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.934      ;
; 17.019 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.926      ;
; 17.034 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.911      ;
; 17.061 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.884      ;
; 17.070 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.875      ;
; 17.079 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.866      ;
; 17.083 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.862      ;
; 17.101 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.844      ;
; 17.103 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.843      ;
; 17.103 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.843      ;
; 17.103 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.843      ;
; 17.103 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.843      ;
; 17.106 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.840      ;
; 17.106 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.840      ;
; 17.106 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.840      ;
; 17.106 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.840      ;
; 17.106 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.840      ;
; 17.106 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.840      ;
; 17.106 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.840      ;
; 17.106 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.840      ;
; 17.106 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.840      ;
; 17.106 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.840      ;
; 17.106 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.840      ;
; 17.109 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.837      ;
; 17.109 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.837      ;
; 17.109 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.837      ;
; 17.109 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.837      ;
; 17.109 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.837      ;
; 17.109 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.837      ;
; 17.109 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.837      ;
; 17.124 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.821      ;
; 17.128 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.817      ;
; 17.146 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.799      ;
; 17.151 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.794      ;
; 17.152 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.793      ;
; 17.159 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.786      ;
; 17.165 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.780      ;
; 17.168 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.778      ;
; 17.168 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.778      ;
; 17.168 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.778      ;
; 17.168 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.778      ;
; 17.169 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.776      ;
; 17.171 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.775      ;
; 17.171 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.775      ;
; 17.171 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.775      ;
; 17.171 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.775      ;
; 17.171 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.775      ;
; 17.171 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.775      ;
; 17.171 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.775      ;
; 17.187 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.758      ;
; 17.188 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.757      ;
; 17.197 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.748      ;
; 17.200 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.745      ;
; 17.205 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.740      ;
; 17.210 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.735      ;
; 17.220 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.725      ;
; 17.231 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.714      ;
; 17.237 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.708      ;
; 17.240 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.706      ;
; 17.240 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                                      ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.706      ;
+--------+---------------------------------------+---------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.337 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.829     ; 2.771      ;
; 5.337 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.829     ; 2.771      ;
; 5.337 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.829     ; 2.771      ;
; 5.337 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.829     ; 2.771      ;
; 5.429 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.815     ; 2.693      ;
; 5.429 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.815     ; 2.693      ;
; 5.429 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.815     ; 2.693      ;
; 5.429 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.815     ; 2.693      ;
; 5.429 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.815     ; 2.693      ;
; 5.448 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.813     ; 2.676      ;
; 5.448 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.813     ; 2.676      ;
; 5.448 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.813     ; 2.676      ;
; 5.448 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.813     ; 2.676      ;
; 5.480 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[7] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.827     ; 2.630      ;
; 5.482 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.819     ; 2.636      ;
; 5.482 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.819     ; 2.636      ;
; 5.482 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.819     ; 2.636      ;
; 5.530 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.817     ; 2.590      ;
; 5.530 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.817     ; 2.590      ;
; 5.530 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.817     ; 2.590      ;
; 5.549 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.821     ; 2.567      ;
; 5.549 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.821     ; 2.567      ;
; 5.549 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.821     ; 2.567      ;
; 6.363 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.521      ;
; 6.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.467      ;
; 6.410 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.472      ;
; 6.423 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.461      ;
; 6.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.454      ;
; 6.431 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.453      ;
; 6.437 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.443      ;
; 6.439 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.445      ;
; 6.460 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.424      ;
; 6.461 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.407      ;
; 6.462 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.406      ;
; 6.462 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.406      ;
; 6.462 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.406      ;
; 6.468 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.400      ;
; 6.469 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.415      ;
; 6.469 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.399      ;
; 6.470 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.412      ;
; 6.476 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.408      ;
; 6.477 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.391      ;
; 6.477 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.405      ;
; 6.478 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.406      ;
; 6.478 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.404      ;
; 6.486 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.396      ;
; 6.493 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.391      ;
; 6.497 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.383      ;
; 6.497 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.389      ;
; 6.504 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.376      ;
; 6.505 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.375      ;
; 6.507 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.377      ;
; 6.511 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.371      ;
; 6.513 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.367      ;
; 6.514 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.354      ;
; 6.516 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.352      ;
; 6.516 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.423      ;
; 6.520 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.364      ;
; 6.522 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.346      ;
; 6.522 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.346      ;
; 6.522 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.346      ;
; 6.523 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.359      ;
; 6.524 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.360      ;
; 6.525 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.357      ;
; 6.527 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.357      ;
; 6.528 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.356      ;
; 6.529 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.339      ;
; 6.529 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.339      ;
; 6.529 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.339      ;
; 6.529 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.355      ;
; 6.530 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.338      ;
; 6.530 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.338      ;
; 6.530 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.338      ;
; 6.531 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.337      ;
; 6.533 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.349      ;
; 6.533 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.349      ;
; 6.533 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.349      ;
; 6.535 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.388      ;
; 6.535 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.388      ;
; 6.535 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.388      ;
; 6.535 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.388      ;
; 6.536 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.348      ;
; 6.536 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.348      ;
; 6.537 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.347      ;
; 6.538 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.330      ;
; 6.538 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.330      ;
; 6.538 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.330      ;
; 6.539 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.345      ;
; 6.540 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.342      ;
; 6.545 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.323      ;
; 6.545 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.339      ;
; 6.548 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.336      ;
; 6.550 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.330      ;
; 6.552 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.328      ;
; 6.554 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.328      ;
; 6.559 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.325      ;
; 6.561 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.325      ;
; 6.567 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.313      ;
; 6.571 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.311      ;
; 6.573 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.311      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.144 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.471      ;
; 0.149 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.479      ;
; 0.155 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.157 ; Sdram_Control:u7|mDATAOUT[26]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.487      ;
; 0.158 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.488      ;
; 0.158 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.484      ;
; 0.163 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.174 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.505      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.506      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.507      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; Sdram_Control:u7|SA[2]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[0]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                              ; Sdram_Control:u7|SA[7]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ; Sdram_Control:u7|CKE                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|mADDR[17]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                              ; Sdram_Control:u7|SA[8]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|mADDR[16]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                              ; Sdram_Control:u7|SA[6]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.313      ;
; 0.190 ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; Sdram_Control:u7|SA[4]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.313      ;
; 0.190 ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                              ; Sdram_Control:u7|SA[3]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|command:u_command|RAS_N                                                                                                                                              ; Sdram_Control:u7|RAS_N                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.313      ;
; 0.190 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|mADDR[20]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                             ; Sdram_Control:u7|SA[11]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control:u7|mADDR[19]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|mADDR[12]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|mADDR[10]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; Sdram_Control:u7|SA[1]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control:u7|command:u_command|WE_N                                                                                                                                               ; Sdram_Control:u7|WE_N                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|command:u_command|command_delay[7]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                      ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.178 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.315      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.315      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.313      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.319      ;
; 0.207 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.181      ; 0.492      ;
; 0.208 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.332      ;
; 0.209 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.181      ; 0.494      ;
; 0.211 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.335      ;
; 0.219 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.181      ; 0.504      ;
; 0.226 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.181      ; 0.511      ;
; 0.246 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.372      ;
; 0.250 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.374      ;
; 0.253 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.387      ;
; 0.253 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.387      ;
; 0.253 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.387      ;
; 0.254 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.387      ;
; 0.254 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.388      ;
; 0.255 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.387      ;
; 0.255 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.389      ;
; 0.255 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.384      ;
; 0.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.390      ;
; 0.259 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.383      ;
; 0.262 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.386      ;
; 0.268 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.392      ;
; 0.273 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.397      ;
; 0.288 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.414      ;
; 0.290 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.419      ;
; 0.291 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.181      ; 0.576      ;
; 0.291 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.420      ;
; 0.292 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.421      ;
; 0.295 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.181      ; 0.580      ;
; 0.296 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.430      ;
; 0.296 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.427      ;
; 0.299 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.428      ;
; 0.299 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.428      ;
; 0.299 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.428      ;
; 0.300 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.434      ;
; 0.300 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.429      ;
; 0.300 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.429      ;
; 0.300 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.429      ;
; 0.301 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.430      ;
; 0.306 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.440      ;
; 0.306 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.430      ;
; 0.308 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.437      ;
; 0.308 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.437      ;
; 0.309 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.443      ;
; 0.310 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.434      ;
; 0.310 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.444      ;
; 0.310 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.444      ;
; 0.315 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.449      ;
; 0.321 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.181      ; 0.606      ;
; 0.321 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.455      ;
; 0.324 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.448      ;
; 0.326 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.450      ;
; 0.327 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.238      ; 0.649      ;
; 0.333 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|oRequest                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.274      ; 0.691      ;
; 0.334 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.458      ;
; 0.338 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.467      ;
; 0.339 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.468      ;
; 0.341 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.238      ; 0.663      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; Grayscale:u9|read_request_r              ; Grayscale:u9|read_request_r              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Grayscale:u9|state_r.S_WAIT              ; Grayscale:u9|state_r.S_WAIT              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Grayscale:u9|state_r.S_IDLE              ; Grayscale:u9|state_r.S_IDLE              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Grayscale:u9|state_r.S_COLOR             ; Grayscale:u9|state_r.S_COLOR             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.192 ; Grayscale:u9|count_r[19]                 ; Grayscale:u9|count_r[19]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.318      ;
; 0.199 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.214 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.614      ; 0.912      ;
; 0.254 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.380      ;
; 0.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.390      ;
; 0.288 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.414      ;
; 0.289 ; Grayscale:u9|count_r[9]                  ; Grayscale:u9|count_r[9]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.416      ;
; 0.290 ; Grayscale:u9|count_r[7]                  ; Grayscale:u9|count_r[7]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.417      ;
; 0.291 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; Grayscale:u9|count_r[5]                  ; Grayscale:u9|count_r[5]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; Grayscale:u9|count_r[8]                  ; Grayscale:u9|count_r[8]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.614      ; 0.990      ;
; 0.292 ; Grayscale:u9|count_r[1]                  ; Grayscale:u9|count_r[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; Grayscale:u9|count_r[2]                  ; Grayscale:u9|count_r[2]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; Grayscale:u9|count_r[3]                  ; Grayscale:u9|count_r[3]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Grayscale:u9|count_r[4]                  ; Grayscale:u9|count_r[4]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.420      ;
; 0.293 ; Grayscale:u9|count_r[6]                  ; Grayscale:u9|count_r[6]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.420      ;
; 0.293 ; Grayscale:u9|count_r[16]                 ; Grayscale:u9|count_r[16]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Grayscale:u9|count_r[18]                 ; Grayscale:u9|count_r[18]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Grayscale:u9|count_r[17]                 ; Grayscale:u9|count_r[17]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.421      ;
; 0.298 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Grayscale:u9|state_r.S_WAIT              ; Grayscale:u9|read_request_r              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Grayscale:u9|count_r[11]                 ; Grayscale:u9|count_r[11]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Grayscale:u9|count_r[13]                 ; Grayscale:u9|count_r[13]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Grayscale:u9|count_r[15]                 ; Grayscale:u9|count_r[15]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Grayscale:u9|count_r[10]                 ; Grayscale:u9|count_r[10]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Grayscale:u9|count_r[0]                  ; Grayscale:u9|count_r[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.428      ;
; 0.301 ; Grayscale:u9|count_r[12]                 ; Grayscale:u9|count_r[12]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                               ;
+--------+-----------------------------+-------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                       ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -0.623 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|mVGA_H_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.311      ;
; -0.623 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_BLANK  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.311      ;
; -0.623 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_H_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.311      ;
; -0.588 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.526     ; 1.499      ;
; -0.588 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.526     ; 1.499      ;
; -0.588 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.526     ; 1.499      ;
; -0.588 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.526     ; 1.499      ;
; -0.588 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.526     ; 1.499      ;
; -0.588 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.526     ; 1.499      ;
; -0.588 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.526     ; 1.499      ;
; -0.587 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.275      ;
; -0.587 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.275      ;
; -0.587 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.275      ;
; -0.587 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.275      ;
; -0.587 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.275      ;
; -0.587 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.275      ;
; -0.587 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.275      ;
; -0.587 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.275      ;
; -0.587 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.275      ;
; -0.587 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[10]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.275      ;
; -0.587 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[11]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.275      ;
; -0.587 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[12]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.275      ;
; -0.587 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|H_Cont[0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.275      ;
; -0.528 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|mVGA_H_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.216      ;
; -0.528 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_BLANK  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.216      ;
; -0.528 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_H_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.216      ;
; -0.514 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_R[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.521     ; 1.430      ;
; -0.514 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.521     ; 1.430      ;
; -0.493 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.526     ; 1.404      ;
; -0.493 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.526     ; 1.404      ;
; -0.493 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.526     ; 1.404      ;
; -0.493 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.526     ; 1.404      ;
; -0.493 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.526     ; 1.404      ;
; -0.493 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.526     ; 1.404      ;
; -0.493 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.526     ; 1.404      ;
; -0.492 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.180      ;
; -0.492 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.180      ;
; -0.492 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.180      ;
; -0.492 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.180      ;
; -0.492 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.180      ;
; -0.492 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.180      ;
; -0.492 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.180      ;
; -0.492 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.180      ;
; -0.492 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.180      ;
; -0.492 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[10]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.180      ;
; -0.492 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[11]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.180      ;
; -0.492 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[12]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.180      ;
; -0.492 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|H_Cont[0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.180      ;
; -0.457 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.525     ; 1.369      ;
; -0.457 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.525     ; 1.369      ;
; -0.457 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.525     ; 1.369      ;
; -0.457 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.525     ; 1.369      ;
; -0.457 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.525     ; 1.369      ;
; -0.457 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.525     ; 1.369      ;
; -0.457 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.525     ; 1.369      ;
; -0.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.124      ;
; -0.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.124      ;
; -0.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.124      ;
; -0.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.124      ;
; -0.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.124      ;
; -0.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.124      ;
; -0.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.124      ;
; -0.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.124      ;
; -0.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.124      ;
; -0.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.124      ;
; -0.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[11]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.124      ;
; -0.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[12]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.124      ;
; -0.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|V_Cont[10]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.124      ;
; -0.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|mVGA_V_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.124      ;
; -0.436 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_V_SYNC ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.124      ;
; -0.419 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_R[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.521     ; 1.335      ;
; -0.419 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_B[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.521     ; 1.335      ;
; -0.402 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oRequest    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.528     ; 1.311      ;
; -0.365 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.521     ; 1.281      ;
; -0.365 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.521     ; 1.281      ;
; -0.365 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.521     ; 1.281      ;
; -0.365 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.521     ; 1.281      ;
; -0.365 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.521     ; 1.281      ;
; -0.365 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.521     ; 1.281      ;
; -0.365 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_B[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.521     ; 1.281      ;
; -0.365 ; Grayscale:u9|read_request_r ; VGA_Controller:u1|oVGA_G[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.521     ; 1.281      ;
; -0.362 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_B[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.525     ; 1.274      ;
; -0.362 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_G[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.525     ; 1.274      ;
; -0.362 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_B[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.525     ; 1.274      ;
; -0.362 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_G[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.525     ; 1.274      ;
; -0.362 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_G[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.525     ; 1.274      ;
; -0.362 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_B[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.525     ; 1.274      ;
; -0.362 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|oVGA_G[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.525     ; 1.274      ;
; -0.352 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.040      ;
; -0.352 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.040      ;
; -0.352 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.040      ;
; -0.352 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.040      ;
; -0.352 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.040      ;
; -0.352 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.040      ;
; -0.352 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.040      ;
; -0.352 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.040      ;
; -0.352 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.040      ;
; -0.352 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[9]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.040      ;
; -0.352 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[11]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.040      ;
; -0.352 ; Reset_Delay:u2|oRST_2       ; VGA_Controller:u1|V_Cont[12]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.749     ; 1.040      ;
+--------+-----------------------------+-------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.043      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.046      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.061      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 2.064      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.770     ; 1.853      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.770     ; 1.853      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.770     ; 1.853      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.770     ; 1.853      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.770     ; 1.853      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.770     ; 1.853      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.770     ; 1.853      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.770     ; 1.853      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.769     ; 1.854      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.770     ; 1.853      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.770     ; 1.853      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.770     ; 1.853      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.770     ; 1.853      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.770     ; 1.853      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.856      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.856      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.856      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.856      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.856      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.856      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.856      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.856      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.856      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.856      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.856      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.856      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.856      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.856      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.770     ; 1.853      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.769     ; 1.854      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.769     ; 1.854      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.769     ; 1.854      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.769     ; 1.854      ;
; 6.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.769     ; 1.854      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.398 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 3.518      ;
; 16.398 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 3.518      ;
; 16.398 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 3.518      ;
; 16.398 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 3.518      ;
; 16.398 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 3.518      ;
; 16.398 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 3.518      ;
; 16.398 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 3.518      ;
; 16.398 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 3.518      ;
; 16.398 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 3.518      ;
; 16.398 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 3.518      ;
; 16.398 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 3.518      ;
; 16.398 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 3.518      ;
; 16.398 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 3.518      ;
; 16.398 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 3.518      ;
; 16.398 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 3.518      ;
; 16.398 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 3.518      ;
; 16.922 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.456      ; 3.521      ;
; 17.216 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.731      ;
; 17.216 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.731      ;
; 17.216 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.731      ;
; 17.216 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.731      ;
; 17.216 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.731      ;
; 17.216 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.731      ;
; 17.216 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.731      ;
; 17.216 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.731      ;
; 17.216 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.731      ;
; 17.216 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.731      ;
; 17.216 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.731      ;
; 17.216 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.731      ;
; 17.216 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.731      ;
; 17.216 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.731      ;
; 17.216 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.731      ;
; 17.216 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.731      ;
; 17.219 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.728      ;
; 17.219 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.728      ;
; 17.219 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.728      ;
; 17.219 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.728      ;
; 17.219 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.728      ;
; 17.219 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.728      ;
; 17.219 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.728      ;
; 17.219 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.728      ;
; 17.219 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.728      ;
; 17.219 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.728      ;
; 17.219 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.728      ;
; 17.219 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.728      ;
; 17.219 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.728      ;
; 17.219 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.728      ;
; 17.219 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.728      ;
; 17.219 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.728      ;
; 17.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.666      ;
; 17.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.666      ;
; 17.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.666      ;
; 17.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.666      ;
; 17.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.666      ;
; 17.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.666      ;
; 17.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.666      ;
; 17.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.666      ;
; 17.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.666      ;
; 17.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.666      ;
; 17.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.666      ;
; 17.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.666      ;
; 17.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.666      ;
; 17.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.666      ;
; 17.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.666      ;
; 17.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.666      ;
; 17.353 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.594      ;
; 17.353 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.594      ;
; 17.353 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.594      ;
; 17.353 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.594      ;
; 17.353 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.594      ;
; 17.353 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.594      ;
; 17.353 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.594      ;
; 17.353 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.594      ;
; 17.353 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.594      ;
; 17.353 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.594      ;
; 17.353 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.594      ;
; 17.353 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.594      ;
; 17.353 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.594      ;
; 17.353 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.594      ;
; 17.353 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.594      ;
; 17.353 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.594      ;
; 17.393 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.554      ;
; 17.393 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.554      ;
; 17.393 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.554      ;
; 17.393 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.554      ;
; 17.393 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.554      ;
; 17.393 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.554      ;
; 17.393 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.554      ;
; 17.393 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.554      ;
; 17.393 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.554      ;
; 17.393 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.554      ;
; 17.393 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.554      ;
; 17.393 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.554      ;
; 17.393 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.554      ;
; 17.393 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.554      ;
; 17.393 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.554      ;
; 17.393 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.554      ;
; 17.475 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.472      ;
; 17.475 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.472      ;
; 17.475 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.472      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                   ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.269 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.616      ; 0.969      ;
; 0.279 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.616      ; 0.979      ;
; 0.658 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.616      ; 1.358      ;
; 0.819 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.616      ; 1.519      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.967      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.967      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.967      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.967      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.967      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.967      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.967      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.967      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.967      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.967      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.967      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.967      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.967      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.967      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.967      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.967      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.977      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.977      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.977      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.977      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.977      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.977      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.977      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.977      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.977      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.977      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.977      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.977      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.977      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.977      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.977      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.977      ;
; 0.883 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.616      ; 1.583      ;
; 0.908 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.616      ; 1.608      ;
; 0.943 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.616      ; 1.643      ;
; 0.975 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.616      ; 1.675      ;
; 0.985 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.616      ; 1.685      ;
; 0.985 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.616      ; 1.685      ;
; 1.059 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.616      ; 1.759      ;
; 1.171 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.615      ; 1.870      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.356      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.356      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.356      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.356      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.356      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.356      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.356      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.356      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.356      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.356      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.356      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.356      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.356      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.356      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.356      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.356      ;
; 1.230 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.615      ; 1.929      ;
; 1.231 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.615      ; 1.930      ;
; 1.273 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.615      ; 1.972      ;
; 1.273 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.615      ; 1.972      ;
; 1.274 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.615      ; 1.973      ;
; 1.291 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.615      ; 1.990      ;
; 1.334 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.615      ; 2.033      ;
; 1.334 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.615      ; 2.033      ;
; 1.334 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.615      ; 2.033      ;
; 1.376 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.615      ; 2.075      ;
; 1.389 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.517      ;
; 1.389 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.517      ;
; 1.389 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.517      ;
; 1.389 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.517      ;
; 1.389 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.517      ;
; 1.389 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.517      ;
; 1.389 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.517      ;
; 1.389 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.517      ;
; 1.389 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.517      ;
; 1.389 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.517      ;
; 1.389 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.517      ;
; 1.389 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.517      ;
; 1.389 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.517      ;
; 1.389 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.517      ;
; 1.389 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.517      ;
; 1.389 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.517      ;
; 1.450 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.615      ; 2.149      ;
; 1.453 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.581      ;
; 1.453 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.581      ;
; 1.453 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.581      ;
; 1.453 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.581      ;
; 1.453 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.581      ;
; 1.453 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.581      ;
; 1.453 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.581      ;
; 1.453 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.581      ;
; 1.453 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.581      ;
; 1.453 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.581      ;
; 1.453 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.581      ;
; 1.453 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.581      ;
; 1.453 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 1.581      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.242     ; 1.690      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.243     ; 1.689      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.243     ; 1.689      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.243     ; 1.689      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.243     ; 1.689      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.242     ; 1.690      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.242     ; 1.690      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.243     ; 1.689      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.243     ; 1.689      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.243     ; 1.689      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.243     ; 1.689      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.242     ; 1.690      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.242     ; 1.690      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.243     ; 1.689      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.243     ; 1.689      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.243     ; 1.689      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.243     ; 1.689      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.242     ; 1.690      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.242     ; 1.690      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.242     ; 1.690      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.242     ; 1.690      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.685      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.685      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.685      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.685      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.685      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.685      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.685      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.286     ; 1.651      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.286     ; 1.651      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.286     ; 1.651      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.286     ; 1.651      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.286     ; 1.651      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.286     ; 1.651      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.287     ; 1.650      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.287     ; 1.650      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.287     ; 1.650      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.287     ; 1.650      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.290     ; 1.647      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.290     ; 1.647      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.290     ; 1.647      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.290     ; 1.647      ;
; 2.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.286     ; 1.651      ;
; 2.754 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.298     ; 1.640      ;
; 2.754 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.298     ; 1.640      ;
; 2.754 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.298     ; 1.640      ;
; 2.754 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.298     ; 1.640      ;
; 2.754 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.298     ; 1.640      ;
; 2.754 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.237     ; 1.701      ;
; 2.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.238     ; 1.701      ;
; 2.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.238     ; 1.701      ;
; 2.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.238     ; 1.701      ;
; 2.763 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.258     ; 1.689      ;
; 2.763 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.257     ; 1.690      ;
; 2.763 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.257     ; 1.690      ;
; 2.763 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.257     ; 1.690      ;
; 2.763 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.257     ; 1.690      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.441     ; 1.698      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.441     ; 1.698      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.441     ; 1.698      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.441     ; 1.698      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.496     ; 1.645      ;
; 2.992 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.320     ; 1.876      ;
; 2.993 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.355     ; 1.842      ;
; 3.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.321     ; 1.884      ;
; 3.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.321     ; 1.884      ;
; 3.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.321     ; 1.884      ;
; 3.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.321     ; 1.884      ;
; 3.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.321     ; 1.884      ;
; 3.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.321     ; 1.884      ;
; 3.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.321     ; 1.884      ;
; 3.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.321     ; 1.884      ;
; 3.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.321     ; 1.884      ;
; 3.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.321     ; 1.884      ;
; 3.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.321     ; 1.884      ;
; 3.016 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.356     ; 1.850      ;
; 3.016 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.356     ; 1.850      ;
; 3.016 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.356     ; 1.850      ;
; 3.016 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.356     ; 1.850      ;
; 3.016 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.356     ; 1.850      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.754 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 1.680      ;
; 2.754 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 1.680      ;
; 2.754 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 1.680      ;
; 2.754 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 1.680      ;
; 2.754 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 1.680      ;
; 2.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.311     ; 1.640      ;
; 2.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.311     ; 1.640      ;
; 2.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.311     ; 1.640      ;
; 2.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.248     ; 1.706      ;
; 2.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.287     ; 1.667      ;
; 2.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.287     ; 1.667      ;
; 2.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.287     ; 1.667      ;
; 2.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.287     ; 1.667      ;
; 2.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.287     ; 1.667      ;
; 2.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.287     ; 1.667      ;
; 2.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.287     ; 1.667      ;
; 2.784 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.260     ; 1.708      ;
; 2.784 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.260     ; 1.708      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 1.650      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 1.650      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 1.650      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 1.650      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 1.650      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 1.650      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 1.650      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 1.650      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.648      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.648      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.648      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.648      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.648      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.648      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.648      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.648      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.648      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.648      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.648      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.681      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.681      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.681      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.681      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.681      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.681      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.683      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.681      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.686      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.681      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.683      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.686      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.681      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.686      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.686      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.681      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.686      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.686      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.681      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.686      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.681      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.681      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.681      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.681      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.681      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.683      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.683      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.686      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.683      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 1.651      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 1.651      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 1.651      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.493     ; 1.647      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.493     ; 1.647      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.489     ; 1.651      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.499     ; 1.642      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.499     ; 1.642      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 1.644      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.499     ; 1.642      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 1.644      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.500     ; 1.641      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.500     ; 1.641      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.500     ; 1.641      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.500     ; 1.641      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.500     ; 1.641      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.500     ; 1.641      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 1.644      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.500     ; 1.641      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.500     ; 1.641      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 1.644      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.500     ; 1.641      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 1.644      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.500     ; 1.641      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.500     ; 1.641      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.499     ; 1.642      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.500     ; 1.641      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.499     ; 1.642      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.499     ; 1.642      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.499     ; 1.642      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.499     ; 1.642      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.499     ; 1.642      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.500     ; 1.641      ;
; 2.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 1.644      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[0]                                                                                                                                                             ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[1]                                                                                                                                                             ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[0]                                                                                                                                                             ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[3]                                                                                                                                                             ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|IN_REQ                                                                                                                                                             ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|PM_STOP                                                                                                                                                            ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Read                                                                                                                                                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[0]                                                                                                                                                              ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[1]                                                                                                                                                              ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[2]                                                                                                                                                              ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[4]                                                                                                                                                              ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[7]                                                                                                                                                              ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                       ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------+
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]     ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[10]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[11]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[12]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[13]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[14]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[15]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[16]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[17]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[18]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Grayscale:u9|count_r[19]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]     ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]     ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]     ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                   ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oRequest                                                                                                                                                           ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                          ;
; 12.257 ; 12.473       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                          ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 12.262 ; 12.492       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 1.813 ; 2.553 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 1.813 ; 2.553 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 2.003 ; 2.873 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 2.003 ; 2.873 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.232 ; 4.132 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.812 ; 3.631 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.930 ; 3.777 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.760 ; 3.588 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.724 ; 3.532 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.796 ; 3.627 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.632 ; 3.446 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.818 ; 3.641 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.680 ; 3.451 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.790 ; 3.628 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.842 ; 3.665 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.802 ; 3.614 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.734 ; 3.557 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.735 ; 3.484 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.416 ; 3.191 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.352 ; 3.109 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.348 ; 3.111 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.054 ; 2.775 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.459 ; 3.218 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.389 ; 3.170 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.784 ; 3.632 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.603 ; 3.396 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.232 ; 4.132 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.594 ; 3.405 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.520 ; 3.292 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.911 ; 3.767 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.507 ; 3.302 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 3.564 ; 4.571 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 3.564 ; 4.571 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -0.670 ; -1.458 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -0.670 ; -1.458 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -0.776 ; -1.567 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -0.776 ; -1.567 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.650 ; -2.359 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -2.383 ; -3.193 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -2.492 ; -3.321 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -2.328 ; -3.140 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -2.299 ; -3.098 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -2.364 ; -3.179 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -2.205 ; -3.003 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.389 ; -3.202 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.250 ; -3.007 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.358 ; -3.179 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.411 ; -3.225 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -2.369 ; -3.165 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.305 ; -3.111 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.309 ; -3.052 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -1.997 ; -2.759 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -1.936 ; -2.680 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -1.931 ; -2.681 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -1.650 ; -2.359 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -2.043 ; -2.795 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -1.971 ; -2.737 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.349 ; -3.180 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -2.181 ; -2.965 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -2.786 ; -3.673 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -2.169 ; -2.964 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -2.101 ; -2.866 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.474 ; -3.313 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -2.085 ; -2.865 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -2.761 ; -3.668 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -2.761 ; -3.668 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 7.842  ; 8.408  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 5.972  ; 6.133  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.665  ; 3.872  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.441  ; 2.477  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.781  ; 2.886  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 3.106  ; 3.270  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.488  ; 2.522  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 3.041  ; 3.197  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 3.272  ; 3.423  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 3.270  ; 3.495  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 3.665  ; 3.872  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.951  ; 3.099  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.625  ; 3.842  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.767  ; 2.895  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 3.314  ; 3.494  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.869  ; 4.124  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 3.869  ; 4.124  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.081  ; 3.202  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 3.121  ; 3.293  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 3.290  ; 3.484  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.118  ; 3.272  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.769  ; 6.065  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 5.769  ; 6.065  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 4.314  ; 4.444  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 4.376  ; 4.521  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 4.957  ; 5.101  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 4.932  ; 5.064  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 4.731  ; 4.823  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 4.801  ; 4.905  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 4.095  ; 4.117  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 4.529  ; 4.557  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 5.120  ; 5.263  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 5.087  ; 5.212  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 5.594  ; 5.792  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 4.996  ; 5.069  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 5.025  ; 5.154  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 4.575  ; 4.745  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 5.217  ; 5.411  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 4.280  ; 4.389  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 4.659  ; 4.819  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 5.613  ; 5.881  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 4.763  ; 4.972  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 4.374  ; 4.459  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 4.553  ; 4.664  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 5.242  ; 5.471  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 5.536  ; 5.729  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 4.641  ; 4.759  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 4.912  ; 5.086  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 4.083  ; 4.166  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 4.192  ; 4.309  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 4.028  ; 4.084  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.867  ; 3.958  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 4.631  ; 4.726  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 4.722  ; 4.846  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.409  ; 3.596  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.409  ; 3.596  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 3.361  ; 3.527  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 1.951  ; 1.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.781  ; 2.932  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.463  ; 3.645  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 3.085  ; 3.236  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.410 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.443 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.534  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.502  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.514  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.104  ; 3.206  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.521  ; 2.523  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.650  ; 2.671  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 3.104  ; 3.206  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.419  ; 2.417  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.397  ; 2.385  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.441  ; 2.444  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.818  ; 2.886  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.441  ; 2.444  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.420  ; 2.471  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.482  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 3.370  ; 3.500  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.982  ; 3.076  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.755  ; 2.816  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 3.193  ; 3.297  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.841  ; 2.890  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.981  ; 3.064  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 3.370  ; 3.500  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 3.042  ; 3.107  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.853  ; 2.918  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 2.498  ; 2.565  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.169  ; 3.282  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.631  ; 2.661  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.626  ; 2.653  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.683  ; 2.719  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.733  ; 2.768  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.717  ; 2.783  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.375  ; 2.372  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 3.169  ; 3.282  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.953  ; 3.012  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 2.164  ; 2.157  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 7.552  ; 8.093  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 5.761  ; 5.913  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 2.115  ; 2.147  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.115  ; 2.147  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.441  ; 2.540  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.751  ; 2.906  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.162  ; 2.192  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.692  ; 2.839  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.913  ; 3.055  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.908  ; 3.123  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 3.288  ; 3.484  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.605  ; 2.744  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.252  ; 3.458  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.426  ; 2.546  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.954  ; 3.123  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.730  ; 2.843  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 3.483  ; 3.726  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.730  ; 2.843  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.768  ; 2.931  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.931  ; 3.114  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.766  ; 2.911  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.950  ; 3.070  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 4.386  ; 4.713  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.273  ; 3.426  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.184  ; 3.332  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.549  ; 3.739  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.494  ; 3.663  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.320  ; 3.452  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.582  ; 3.744  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.024  ; 3.144  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 2.984  ; 3.098  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.551  ; 3.722  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.509  ; 3.658  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 4.016  ; 4.293  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.332  ; 3.481  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.646  ; 3.815  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.566  ; 3.806  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.832  ; 4.062  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.181  ; 3.335  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.558  ; 3.757  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 4.405  ; 4.724  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.411  ; 3.602  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.005  ; 3.137  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.539  ; 3.722  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 4.114  ; 4.374  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.945  ; 4.165  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.421  ; 3.595  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.664  ; 3.895  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.438  ; 3.575  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 2.996  ; 3.114  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 2.994  ; 3.123  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 2.950  ; 3.070  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.410  ; 3.544  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.356  ; 3.512  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 1.646  ; 1.618  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.046  ; 3.222  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.999  ; 3.156  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 1.646  ; 1.618  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.438  ; 2.581  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.095  ; 3.268  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.734  ; 2.876  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.696 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.729 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.068  ; 2.055  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.187  ; 2.187  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.312  ; 2.330  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.747  ; 2.842  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.090  ; 2.086  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.068  ; 2.055  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.110  ; 2.110  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.471  ; 2.534  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.110  ; 2.111  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.088  ; 2.135  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.410  ; 2.467  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.628  ; 2.717  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.410  ; 2.467  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.831  ; 2.929  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.492  ; 2.537  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.628  ; 2.706  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 3.003  ; 3.126  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.686  ; 2.746  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.506  ; 2.566  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 2.163  ; 2.225  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.046  ; 2.040  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.291  ; 2.317  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.287  ; 2.310  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.342  ; 2.375  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.389  ; 2.420  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.374  ; 2.434  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.046  ; 2.040  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.808  ; 2.915  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.601  ; 2.655  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 1.844  ; 1.835  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.522 ;    ;    ; 5.424 ;
; SW[1]      ; LEDR[1]     ; 4.386 ;    ;    ; 5.282 ;
; SW[2]      ; LEDR[2]     ; 4.414 ;    ;    ; 5.295 ;
; SW[3]      ; LEDR[3]     ; 4.402 ;    ;    ; 5.286 ;
; SW[4]      ; LEDR[4]     ; 4.350 ;    ;    ; 5.232 ;
; SW[5]      ; LEDR[5]     ; 4.448 ;    ;    ; 5.360 ;
; SW[6]      ; LEDR[6]     ; 4.655 ;    ;    ; 5.591 ;
; SW[7]      ; LEDR[7]     ; 4.551 ;    ;    ; 5.465 ;
; SW[8]      ; LEDR[8]     ; 4.585 ;    ;    ; 5.514 ;
; SW[9]      ; LEDR[9]     ; 5.306 ;    ;    ; 6.259 ;
; SW[10]     ; LEDR[10]    ; 4.792 ;    ;    ; 5.759 ;
; SW[11]     ; LEDR[11]    ; 4.768 ;    ;    ; 5.730 ;
; SW[12]     ; LEDR[12]    ; 4.716 ;    ;    ; 5.661 ;
; SW[13]     ; LEDR[13]    ; 4.593 ;    ;    ; 5.535 ;
; SW[14]     ; LEDR[14]    ; 4.590 ;    ;    ; 5.531 ;
; SW[15]     ; LEDR[15]    ; 5.645 ;    ;    ; 6.656 ;
; SW[16]     ; LEDR[16]    ; 4.599 ;    ;    ; 5.547 ;
; SW[17]     ; LEDR[17]    ; 4.576 ;    ;    ; 5.516 ;
; UART_RXD   ; UART_TXD    ; 5.160 ;    ;    ; 5.633 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.367 ;    ;    ; 5.256 ;
; SW[1]      ; LEDR[1]     ; 4.234 ;    ;    ; 5.118 ;
; SW[2]      ; LEDR[2]     ; 4.260 ;    ;    ; 5.130 ;
; SW[3]      ; LEDR[3]     ; 4.248 ;    ;    ; 5.121 ;
; SW[4]      ; LEDR[4]     ; 4.199 ;    ;    ; 5.069 ;
; SW[5]      ; LEDR[5]     ; 4.293 ;    ;    ; 5.192 ;
; SW[6]      ; LEDR[6]     ; 4.493 ;    ;    ; 5.415 ;
; SW[7]      ; LEDR[7]     ; 4.392 ;    ;    ; 5.293 ;
; SW[8]      ; LEDR[8]     ; 4.423 ;    ;    ; 5.338 ;
; SW[9]      ; LEDR[9]     ; 5.153 ;    ;    ; 6.094 ;
; SW[10]     ; LEDR[10]    ; 4.622 ;    ;    ; 5.574 ;
; SW[11]     ; LEDR[11]    ; 4.599 ;    ;    ; 5.546 ;
; SW[12]     ; LEDR[12]    ; 4.549 ;    ;    ; 5.480 ;
; SW[13]     ; LEDR[13]    ; 4.431 ;    ;    ; 5.359 ;
; SW[14]     ; LEDR[14]    ; 4.428 ;    ;    ; 5.355 ;
; SW[15]     ; LEDR[15]    ; 5.477 ;    ;    ; 6.474 ;
; SW[16]     ; LEDR[16]    ; 4.436 ;    ;    ; 5.369 ;
; SW[17]     ; LEDR[17]    ; 4.414 ;    ;    ; 5.340 ;
; UART_RXD   ; UART_TXD    ; 5.039 ;    ;    ; 5.502 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.520 ; 2.427 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.060 ; 2.967 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.248 ; 3.155 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.274 ; 3.181 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.068 ; 2.975 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.274 ; 3.181 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.273 ; 3.180 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.273 ; 3.180 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.646 ; 3.553 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.080 ; 2.987 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.080 ; 2.987 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.277 ; 3.184 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.987 ; 2.894 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.277 ; 3.184 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.057 ; 2.964 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.790 ; 2.725 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.080 ; 2.987 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.629 ; 2.536 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.826 ; 2.733 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.752 ; 2.659 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.827 ; 2.734 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.827 ; 2.734 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.520 ; 2.427 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.629 ; 2.536 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.819 ; 2.726 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.080 ; 2.987 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.666 ; 3.573 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.666 ; 3.573 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.666 ; 3.573 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.646 ; 3.553 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.480 ; 3.387 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.646 ; 3.553 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.446 ; 3.353 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.197 ; 2.104 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.716 ; 2.623 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.896 ; 2.803 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.921 ; 2.828 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.723 ; 2.630 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.921 ; 2.828 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.920 ; 2.827 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.920 ; 2.827 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.279 ; 3.186 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.735 ; 2.642 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.735 ; 2.642 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.924 ; 2.831 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.645 ; 2.552 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.924 ; 2.831 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.713 ; 2.620 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.454 ; 2.389 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.735 ; 2.642 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.302 ; 2.209 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.491 ; 2.398 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.420 ; 2.327 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.492 ; 2.399 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.492 ; 2.399 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.197 ; 2.104 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.302 ; 2.209 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.485 ; 2.392 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.735 ; 2.642 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.298 ; 3.205 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.298 ; 3.205 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.298 ; 3.205 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.279 ; 3.186 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.120 ; 3.027 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.279 ; 3.186 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.087 ; 2.994 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.551     ; 2.644     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.172     ; 3.265     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.387     ; 3.480     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.417     ; 3.510     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.180     ; 3.273     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.417     ; 3.510     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.416     ; 3.509     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.416     ; 3.509     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.842     ; 3.935     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.197     ; 3.290     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.197     ; 3.290     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.425     ; 3.518     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.094     ; 3.187     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.425     ; 3.518     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.168     ; 3.261     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.897     ; 2.962     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.197     ; 3.290     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.670     ; 2.763     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.895     ; 2.988     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.815     ; 2.908     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.898     ; 2.991     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.898     ; 2.991     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.551     ; 2.644     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.670     ; 2.763     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.887     ; 2.980     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.197     ; 3.290     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.869     ; 3.962     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.869     ; 3.962     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.869     ; 3.962     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.842     ; 3.935     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.656     ; 3.749     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.842     ; 3.935     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.613     ; 3.706     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.223     ; 2.316     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.819     ; 2.912     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.026     ; 3.119     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.055     ; 3.148     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.827     ; 2.920     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.055     ; 3.148     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.054     ; 3.147     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.054     ; 3.147     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.463     ; 3.556     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.844     ; 2.937     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.844     ; 2.937     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.062     ; 3.155     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.745     ; 2.838     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.062     ; 3.155     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.816     ; 2.909     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.553     ; 2.618     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.844     ; 2.937     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.337     ; 2.430     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.553     ; 2.646     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.477     ; 2.570     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.556     ; 2.649     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.556     ; 2.649     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.223     ; 2.316     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.337     ; 2.430     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.546     ; 2.639     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.844     ; 2.937     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.488     ; 3.581     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.488     ; 3.581     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.488     ; 3.581     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.463     ; 3.556     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.284     ; 3.377     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.463     ; 3.556     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.243     ; 3.336     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.442 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+-------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                           ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -1.884   ; 0.144 ; -3.398   ; 0.269   ; 4.681               ;
;  CLOCK2_50                                      ; 2.854    ; 0.180 ; 13.237   ; 0.269   ; 9.272               ;
;  CLOCK3_50                                      ; N/A      ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                       ; N/A      ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 1.447    ; 0.144 ; 2.986    ; 2.754   ; 4.681               ;
;  u6|altpll_component|auto_generated|pll1|clk[4] ; -1.884   ; 0.173 ; -3.398   ; 2.748   ; 12.181              ;
; Design-wide TNS                                 ; -120.221 ; 0.0   ; -346.57  ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                      ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50                                      ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                       ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[4] ; -120.221 ; 0.000 ; -346.570 ; 0.000   ; 0.000               ;
+-------------------------------------------------+----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 3.698 ; 4.169 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 3.698 ; 4.169 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 4.234 ; 4.676 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 4.234 ; 4.676 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 6.195 ; 6.751 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.366 ; 5.839 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.577 ; 6.013 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.248 ; 5.687 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.155 ; 5.637 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.257 ; 5.727 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.982 ; 5.445 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.390 ; 5.885 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.098 ; 5.456 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.295 ; 5.778 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.408 ; 5.904 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.351 ; 5.747 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.167 ; 5.632 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.197 ; 5.563 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.548 ; 4.985 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.459 ; 4.866 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.452 ; 4.868 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.852 ; 4.271 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.681 ; 5.117 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.558 ; 4.989 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.308 ; 5.811 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.996 ; 5.461 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.195 ; 6.751 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.918 ; 5.379 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.855 ; 5.280 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.543 ; 6.026 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.779 ; 5.210 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 6.799 ; 7.467 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 6.799 ; 7.467 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -0.670 ; -1.458 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -0.670 ; -1.458 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -0.776 ; -1.567 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -0.776 ; -1.567 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.650 ; -2.359 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -2.383 ; -3.193 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -2.492 ; -3.321 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -2.328 ; -3.140 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -2.299 ; -3.098 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -2.364 ; -3.179 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -2.205 ; -3.003 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.389 ; -3.202 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.250 ; -3.007 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.358 ; -3.179 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.411 ; -3.225 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -2.369 ; -3.165 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.305 ; -3.111 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.309 ; -3.052 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -1.997 ; -2.759 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -1.936 ; -2.680 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -1.931 ; -2.681 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -1.650 ; -2.359 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -2.043 ; -2.795 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -1.971 ; -2.737 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.349 ; -3.180 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -2.181 ; -2.965 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -2.786 ; -3.673 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -2.169 ; -2.964 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -2.101 ; -2.866 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.474 ; -3.313 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -2.085 ; -2.865 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -2.761 ; -3.668 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -2.761 ; -3.668 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 15.294 ; 15.150 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 11.381 ; 11.201 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 7.228  ; 7.127  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.783  ; 4.706  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.445  ; 5.453  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 6.123  ; 6.073  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.887  ; 4.793  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 6.006  ; 6.019  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 6.461  ; 6.374  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 6.495  ; 6.550  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 7.228  ; 7.105  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.784  ; 5.836  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 7.164  ; 7.127  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 5.446  ; 5.448  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 6.483  ; 6.500  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 7.749  ; 7.591  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 7.749  ; 7.591  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 6.125  ; 5.979  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 6.166  ; 6.180  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 6.462  ; 6.498  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 6.191  ; 6.178  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 11.197 ; 11.180 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 11.197 ; 11.180 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 8.309  ; 8.321  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 8.423  ; 8.453  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 9.580  ; 9.503  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 9.616  ; 9.447  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 9.102  ; 8.986  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 9.299  ; 9.083  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.844  ; 7.711  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 8.626  ; 8.469  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 9.911  ; 9.757  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 9.865  ; 9.678  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 10.822 ; 10.720 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 9.691  ; 9.414  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 9.729  ; 9.504  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 8.722  ; 8.742  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 10.102 ; 10.002 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.234  ; 8.173  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 9.043  ; 8.982  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 10.855 ; 10.826 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 9.188  ; 9.251  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 8.341  ; 8.291  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 8.719  ; 8.658  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 10.231 ; 10.142 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 10.815 ; 10.617 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 9.003  ; 8.888  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 9.530  ; 9.465  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.827  ; 7.746  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 8.051  ; 8.055  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.733  ; 7.671  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.512  ; 7.519  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 9.037  ; 8.844  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 9.132  ; 9.058  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 6.761  ; 6.725  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 6.761  ; 6.725  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 6.508  ; 6.425  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 3.785  ; 3.724  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.595  ; 5.587  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 6.959  ; 6.841  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 6.170  ; 6.122  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.095 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.251 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 6.010  ; 5.898  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.836  ; 4.700  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.099  ; 4.956  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 6.010  ; 5.898  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.620  ; 4.505  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.572  ; 4.448  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.656  ; 4.546  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.479  ; 5.366  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.656  ; 4.546  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.630  ; 4.572  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 6.571  ; 6.436  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.822  ; 5.699  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.307  ; 5.235  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 6.249  ; 6.106  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.546  ; 5.396  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.776  ; 5.670  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 6.571  ; 6.436  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.968  ; 5.785  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.509  ; 5.402  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 4.849  ; 4.768  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 6.215  ; 6.076  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.113  ; 4.976  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.086  ; 4.951  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.191  ; 5.053  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.310  ; 5.165  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.250  ; 5.173  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.562  ; 4.454  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.215  ; 6.076  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.775  ; 5.613  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 4.147  ; 4.014  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 7.552  ; 8.093  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 5.761  ; 5.913  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 2.115  ; 2.147  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.115  ; 2.147  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.441  ; 2.540  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.751  ; 2.906  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.162  ; 2.192  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.692  ; 2.839  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.913  ; 3.055  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.908  ; 3.123  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 3.288  ; 3.484  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.605  ; 2.744  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.252  ; 3.458  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.426  ; 2.546  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.954  ; 3.123  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.730  ; 2.843  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 3.483  ; 3.726  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.730  ; 2.843  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.768  ; 2.931  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.931  ; 3.114  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.766  ; 2.911  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.950  ; 3.070  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 4.386  ; 4.713  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.273  ; 3.426  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.184  ; 3.332  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.549  ; 3.739  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.494  ; 3.663  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.320  ; 3.452  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.582  ; 3.744  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.024  ; 3.144  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 2.984  ; 3.098  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.551  ; 3.722  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.509  ; 3.658  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 4.016  ; 4.293  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.332  ; 3.481  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.646  ; 3.815  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.566  ; 3.806  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.832  ; 4.062  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.181  ; 3.335  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.558  ; 3.757  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 4.405  ; 4.724  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.411  ; 3.602  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.005  ; 3.137  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.539  ; 3.722  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 4.114  ; 4.374  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.945  ; 4.165  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.421  ; 3.595  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.664  ; 3.895  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.438  ; 3.575  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 2.996  ; 3.114  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 2.994  ; 3.123  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 2.950  ; 3.070  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.410  ; 3.544  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.356  ; 3.512  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 1.646  ; 1.618  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.046  ; 3.222  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.999  ; 3.156  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 1.646  ; 1.618  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.438  ; 2.581  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.095  ; 3.268  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.734  ; 2.876  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.696 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.729 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.068  ; 2.055  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.187  ; 2.187  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.312  ; 2.330  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.747  ; 2.842  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.090  ; 2.086  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.068  ; 2.055  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.110  ; 2.110  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.471  ; 2.534  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.110  ; 2.111  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.088  ; 2.135  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.410  ; 2.467  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.628  ; 2.717  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.410  ; 2.467  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.831  ; 2.929  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.492  ; 2.537  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.628  ; 2.706  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 3.003  ; 3.126  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.686  ; 2.746  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.506  ; 2.566  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 2.163  ; 2.225  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.046  ; 2.040  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.291  ; 2.317  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.287  ; 2.310  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.342  ; 2.375  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.389  ; 2.420  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.374  ; 2.434  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.046  ; 2.040  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.808  ; 2.915  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.601  ; 2.655  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 1.844  ; 1.835  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.617  ;    ;    ; 9.152  ;
; SW[1]      ; LEDR[1]     ; 8.443  ;    ;    ; 8.975  ;
; SW[2]      ; LEDR[2]     ; 8.542  ;    ;    ; 9.005  ;
; SW[3]      ; LEDR[3]     ; 8.522  ;    ;    ; 8.985  ;
; SW[4]      ; LEDR[4]     ; 8.383  ;    ;    ; 8.892  ;
; SW[5]      ; LEDR[5]     ; 8.533  ;    ;    ; 9.090  ;
; SW[6]      ; LEDR[6]     ; 8.915  ;    ;    ; 9.466  ;
; SW[7]      ; LEDR[7]     ; 8.743  ;    ;    ; 9.266  ;
; SW[8]      ; LEDR[8]     ; 8.837  ;    ;    ; 9.400  ;
; SW[9]      ; LEDR[9]     ; 9.789  ;    ;    ; 10.420 ;
; SW[10]     ; LEDR[10]    ; 9.234  ;    ;    ; 9.830  ;
; SW[11]     ; LEDR[11]    ; 9.190  ;    ;    ; 9.761  ;
; SW[12]     ; LEDR[12]    ; 9.121  ;    ;    ; 9.647  ;
; SW[13]     ; LEDR[13]    ; 8.847  ;    ;    ; 9.427  ;
; SW[14]     ; LEDR[14]    ; 8.844  ;    ;    ; 9.423  ;
; SW[15]     ; LEDR[15]    ; 10.487 ;    ;    ; 11.138 ;
; SW[16]     ; LEDR[16]    ; 8.874  ;    ;    ; 9.465  ;
; SW[17]     ; LEDR[17]    ; 8.834  ;    ;    ; 9.407  ;
; UART_RXD   ; UART_TXD    ; 8.996  ;    ;    ; 9.009  ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.367 ;    ;    ; 5.256 ;
; SW[1]      ; LEDR[1]     ; 4.234 ;    ;    ; 5.118 ;
; SW[2]      ; LEDR[2]     ; 4.260 ;    ;    ; 5.130 ;
; SW[3]      ; LEDR[3]     ; 4.248 ;    ;    ; 5.121 ;
; SW[4]      ; LEDR[4]     ; 4.199 ;    ;    ; 5.069 ;
; SW[5]      ; LEDR[5]     ; 4.293 ;    ;    ; 5.192 ;
; SW[6]      ; LEDR[6]     ; 4.493 ;    ;    ; 5.415 ;
; SW[7]      ; LEDR[7]     ; 4.392 ;    ;    ; 5.293 ;
; SW[8]      ; LEDR[8]     ; 4.423 ;    ;    ; 5.338 ;
; SW[9]      ; LEDR[9]     ; 5.153 ;    ;    ; 6.094 ;
; SW[10]     ; LEDR[10]    ; 4.622 ;    ;    ; 5.574 ;
; SW[11]     ; LEDR[11]    ; 4.599 ;    ;    ; 5.546 ;
; SW[12]     ; LEDR[12]    ; 4.549 ;    ;    ; 5.480 ;
; SW[13]     ; LEDR[13]    ; 4.431 ;    ;    ; 5.359 ;
; SW[14]     ; LEDR[14]    ; 4.428 ;    ;    ; 5.355 ;
; SW[15]     ; LEDR[15]    ; 5.477 ;    ;    ; 6.474 ;
; SW[16]     ; LEDR[16]    ; 4.436 ;    ;    ; 5.369 ;
; SW[17]     ; LEDR[17]    ; 4.414 ;    ;    ; 5.340 ;
; UART_RXD   ; UART_TXD    ; 5.039 ;    ;    ; 5.502 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 3699     ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50                                      ; 0        ; 24       ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 23       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 11886    ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 72       ; 0        ; 24       ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 18       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 1534     ; 72       ; 24       ; 1712     ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 3699     ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; CLOCK2_50                                      ; 0        ; 24       ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 23       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 11886    ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 72       ; 0        ; 24       ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 18       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 1534     ; 72       ; 24       ; 1712     ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; CLOCK2_50                                      ; 567      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[4] ; 108      ; 0        ; 112      ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; CLOCK2_50                                      ; 567      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[4] ; 108      ; 0        ; 112      ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 64    ; 64   ;
; Unconstrained Input Port Paths  ; 358   ; 358  ;
; Unconstrained Output Ports      ; 144   ; 144  ;
; Unconstrained Output Port Paths ; 330   ; 330  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sun Dec 25 16:38:01 2022
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_dih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[0]} {u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[2]} {u6|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[4]} {u6|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.884
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.884            -120.221 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     1.447               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.087               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.343               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.385               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.402               0.000 CLOCK2_50 
Info (332146): Worst-case recovery slack is -3.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.398            -346.570 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.986               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.237               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.810
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.810               0.000 CLOCK2_50 
    Info (332119):     5.173               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     5.183               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.686
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.686               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.685               0.000 CLOCK2_50 
    Info (332119):    12.188               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.757 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.237
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.237             -66.484 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.280               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.973               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.339               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.353               0.000 CLOCK2_50 
Info (332146): Worst-case recovery slack is -2.733
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.733            -231.934 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     3.764               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.894               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.706
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.706               0.000 CLOCK2_50 
    Info (332119):     4.535               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     4.545               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.681
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.681               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.692               0.000 CLOCK2_50 
    Info (332119):    12.181               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 15.186 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.544
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.544               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.854               0.000 CLOCK2_50 
    Info (332119):     5.337               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.144               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.173               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.180               0.000 CLOCK2_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -0.623
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.623             -27.705 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     6.235               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.398               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.269
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.269               0.000 CLOCK2_50 
    Info (332119):     2.748               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.754               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.759
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.759               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.272               0.000 CLOCK2_50 
    Info (332119):    12.256               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.442 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4978 megabytes
    Info: Processing ended: Sun Dec 25 16:38:08 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:04


