

================================================================
== Vivado HLS Report for 'top_level'
================================================================
* Date:           Thu Oct  1 13:57:22 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Iris-recognition
* Solution:       PYNQ_SOLUTION
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.400 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+-----------+-----------+-----------+----------+-----------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |       Interval       | Pipeline|
    |    min   |    max    |    min    |    max    |    min   |    max    |   Type  |
    +----------+-----------+-----------+-----------+----------+-----------+---------+
    |  59860422|  119534022| 0.599 sec | 1.195 sec |  59860422|  119534022|   none  |
    +----------+-----------+-----------+-----------+----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+----------+-----------+-----------+-----------+----------+-----------+----------+
        |                   |         |   Latency (cycles)   |   Latency (absolute)  |       Interval       | Pipeline |
        |      Instance     |  Module |    min   |    max    |    min    |    max    |    min   |    max    |   Type   |
        +-------------------+---------+----------+-----------+-----------+-----------+----------+-----------+----------+
        |grp_method1_fu_54  |method1  |  59860419|  119534019| 0.599 sec | 1.195 sec |  59860417|  119534017| dataflow |
        +-------------------+---------+----------+-----------+-----------+-----------+----------+-----------+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [2/2] (0.00ns)   --->   "call fastcc void @method1(i32* %inputStream_V_data_V, i4* %inputStream_V_keep_V, i4* %inputStream_V_strb_V, i1* %inputStream_V_user_V, i1* %inputStream_V_last_V, i1* %inputStream_V_id_V, i1* %inputStream_V_dest_V, i32* %outputStream_V_data_V, i4* %outputStream_V_keep_V, i4* %outputStream_V_strb_V, i1* %outputStream_V_user_V, i1* %outputStream_V_last_V, i1* %outputStream_V_id_V, i1* %outputStream_V_dest_V)" [Iris-recognition/toplevel.cpp:820]   --->   Operation 5 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 6 [1/2] (0.00ns)   --->   "call fastcc void @method1(i32* %inputStream_V_data_V, i4* %inputStream_V_keep_V, i4* %inputStream_V_strb_V, i1* %inputStream_V_user_V, i1* %inputStream_V_last_V, i1* %inputStream_V_id_V, i1* %inputStream_V_dest_V, i32* %outputStream_V_data_V, i4* %outputStream_V_keep_V, i4* %outputStream_V_strb_V, i1* %outputStream_V_user_V, i1* %outputStream_V_last_V, i1* %outputStream_V_id_V, i1* %outputStream_V_dest_V)" [Iris-recognition/toplevel.cpp:820]   --->   Operation 6 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %inputStream_V_data_V), !map !429"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %inputStream_V_keep_V), !map !433"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %inputStream_V_strb_V), !map !437"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inputStream_V_user_V), !map !441"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inputStream_V_last_V), !map !445"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inputStream_V_id_V), !map !449"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inputStream_V_dest_V), !map !453"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outputStream_V_data_V), !map !457"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %outputStream_V_keep_V), !map !461"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %outputStream_V_strb_V), !map !465"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outputStream_V_user_V), !map !469"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outputStream_V_last_V), !map !473"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outputStream_V_id_V), !map !477"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outputStream_V_dest_V), !map !481"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @top_level_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputStream_V_data_V, i4* %inputStream_V_keep_V, i4* %inputStream_V_strb_V, i1* %inputStream_V_user_V, i1* %inputStream_V_last_V, i1* %inputStream_V_id_V, i1* %inputStream_V_dest_V, [5 x i8]* @p_str14, i32 1, i32 1, [5 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [Iris-recognition/toplevel.cpp:816]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outputStream_V_data_V, i4* %outputStream_V_keep_V, i4* %outputStream_V_strb_V, i1* %outputStream_V_user_V, i1* %outputStream_V_last_V, i1* %outputStream_V_id_V, i1* %outputStream_V_dest_V, [5 x i8]* @p_str14, i32 1, i32 1, [5 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [Iris-recognition/toplevel.cpp:817]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [Iris-recognition/toplevel.cpp:818]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [Iris-recognition/toplevel.cpp:821]   --->   Operation 25 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ inputStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inputStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inputStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inputStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inputStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inputStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inputStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outputStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outputStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outputStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outputStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outputStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outputStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outputStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arctan_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ arctan_V268]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln820          (call         ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
spectopmodule_ln0   (spectopmodule) [ 00000]
specinterface_ln816 (specinterface) [ 00000]
specinterface_ln817 (specinterface) [ 00000]
specinterface_ln818 (specinterface) [ 00000]
ret_ln821           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inputStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inputStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inputStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inputStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outputStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outputStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outputStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outputStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outputStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outputStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outputStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arctan_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arctan_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arctan_V268">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arctan_V268"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="method1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_level_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="grp_method1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="4" slack="0"/>
<pin id="58" dir="0" index="3" bw="4" slack="0"/>
<pin id="59" dir="0" index="4" bw="1" slack="0"/>
<pin id="60" dir="0" index="5" bw="1" slack="0"/>
<pin id="61" dir="0" index="6" bw="1" slack="0"/>
<pin id="62" dir="0" index="7" bw="1" slack="0"/>
<pin id="63" dir="0" index="8" bw="32" slack="0"/>
<pin id="64" dir="0" index="9" bw="4" slack="0"/>
<pin id="65" dir="0" index="10" bw="4" slack="0"/>
<pin id="66" dir="0" index="11" bw="1" slack="0"/>
<pin id="67" dir="0" index="12" bw="1" slack="0"/>
<pin id="68" dir="0" index="13" bw="1" slack="0"/>
<pin id="69" dir="0" index="14" bw="1" slack="0"/>
<pin id="70" dir="0" index="15" bw="6" slack="0"/>
<pin id="71" dir="0" index="16" bw="6" slack="0"/>
<pin id="72" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln820/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="32" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="54" pin=4"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="54" pin=5"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="54" pin=6"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="54" pin=7"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="54" pin=8"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="54" pin=9"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="54" pin=10"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="54" pin=11"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="54" pin=12"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="54" pin=13"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="54" pin=14"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="54" pin=15"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="54" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputStream_V_data_V | {2 3 }
	Port: outputStream_V_keep_V | {2 3 }
	Port: outputStream_V_strb_V | {2 3 }
	Port: outputStream_V_user_V | {2 3 }
	Port: outputStream_V_last_V | {2 3 }
	Port: outputStream_V_id_V | {2 3 }
	Port: outputStream_V_dest_V | {2 3 }
 - Input state : 
	Port: top_level : inputStream_V_data_V | {2 3 }
	Port: top_level : inputStream_V_keep_V | {2 3 }
	Port: top_level : inputStream_V_strb_V | {2 3 }
	Port: top_level : inputStream_V_user_V | {2 3 }
	Port: top_level : inputStream_V_last_V | {2 3 }
	Port: top_level : inputStream_V_id_V | {2 3 }
	Port: top_level : inputStream_V_dest_V | {2 3 }
	Port: top_level : arctan_V | {2 3 }
	Port: top_level : arctan_V268 | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|---------|---------|---------|
| Operation|  Functional Unit  |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_method1_fu_54 |    84   |    52   |  84.058 |  12243  |  21941  |    0    |
|----------|-------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                   |    84   |    52   |  84.058 |  12243  |  21941  |    0    |
|----------|-------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  arctan_V |    0   |    6   |    5   |
|arctan_V268|    0   |    6   |    5   |
+-----------+--------+--------+--------+
|   Total   |    0   |   12   |   10   |
+-----------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   84   |   52   |   84   |  12243 |  21941 |    0   |
|   Memory  |    0   |    -   |    -   |   12   |   10   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   84   |   52   |   84   |  12255 |  21951 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
