---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/arm/armregisterbankinfo-cpp
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import XrefSect from '@xpack/docusaurus-plugin-doxygen/components/XrefSect'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `ARMRegisterBankInfo.cpp` File Reference

<DoxygenPage pluginConfig={pluginConfig}>

This file implements the targeting of the <a href="/docs/api/classes/llvm/registerbankinfo">RegisterBankInfo</a> class for <a href="/docs/api/namespaces/llvm/arm">ARM</a>. <a href="#details">More...</a>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="ARMRegisterBankInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/arm/armregisterbankinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="ARMInstrInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/arm/arminstrinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="ARMSubtarget.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/arm/armsubtarget-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/MachineRegisterInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/machineregisterinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/RegisterBank.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/registerbank-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/RegisterBankInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/registerbankinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/TargetRegisterInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="ARMGenRegisterBank.inc"
  permalink=""
  isLocal="true" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm">llvm</a></>}>
This is an optimization pass for GlobalISel generic memory operations. <a href="/docs/api/namespaces/llvm/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm/arm">llvm::ARM</a></>}>
Define some predicates that are used for node matching. <a href="/docs/api/namespaces/llvm/arm/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Defines Index

<MembersIndex>

<MembersIndexItem
  type="#define"
  name={<><a href="#a3184bd75cc7f72f64f0ed5364ba90b08">GET&#95;TARGET&#95;REGBANK&#95;IMPL</a></>}>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

This file implements the targeting of the <a href="/docs/api/classes/llvm/registerbankinfo">RegisterBankInfo</a> class for <a href="/docs/api/namespaces/llvm/arm">ARM</a>.

<XrefSect
  title="Todo"
  permalink="/docs/api/pages/todo/#_todo000020">
This should be generated by <a href="/docs/api/namespaces/llvm/tablegen">TableGen</a>.
</XrefSect>

<SectionDefinition>

## Defines

### GET&#95;TARGET&#95;REGBANK&#95;IMPL {#a3184bd75cc7f72f64f0ed5364ba90b08}

<MemberDefinition
  prototype={<>#define GET&#95;TARGET&#95;REGBANK&#95;IMPL</>}>

Definition at line <a href="#l00021">21</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armregisterbankinfo-cpp">ARMRegisterBankInfo.cpp</a>.
</MemberDefinition>

</SectionDefinition>

## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><span class="doxyHighlightComment">//===- ARMRegisterBankInfo.cpp -----------------------------------&#42;- C++ -&#42;-==//</span></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><span class="doxyHighlightComment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><span class="doxyHighlightComment">// See https://llvm.org/LICENSE.txt for license information.</span></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><span class="doxyHighlightComment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><span class="doxyHighlightComment">/// \\file</span></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><span class="doxyHighlightComment">/// This file implements the targeting of the RegisterBankInfo class for ARM.</span></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><span class="doxyHighlightComment">/// \\todo This should be generated by TableGen.</span></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armregisterbankinfo-h">ARMRegisterBankInfo.h</a>&quot;</span></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/arm/arminstrinfo-h">ARMInstrInfo.h</a>&quot;</span><span class="doxyHighlight"> </span><span class="doxyHighlightComment">// For the register classes</span></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armsubtarget-h">ARMSubtarget.h</a>&quot;</span></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machineregisterinfo-h">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/registerbank-h">llvm/CodeGen/RegisterBank.h</a>&quot;</span></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/registerbankinfo-h">llvm/CodeGen/RegisterBankInfo.h</a>&quot;</span></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21" lineLink="#a3184bd75cc7f72f64f0ed5364ba90b08"><span class="doxyHighlightPreprocessor">#define GET&#95;TARGET&#95;REGBANK&#95;IMPL</span></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><span class="doxyHighlightPreprocessor">#include &quot;ARMGenRegisterBank.inc&quot;</span></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm">llvm</a>;</span></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><span class="doxyHighlightComment">// FIXME: TableGen this.</span></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><span class="doxyHighlightComment">// If it grows too much and TableGen still isn&#39;t ready to do the job, extract it</span></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><span class="doxyHighlightComment">// into an ARMGenRegisterBankInfo.def (similar to AArch64).</span></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29"><span class="doxyHighlightKeyword">namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm">llvm</a> &#123;</span></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><span class="doxyHighlightKeyword">namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/arm">ARM</a> &#123;</span></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31" lineLink="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0"><span class="doxyHighlightKeyword">enum</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0">PartialMappingIdx</a> &#123;</span></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32" lineLink="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">PMI&#95;GPR</a>,</span></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33" lineLink="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c">PMI&#95;SPR</a>,</span></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34" lineLink="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd">PMI&#95;DPR</a>,</span></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35" lineLink="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a> = <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">PMI&#95;GPR</a>,</span></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37"></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38" lineLink="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db"><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/registerbankinfo/partialmapping">RegisterBankInfo::PartialMapping</a> <a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;&#93;&#123;</span></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// GPR Partial Mapping</span></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40"><span class="doxyHighlight">    &#123;0, 32, GPRRegBank&#125;,</span></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// SPR Partial Mapping</span></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><span class="doxyHighlight">    &#123;0, 32, FPRRegBank&#125;,</span></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// DPR Partial Mapping</span></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44"><span class="doxyHighlight">    &#123;0, 64, FPRRegBank&#125;,</span></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"><span class="doxyHighlightPreprocessor">#ifndef NDEBUG</span></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48" lineLink="/docs/api/namespaces/llvm/arm/#ae9dd1e8c6c91a85d71bf41a59985d586"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/arm/#ae9dd1e8c6c91a85d71bf41a59985d586">checkPartMapping</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/registerbankinfo/partialmapping">RegisterBankInfo::PartialMapping</a> &amp;PM,</span></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><span class="doxyHighlight">                             </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Start, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878af6d9f1c7b49b7601fae6a545002a6763">Length</a>,</span></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><span class="doxyHighlight">                             </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> RegBankID) &#123;</span></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> PM.<a href="/docs/api/structs/llvm/registerbankinfo/partialmapping/#a0c55804243f2f158a9afa64f0f764c35">StartIdx</a> == Start &amp;&amp; PM.<a href="/docs/api/structs/llvm/registerbankinfo/partialmapping/#afac28dfebeb6f31c2c87dd1acdcd038f">Length</a> == <a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878af6d9f1c7b49b7601fae6a545002a6763">Length</a> &amp;&amp;</span></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><span class="doxyHighlight">         PM.<a href="/docs/api/structs/llvm/registerbankinfo/partialmapping/#ae78f517f813c1983db970736287379e1">RegBank</a>-&gt;<a href="/docs/api/classes/llvm/registerbank/#abea60948498472cef86d66586ded919e">getID</a>() == RegBankID;</span></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55" lineLink="/docs/api/namespaces/llvm/arm/#a5f52adc63779186445abc2276acf8d92"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/arm/#a5f52adc63779186445abc2276acf8d92">checkPartialMappings</a>() &#123;</span></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</span></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/arm/#ae9dd1e8c6c91a85d71bf41a59985d586">checkPartMapping</a>(<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">PMI&#95;GPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;, 0, 32, GPRRegBankID) &amp;&amp;</span></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58"><span class="doxyHighlight">      </span><span class="doxyHighlightStringLiteral">&quot;Wrong mapping for GPR&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</span></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/arm/#ae9dd1e8c6c91a85d71bf41a59985d586">checkPartMapping</a>(<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c">PMI&#95;SPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;, 0, 32, FPRRegBankID) &amp;&amp;</span></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61"><span class="doxyHighlight">      </span><span class="doxyHighlightStringLiteral">&quot;Wrong mapping for SPR&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</span></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/arm/#ae9dd1e8c6c91a85d71bf41a59985d586">checkPartMapping</a>(<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd">PMI&#95;DPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;, 0, 64, FPRRegBankID) &amp;&amp;</span></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><span class="doxyHighlight">      </span><span class="doxyHighlightStringLiteral">&quot;Wrong mapping for DPR&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66"><span class="doxyHighlightPreprocessor">#endif</span></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68" lineLink="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85a"><span class="doxyHighlightKeyword">enum</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85a">ValueMappingIdx</a> &#123;</span></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69" lineLink="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aa1aa9680e45bdd8e0a5c9d15c4573b97b"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aa1aa9680e45bdd8e0a5c9d15c4573b97b">InvalidIdx</a> = 0,</span></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70" lineLink="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">GPR3OpsIdx</a> = 1,</span></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71" lineLink="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">SPR3OpsIdx</a> = 4,</span></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72" lineLink="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">DPR3OpsIdx</a> = 7,</span></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75" lineLink="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff"><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/registerbankinfo/valuemapping">RegisterBankInfo::ValueMapping</a> <a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ValueMappings</a>&#91;&#93; = &#123;</span></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// invalid</span></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77"><span class="doxyHighlight">    &#123;</span><span class="doxyHighlightKeyword">nullptr</span><span class="doxyHighlight">, 0&#125;,</span></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// 3 ops in GPRs</span></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"><span class="doxyHighlight">    &#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">PMI&#95;GPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;, 1&#125;,</span></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><span class="doxyHighlight">    &#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">PMI&#95;GPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;, 1&#125;,</span></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><span class="doxyHighlight">    &#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">PMI&#95;GPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;, 1&#125;,</span></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// 3 ops in SPRs</span></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"><span class="doxyHighlight">    &#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c">PMI&#95;SPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;, 1&#125;,</span></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"><span class="doxyHighlight">    &#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c">PMI&#95;SPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;, 1&#125;,</span></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85"><span class="doxyHighlight">    &#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c">PMI&#95;SPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;, 1&#125;,</span></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// 3 ops in DPRs</span></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"><span class="doxyHighlight">    &#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd">PMI&#95;DPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;, 1&#125;,</span></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"><span class="doxyHighlight">    &#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd">PMI&#95;DPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;, 1&#125;,</span></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89"><span class="doxyHighlight">    &#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd">PMI&#95;DPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;, 1&#125;&#125;;</span></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91"><span class="doxyHighlightPreprocessor">#ifndef NDEBUG</span></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">bool</span></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93" lineLink="/docs/api/namespaces/llvm/arm/#ab56fd9d622b75f8f20c16af886a1eaae"><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/arm/#ab56fd9d622b75f8f20c16af886a1eaae">checkValueMapping</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/registerbankinfo/valuemapping">RegisterBankInfo::ValueMapping</a> &amp;VM,</span></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94"><span class="doxyHighlight">                  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/registerbankinfo/partialmapping">RegisterBankInfo::PartialMapping</a> &#42;BreakDown) &#123;</span></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> VM.<a href="/docs/api/structs/llvm/registerbankinfo/valuemapping/#a83b9746150eb1c8820d65bca34b8d950">NumBreakDowns</a> == 1 &amp;&amp; VM.<a href="/docs/api/structs/llvm/registerbankinfo/valuemapping/#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a> == BreakDown;</span></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98" lineLink="/docs/api/namespaces/llvm/arm/#aa2cd6a82625e3df20e052349b0a35fbd"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/arm/#aa2cd6a82625e3df20e052349b0a35fbd">checkValueMappings</a>() &#123;</span></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/arm/#ab56fd9d622b75f8f20c16af886a1eaae">checkValueMapping</a>(<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">GPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100"><span class="doxyHighlight">                           &amp;<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">PMI&#95;GPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;) &amp;&amp;</span></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101"><span class="doxyHighlight">         </span><span class="doxyHighlightStringLiteral">&quot;Wrong value mapping for 3 GPR ops instruction&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/arm/#ab56fd9d622b75f8f20c16af886a1eaae">checkValueMapping</a>(<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">GPR3OpsIdx</a> + 1&#93;,</span></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103"><span class="doxyHighlight">                           &amp;<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">PMI&#95;GPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;) &amp;&amp;</span></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"><span class="doxyHighlight">         </span><span class="doxyHighlightStringLiteral">&quot;Wrong value mapping for 3 GPR ops instruction&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/arm/#ab56fd9d622b75f8f20c16af886a1eaae">checkValueMapping</a>(<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">GPR3OpsIdx</a> + 2&#93;,</span></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106"><span class="doxyHighlight">                           &amp;<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">PMI&#95;GPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;) &amp;&amp;</span></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107"><span class="doxyHighlight">         </span><span class="doxyHighlightStringLiteral">&quot;Wrong value mapping for 3 GPR ops instruction&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/arm/#ab56fd9d622b75f8f20c16af886a1eaae">checkValueMapping</a>(<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">SPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110"><span class="doxyHighlight">                           &amp;<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c">PMI&#95;SPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;) &amp;&amp;</span></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111"><span class="doxyHighlight">         </span><span class="doxyHighlightStringLiteral">&quot;Wrong value mapping for 3 SPR ops instruction&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/arm/#ab56fd9d622b75f8f20c16af886a1eaae">checkValueMapping</a>(<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">SPR3OpsIdx</a> + 1&#93;,</span></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113"><span class="doxyHighlight">                           &amp;<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c">PMI&#95;SPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;) &amp;&amp;</span></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114"><span class="doxyHighlight">         </span><span class="doxyHighlightStringLiteral">&quot;Wrong value mapping for 3 SPR ops instruction&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/arm/#ab56fd9d622b75f8f20c16af886a1eaae">checkValueMapping</a>(<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">SPR3OpsIdx</a> + 2&#93;,</span></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116"><span class="doxyHighlight">                           &amp;<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c">PMI&#95;SPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;) &amp;&amp;</span></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117"><span class="doxyHighlight">         </span><span class="doxyHighlightStringLiteral">&quot;Wrong value mapping for 3 SPR ops instruction&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118"></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/arm/#ab56fd9d622b75f8f20c16af886a1eaae">checkValueMapping</a>(<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">DPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120"><span class="doxyHighlight">                           &amp;<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd">PMI&#95;DPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;) &amp;&amp;</span></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121"><span class="doxyHighlight">         </span><span class="doxyHighlightStringLiteral">&quot;Wrong value mapping for 3 DPR ops instruction&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/arm/#ab56fd9d622b75f8f20c16af886a1eaae">checkValueMapping</a>(<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">DPR3OpsIdx</a> + 1&#93;,</span></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123"><span class="doxyHighlight">                           &amp;<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd">PMI&#95;DPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;) &amp;&amp;</span></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"><span class="doxyHighlight">         </span><span class="doxyHighlightStringLiteral">&quot;Wrong value mapping for 3 DPR ops instruction&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/arm/#ab56fd9d622b75f8f20c16af886a1eaae">checkValueMapping</a>(<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">DPR3OpsIdx</a> + 2&#93;,</span></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126"><span class="doxyHighlight">                           &amp;<a href="/docs/api/namespaces/llvm/arm/#a41a03040c147d2dffb26e5dfb66417db">PartMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd">PMI&#95;DPR</a> - <a href="/docs/api/namespaces/llvm/arm/#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI&#95;Min</a>&#93;) &amp;&amp;</span></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127"><span class="doxyHighlight">         </span><span class="doxyHighlightStringLiteral">&quot;Wrong value mapping for 3 DPR ops instruction&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129"><span class="doxyHighlightPreprocessor">#endif</span></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130"><span class="doxyHighlight">&#125; </span><span class="doxyHighlightComment">// end namespace arm</span></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131"><span class="doxyHighlight">&#125; </span><span class="doxyHighlightComment">// end namespace llvm</span></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133" lineLink="/docs/api/classes/llvm/armregisterbankinfo/#aa2bbc28e24343e76c9a993bed3190ba2"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/armregisterbankinfo/#aa2bbc28e24343e76c9a993bed3190ba2">ARMRegisterBankInfo::ARMRegisterBankInfo</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &amp;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) &#123;</span></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// We have only one set of register banks, whatever the subtarget</span></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// is. Therefore, the initialization of the RegBanks table should be</span></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// done only once. Indeed the table of all register banks</span></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// (ARM::RegBanks) is unique in the compiler. At some point, it</span></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// will get tablegen&#39;ed and the whole constructor becomes empty.</span></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/once-flag">llvm::once&#95;flag</a> InitializeRegisterBankFlag;</span></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140"></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> InitializeRegisterBankOnce = &#91;&amp;&#93;() &#123;</span></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/registerbank">RegisterBank</a> &amp;RBGPR = <a href="/docs/api/classes/llvm/registerbankinfo/#a7b7ace4016fc342a5535307a10198daa">getRegBank</a>(ARM::GPRRegBankID);</span></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><span class="doxyHighlight">    (void)RBGPR;</span></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(&amp;ARM::GPRRegBank == &amp;RBGPR &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;The order in RegBanks is messed up&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Initialize the GPR bank.</span></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a href="/docs/api/classes/llvm/registerbank/#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(&#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClass(ARM::GPRRegClassID)) &amp;&amp;</span></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><span class="doxyHighlight">           </span><span class="doxyHighlightStringLiteral">&quot;Subclass not added?&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a href="/docs/api/classes/llvm/registerbank/#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(&#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClass(ARM::GPRwithAPSRRegClassID)) &amp;&amp;</span></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"><span class="doxyHighlight">           </span><span class="doxyHighlightStringLiteral">&quot;Subclass not added?&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a href="/docs/api/classes/llvm/registerbank/#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(&#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClass(ARM::GPRnopcRegClassID)) &amp;&amp;</span></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><span class="doxyHighlight">           </span><span class="doxyHighlightStringLiteral">&quot;Subclass not added?&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a href="/docs/api/classes/llvm/registerbank/#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(&#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClass(ARM::rGPRRegClassID)) &amp;&amp;</span></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154"><span class="doxyHighlight">           </span><span class="doxyHighlightStringLiteral">&quot;Subclass not added?&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a href="/docs/api/classes/llvm/registerbank/#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(&#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClass(ARM::tGPRRegClassID)) &amp;&amp;</span></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156"><span class="doxyHighlight">           </span><span class="doxyHighlightStringLiteral">&quot;Subclass not added?&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a href="/docs/api/classes/llvm/registerbank/#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(&#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClass(ARM::tcGPRRegClassID)) &amp;&amp;</span></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"><span class="doxyHighlight">           </span><span class="doxyHighlightStringLiteral">&quot;Subclass not added?&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a href="/docs/api/classes/llvm/registerbank/#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(&#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClass(ARM::tGPROdd&#95;and&#95;tcGPRRegClassID)) &amp;&amp;</span></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><span class="doxyHighlight">           </span><span class="doxyHighlightStringLiteral">&quot;Subclass not added?&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/classes/llvm/registerbankinfo/#a86c7cb8b065aaa7ceace9c9218ace573">getMaximumSize</a>(RBGPR.<a href="/docs/api/classes/llvm/registerbank/#abea60948498472cef86d66586ded919e">getID</a>()) == 32 &amp;&amp;</span></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><span class="doxyHighlight">           </span><span class="doxyHighlightStringLiteral">&quot;GPRs should hold up to 32-bit&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163"></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"><span class="doxyHighlightPreprocessor">#ifndef NDEBUG</span></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165"><span class="doxyHighlight">    <a href="/docs/api/namespaces/llvm/arm/#a5f52adc63779186445abc2276acf8d92">ARM::checkPartialMappings</a>();</span></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166"><span class="doxyHighlight">    <a href="/docs/api/namespaces/llvm/arm/#aa2cd6a82625e3df20e052349b0a35fbd">ARM::checkValueMappings</a>();</span></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167"><span class="doxyHighlightPreprocessor">#endif</span></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168"><span class="doxyHighlight">  &#125;;</span></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169"></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/#abc08edd3ca31ae54f1a794719c4c153c">llvm::call&#95;once</a>(InitializeRegisterBankFlag, InitializeRegisterBankOnce);</span></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172"></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/registerbankinfo/instructionmapping">RegisterBankInfo::InstructionMapping</a> &amp;</span></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174" lineLink="/docs/api/classes/llvm/armregisterbankinfo/#af59ec25334715d44d5eecd8568b29e36"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/armregisterbankinfo/#af59ec25334715d44d5eecd8568b29e36">ARMRegisterBankInfo::getInstrMapping</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> Opc = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</span></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176"></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Try the default logic for non-generic instructions that are either copies</span></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// or already have some operands assigned to banks.</span></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/namespaces/llvm/#a2cdb63ce3baf9ea9a1f86aed27f40fe8">isPreISelGenericOpcode</a>(Opc) || Opc == TargetOpcode::G&#95;PHI) &#123;</span></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/registerbankinfo/instructionmapping">InstructionMapping</a> &amp;Mapping = <a href="/docs/api/classes/llvm/registerbankinfo/#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Mapping.<a href="/docs/api/classes/llvm/registerbankinfo/instructionmapping/#af484a43d5e4fa2ff1f1790d06f2ca94d">isValid</a>())</span></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Mapping;</span></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184"></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/targetopcode">TargetOpcode</a>;</span></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF = &#42;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</span></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a href="/docs/api/classes/llvm/machinefunction/#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</span></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> NumOperands = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands();</span></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/registerbankinfo/valuemapping">ValueMapping</a> &#42;OperandsMapping = &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;;</span></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191"></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">switch</span><span class="doxyHighlight"> (Opc) &#123;</span></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;ADD:</span></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;SUB: &#123;</span></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Integer operations where the source and destination are in the</span></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// same register class.</span></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> Ty = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</span></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><span class="doxyHighlight">    OperandsMapping = Ty.getSizeInBits() == 64</span></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199"><span class="doxyHighlight">                          ? &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>&#93;</span></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><span class="doxyHighlight">                          : &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;;</span></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;MUL:</span></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;AND:</span></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;OR:</span></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;XOR:</span></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;LSHR:</span></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;ASHR:</span></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;SHL:</span></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;SDIV:</span></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;UDIV:</span></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;SEXT:</span></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;ZEXT:</span></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;ANYEXT:</span></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;PTR&#95;ADD:</span></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;INTTOPTR:</span></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;PTRTOINT:</span></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;CTLZ:</span></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// FIXME: We&#39;re abusing the fact that everything lives in a GPR for now; in</span></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// the real world we would use different mappings.</span></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"><span class="doxyHighlight">    OperandsMapping = &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;;</span></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;TRUNC: &#123;</span></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// In some cases we may end up with a G&#95;TRUNC from a 64-bit value to a</span></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// 32-bit value. This isn&#39;t a real floating point trunc (that would be a</span></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// G&#95;FPTRUNC). Instead it is an integer trunc in disguise, which can appear</span></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// because the legalizer doesn&#39;t distinguish between integer and floating</span></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// point values so it may leave some 64-bit integers un-narrowed. Until we</span></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// have a more principled solution that doesn&#39;t let such things sneak all</span></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// the way to this point, just map the source to a DPR and the destination</span></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// to a GPR.</span></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> LargeTy = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</span></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><span class="doxyHighlight">    OperandsMapping =</span></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><span class="doxyHighlight">        LargeTy.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() &lt;= 32</span></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><span class="doxyHighlight">            ? &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;</span></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><span class="doxyHighlight">            : <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"><span class="doxyHighlight">                                  &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>&#93;&#125;);</span></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;LOAD:</span></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;STORE: &#123;</span></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> Ty = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</span></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><span class="doxyHighlight">    OperandsMapping =</span></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><span class="doxyHighlight">        Ty.getSizeInBits() == 64</span></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><span class="doxyHighlight">            ? <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"><span class="doxyHighlight">                                  &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;&#125;)</span></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><span class="doxyHighlight">            : &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;;</span></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;FADD:</span></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;FSUB:</span></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;FMUL:</span></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;FDIV:</span></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;FNEG: &#123;</span></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> Ty = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</span></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256"><span class="doxyHighlight">    OperandsMapping =Ty.getSizeInBits() == 64</span></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><span class="doxyHighlight">                          ? &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>&#93;</span></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"><span class="doxyHighlight">                          : &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>&#93;;</span></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;FMA: &#123;</span></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> Ty = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</span></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><span class="doxyHighlight">    OperandsMapping =</span></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><span class="doxyHighlight">        Ty.getSizeInBits() == 64</span></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265"><span class="doxyHighlight">            ? <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266"><span class="doxyHighlight">                                  &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267"><span class="doxyHighlight">                                  &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268"><span class="doxyHighlight">                                  &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>&#93;&#125;)</span></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269"><span class="doxyHighlight">            : <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270"><span class="doxyHighlight">                                  &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271"><span class="doxyHighlight">                                  &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272"><span class="doxyHighlight">                                  &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>&#93;&#125;);</span></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;FPEXT: &#123;</span></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> ToTy = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</span></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> FromTy = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</span></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (ToTy.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 64 &amp;&amp; FromTy.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 32)</span></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><span class="doxyHighlight">      OperandsMapping =</span></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281"><span class="doxyHighlight">                              &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>&#93;&#125;);</span></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;FPTRUNC: &#123;</span></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> ToTy = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</span></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> FromTy = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</span></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (ToTy.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 32 &amp;&amp; FromTy.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 64)</span></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><span class="doxyHighlight">      OperandsMapping =</span></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><span class="doxyHighlight">                              &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>&#93;&#125;);</span></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;FPTOSI:</span></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;FPTOUI: &#123;</span></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> ToTy = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</span></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> FromTy = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</span></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> ((FromTy.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 32 || FromTy.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 64) &amp;&amp;</span></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><span class="doxyHighlight">        ToTy.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 32)</span></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"><span class="doxyHighlight">      OperandsMapping =</span></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300"><span class="doxyHighlight">          FromTy.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 64</span></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><span class="doxyHighlight">              ? <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302"><span class="doxyHighlight">                                    &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>&#93;&#125;)</span></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><span class="doxyHighlight">              : <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><span class="doxyHighlight">                                    &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>&#93;&#125;);</span></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;SITOFP:</span></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;UITOFP: &#123;</span></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> ToTy = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</span></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> FromTy = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</span></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (FromTy.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 32 &amp;&amp;</span></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312"><span class="doxyHighlight">        (ToTy.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 32 || ToTy.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 64))</span></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313"><span class="doxyHighlight">      OperandsMapping =</span></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314"><span class="doxyHighlight">          ToTy.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 64</span></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"><span class="doxyHighlight">              ? <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316"><span class="doxyHighlight">                                    &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;&#125;)</span></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317"><span class="doxyHighlight">              : <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318"><span class="doxyHighlight">                                    &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;&#125;);</span></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;FCONSTANT: &#123;</span></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> Ty = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</span></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323"><span class="doxyHighlight">    OperandsMapping = <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</span></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324"><span class="doxyHighlight">        &#123;Ty.getSizeInBits() == 64 ? &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>&#93;</span></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325"><span class="doxyHighlight">                                  : &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326"><span class="doxyHighlight">         </span><span class="doxyHighlightKeyword">nullptr</span><span class="doxyHighlight">&#125;);</span></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;CONSTANT:</span></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;FRAME&#95;INDEX:</span></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;GLOBAL&#95;VALUE:</span></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;CONSTANT&#95;POOL:</span></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333"><span class="doxyHighlight">    OperandsMapping =</span></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334"><span class="doxyHighlight">        <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;, </span><span class="doxyHighlightKeyword">nullptr</span><span class="doxyHighlight">&#125;);</span></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;SELECT: &#123;</span></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> Ty = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</span></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338"><span class="doxyHighlight">    (void)Ty;</span></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> Ty2 = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</span></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340"><span class="doxyHighlight">    (void)Ty2;</span></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty.getSizeInBits() == 32 &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;Unsupported size for G&#95;SELECT&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty2.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 1 &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;Unsupported size for G&#95;SELECT&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343"><span class="doxyHighlight">    OperandsMapping =</span></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344"><span class="doxyHighlight">        <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345"><span class="doxyHighlight">                            &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><span class="doxyHighlight">                            &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347"><span class="doxyHighlight">                            &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;&#125;);</span></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;ICMP: &#123;</span></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> Ty2 = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg());</span></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352"><span class="doxyHighlight">    (void)Ty2;</span></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty2.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 32 &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;Unsupported size for G&#95;ICMP&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354"><span class="doxyHighlight">    OperandsMapping =</span></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355"><span class="doxyHighlight">        <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;, </span><span class="doxyHighlightKeyword">nullptr</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356"><span class="doxyHighlight">                            &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357"><span class="doxyHighlight">                            &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;&#125;);</span></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;FCMP: &#123;</span></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> Ty = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</span></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362"><span class="doxyHighlight">    (void)Ty;</span></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> Ty1 = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg());</span></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> Ty2 = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg());</span></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365"><span class="doxyHighlight">    (void)Ty2;</span></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty.getSizeInBits() == 1 &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;Unsupported size for G&#95;FCMP&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty1.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == Ty2.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() &amp;&amp;</span></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368"><span class="doxyHighlight">           </span><span class="doxyHighlightStringLiteral">&quot;Mismatched operand sizes for G&#95;FCMP&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369"></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = Ty1.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</span></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> == 32 || <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> == 64) &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;Unsupported size for G&#95;FCMP&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372"></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> FPRValueMapping = <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> == 32 ? &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>&#93;</span></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374"><span class="doxyHighlight">                                      : &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>&#93;;</span></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"><span class="doxyHighlight">    OperandsMapping =</span></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><span class="doxyHighlight">        <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;, </span><span class="doxyHighlightKeyword">nullptr</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377"><span class="doxyHighlight">                            FPRValueMapping, FPRValueMapping&#125;);</span></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;MERGE&#95;VALUES: &#123;</span></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// We only support G&#95;MERGE&#95;VALUES for creating a double precision floating</span></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// point value out of two GPRs.</span></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> Ty = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</span></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> Ty1 = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</span></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> Ty2 = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg());</span></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Ty.getSizeInBits() != 64 || Ty1.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() != 32 ||</span></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387"><span class="doxyHighlight">        Ty2.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() != 32)</span></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/registerbankinfo/#a640c554d91abd68270b79cdef71b99a2">getInvalidInstructionMapping</a>();</span></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389"><span class="doxyHighlight">    OperandsMapping =</span></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390"><span class="doxyHighlight">        <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391"><span class="doxyHighlight">                            &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392"><span class="doxyHighlight">                            &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;&#125;);</span></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;UNMERGE&#95;VALUES: &#123;</span></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// We only support G&#95;UNMERGE&#95;VALUES for splitting a double precision</span></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// floating point value into two GPRs.</span></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> Ty = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</span></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> Ty1 = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</span></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/llt">LLT</a> Ty2 = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg());</span></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Ty.getSizeInBits() != 32 || Ty1.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() != 32 ||</span></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"><span class="doxyHighlight">        Ty2.<a href="/docs/api/classes/llvm/llt/#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() != 64)</span></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/registerbankinfo/#a640c554d91abd68270b79cdef71b99a2">getInvalidInstructionMapping</a>();</span></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"><span class="doxyHighlight">    OperandsMapping =</span></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405"><span class="doxyHighlight">        <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406"><span class="doxyHighlight">                            &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;,</span></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><span class="doxyHighlight">                            &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>&#93;&#125;);</span></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;BR:</span></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411"><span class="doxyHighlight">    OperandsMapping = <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;</span><span class="doxyHighlightKeyword">nullptr</span><span class="doxyHighlight">&#125;);</span></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;BRCOND:</span></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414"><span class="doxyHighlight">    OperandsMapping =</span></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415"><span class="doxyHighlight">        <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;, </span><span class="doxyHighlightKeyword">nullptr</span><span class="doxyHighlight">&#125;);</span></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> DBG&#95;VALUE: &#123;</span></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/smallvector">SmallVector&lt;const ValueMapping &#42;, 4&gt;</a> OperandBanks(NumOperands);</span></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp;MaybeReg = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0);</span></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (MaybeReg.<a href="/docs/api/classes/llvm/machineoperand/#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MaybeReg.<a href="/docs/api/classes/llvm/machineoperand/#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &#123;</span></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(MaybeReg.<a href="/docs/api/classes/llvm/machineoperand/#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).getSizeInBits();</span></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> &gt; 32 &amp;&amp; <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> != 64)</span></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/registerbankinfo/#a640c554d91abd68270b79cdef71b99a2">getInvalidInstructionMapping</a>();</span></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424"><span class="doxyHighlight">      OperandBanks&#91;0&#93; = <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> == 64 ? &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>&#93;</span></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"><span class="doxyHighlight">                                   : &amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;;</span></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427"><span class="doxyHighlight">    OperandsMapping = <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OperandBanks);</span></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;GET&#95;FPENV:</span></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;SET&#95;FPENV:</span></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;GET&#95;FPMODE:</span></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433"><span class="doxyHighlight">    OperandsMapping =</span></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434"><span class="doxyHighlight">        <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;&amp;<a href="/docs/api/namespaces/llvm/arm/#ab182e7140b8a5a70ce004af063708bff">ARM::ValueMappings</a>&#91;<a href="/docs/api/namespaces/llvm/arm/#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>&#93;, </span><span class="doxyHighlightKeyword">nullptr</span><span class="doxyHighlight">&#125;);</span></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> G&#95;RESET&#95;FPENV:</span></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437"><span class="doxyHighlight">    OperandsMapping = <a href="/docs/api/classes/llvm/registerbankinfo/#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(&#123;</span><span class="doxyHighlightKeyword">nullptr</span><span class="doxyHighlight">&#125;);</span></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/registerbankinfo/#a640c554d91abd68270b79cdef71b99a2">getInvalidInstructionMapping</a>();</span></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442"></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443"><span class="doxyHighlightPreprocessor">#ifndef NDEBUG</span></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> i = 0; i &lt; NumOperands; i++) &#123;</span></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;Mapping : OperandsMapping&#91;i&#93;) &#123;</span></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</span></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447"><span class="doxyHighlight">          (Mapping.RegBank-&gt;getID() != ARM::FPRRegBankID ||</span></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448"><span class="doxyHighlight">           MF.<a href="/docs/api/classes/llvm/machinefunction/#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a>&gt;().<a href="/docs/api/classes/llvm/armsubtarget/#a6a8b4e2c26c2c0aad751c5bf296858c6">hasVFP2Base</a>()) &amp;&amp;</span></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449"><span class="doxyHighlight">          </span><span class="doxyHighlightStringLiteral">&quot;Trying to use floating point register bank on target without vfp&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452"><span class="doxyHighlightPreprocessor">#endif</span></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453"></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/registerbankinfo/#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(<a href="/docs/api/classes/llvm/registerbankinfo/#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a>, </span><span class="doxyHighlightComment">/&#42;Cost=&#42;/</span><span class="doxyHighlight">1, OperandsMapping,</span></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455"><span class="doxyHighlight">                               NumOperands);</span></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456"><span class="doxyHighlight">&#125;</span></CodeLine>

</ProgramListing>


</DoxygenPage>
