$comment
	File created using the following command:
		vcd file adder_mod_comp.msim.vcd -direction
$end
$date
	Mon Mar 23 11:35:17 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module adder_mod_comp_vlg_vec_tst $end
$var reg 8 ! a [7:0] $end
$var reg 8 " b [7:0] $end
$var wire 1 # ageb $end
$var wire 1 $ over $end
$var wire 1 % s [7] $end
$var wire 1 & s [6] $end
$var wire 1 ' s [5] $end
$var wire 1 ( s [4] $end
$var wire 1 ) s [3] $end
$var wire 1 * s [2] $end
$var wire 1 + s [1] $end
$var wire 1 , s [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 over~output_o $end
$var wire 1 4 ageb~output_o $end
$var wire 1 5 s[7]~output_o $end
$var wire 1 6 s[6]~output_o $end
$var wire 1 7 s[5]~output_o $end
$var wire 1 8 s[4]~output_o $end
$var wire 1 9 s[3]~output_o $end
$var wire 1 : s[2]~output_o $end
$var wire 1 ; s[1]~output_o $end
$var wire 1 < s[0]~output_o $end
$var wire 1 = b[7]~input_o $end
$var wire 1 > a[7]~input_o $end
$var wire 1 ? b[6]~input_o $end
$var wire 1 @ a[6]~input_o $end
$var wire 1 A b[5]~input_o $end
$var wire 1 B a[5]~input_o $end
$var wire 1 C b[4]~input_o $end
$var wire 1 D a[4]~input_o $end
$var wire 1 E b[3]~input_o $end
$var wire 1 F a[3]~input_o $end
$var wire 1 G b[2]~input_o $end
$var wire 1 H a[2]~input_o $end
$var wire 1 I b[1]~input_o $end
$var wire 1 J a[1]~input_o $end
$var wire 1 K b[0]~input_o $end
$var wire 1 L a[0]~input_o $end
$var wire 1 M add_mod|LPM_ADD_SUB_component|auto_generated|result_int[1]~1 $end
$var wire 1 N add_mod|LPM_ADD_SUB_component|auto_generated|result_int[2]~3 $end
$var wire 1 O add_mod|LPM_ADD_SUB_component|auto_generated|result_int[3]~5 $end
$var wire 1 P add_mod|LPM_ADD_SUB_component|auto_generated|result_int[4]~7 $end
$var wire 1 Q add_mod|LPM_ADD_SUB_component|auto_generated|result_int[5]~9 $end
$var wire 1 R add_mod|LPM_ADD_SUB_component|auto_generated|result_int[6]~11 $end
$var wire 1 S add_mod|LPM_ADD_SUB_component|auto_generated|result_int[7]~13 $end
$var wire 1 T add_mod|LPM_ADD_SUB_component|auto_generated|result_int[8]~15 $end
$var wire 1 U add_mod|LPM_ADD_SUB_component|auto_generated|result_int[9]~16_combout $end
$var wire 1 V add_mod|LPM_ADD_SUB_component|auto_generated|result_int[8]~14_combout $end
$var wire 1 W add_mod|LPM_ADD_SUB_component|auto_generated|result_int[7]~12_combout $end
$var wire 1 X add_mod|LPM_ADD_SUB_component|auto_generated|result_int[6]~10_combout $end
$var wire 1 Y add_mod|LPM_ADD_SUB_component|auto_generated|result_int[5]~8_combout $end
$var wire 1 Z add_mod|LPM_ADD_SUB_component|auto_generated|result_int[4]~6_combout $end
$var wire 1 [ add_mod|LPM_ADD_SUB_component|auto_generated|result_int[3]~4_combout $end
$var wire 1 \ add_mod|LPM_ADD_SUB_component|auto_generated|result_int[2]~2_combout $end
$var wire 1 ] add_mod|LPM_ADD_SUB_component|auto_generated|result_int[1]~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10110 !
b11110 "
1#
0$
0,
0+
0*
1)
1(
1'
1&
1%
0-
1.
x/
10
11
12
03
14
15
16
17
18
19
0:
0;
0<
0=
0>
0?
0@
0A
0B
1C
1D
1E
0F
1G
1H
1I
1J
0K
0L
1M
0N
1O
1P
0Q
1R
0S
1T
0U
1V
1W
1X
1Y
1Z
0[
0\
0]
$end
#60000
b110110 !
b111110 "
1A
1B
#120000
b1110110 !
b1111110 "
b1110110 "
b1010110 !
0E
1?
0B
1@
0P
0Z
0X
07
09
1Q
0)
0'
0Y
08
0(
1X
17
1'
#180000
b11010110 !
b1010110 "
b10010110 !
b1011110 "
1E
0A
0@
1>
1P
0R
0T
1Z
0X
0W
0V
05
06
07
19
0Q
1)
0'
0&
0%
1Y
1W
1U
04
13
16
18
1R
1(
1&
1$
0#
1X
17
1'
0W
06
0&
#240000
b1111110 "
1A
0X
07
0'
#300000
b10110110 !
b1110110 "
b1010110 "
0E
0A
1B
0P
0R
0Z
09
1Q
0)
0Y
1W
16
08
0(
1&
1X
17
1'
#360000
b10111110 !
b1011110 "
1E
1F
#420000
b11110 "
b11111110 !
b10110 "
1@
0E
0?
1S
1Z
19
1)
1V
15
1%
#480000
b11101110 !
b11101010 !
b11101000 !
b110 "
b10 "
b0 "
b1101000 !
b1001000 !
b1000000 !
b0 !
0I
0G
0C
0J
0H
0F
0D
0B
0@
0>
0Z
0X
0W
0V
05
06
07
09
0)
0'
0&
0%
#980000
b10000 !
b10100 !
b10110 !
1J
1H
1D
1\
1[
1Y
18
1:
1;
1+
1*
1(
#1000000
