<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6200/ip/hpm_pwm_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6200_2ip_2hpm__pwm__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_pwm_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6200_2ip_2hpm__pwm__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_PWM_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_PWM_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __RW uint32_t UNLK;                        <span class="comment">/* 0x0: Shadow registers unlock register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>        __RW uint32_t STA;                     <span class="comment">/* 0x4: Counter start register */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structPWM__Type.html#a73a5dc0f5a7be2ed0f06fbc03e425c59">   16</a></span>        __RW uint32_t <a class="code hl_variable" href="structPWM__Type.html#a73a5dc0f5a7be2ed0f06fbc03e425c59">STA_HRPWM</a>;               <span class="comment">/* 0x4: Counter start register */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    };</div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>        __RW uint32_t RLD;                     <span class="comment">/* 0x8: Counter reload register */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structPWM__Type.html#a91c2bb8ca8f97f25e5bf174d6bf5729e">   20</a></span>        __RW uint32_t <a class="code hl_variable" href="structPWM__Type.html#a91c2bb8ca8f97f25e5bf174d6bf5729e">RLD_HRPWM</a>;               <span class="comment">/* 0x8: Counter reload register */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    };</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>        __RW uint32_t CMP[16];                 <span class="comment">/* 0xC - 0x48: Comparator register */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structPWM__Type.html#a392581d247c4ddf0e9c14e44c0536c4e">   24</a></span>        __RW uint32_t <a class="code hl_variable" href="structPWM__Type.html#a392581d247c4ddf0e9c14e44c0536c4e">CMP_HRPWM</a>[16];           <span class="comment">/* 0xC - 0x48: Comparator register */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>    };</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>    __R  uint8_t  RESERVED0[44];               <span class="comment">/* 0x4C - 0x77: Reserved */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    __RW uint32_t FRCMD;                       <span class="comment">/* 0x78: Force output mode register */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    __RW uint32_t SHLK;                        <span class="comment">/* 0x7C: Shadow registers lock register */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    __RW uint32_t CHCFG[16];                   <span class="comment">/* 0x80 - 0xBC: Output channel configure register */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    __R  uint8_t  RESERVED1[48];               <span class="comment">/* 0xC0 - 0xEF: Reserved */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    __RW uint32_t GCR;                         <span class="comment">/* 0xF0: Global control register */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    __RW uint32_t SHCR;                        <span class="comment">/* 0xF4: Shadow register control register */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    __R  uint8_t  RESERVED2[8];                <span class="comment">/* 0xF8 - 0xFF: Reserved */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    __R  uint32_t CAPPOS[16];                  <span class="comment">/* 0x100 - 0x13C: Capture rising edge register */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    __R  uint8_t  RESERVED3[48];               <span class="comment">/* 0x140 - 0x16F: Reserved */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    __R  uint32_t CNT;                         <span class="comment">/* 0x170: Counter */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    __R  uint8_t  RESERVED4[12];               <span class="comment">/* 0x174 - 0x17F: Reserved */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    __R  uint32_t CAPNEG[16];                  <span class="comment">/* 0x180 - 0x1BC: Capture falling edge register */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    __R  uint8_t  RESERVED5[48];               <span class="comment">/* 0x1C0 - 0x1EF: Reserved */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    __R  uint32_t CNTCOPY;                     <span class="comment">/* 0x1F0: Counter copy */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    __R  uint8_t  RESERVED6[12];               <span class="comment">/* 0x1F4 - 0x1FF: Reserved */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    __RW uint32_t PWMCFG[8];                   <span class="comment">/* 0x200 - 0x21C: PWM channel configure register */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    __W  uint32_t SR;                          <span class="comment">/* 0x220: Status register */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    __RW uint32_t IRQEN;                       <span class="comment">/* 0x224: Interrupt request enable register */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    __R  uint8_t  RESERVED7[4];                <span class="comment">/* 0x228 - 0x22B: Reserved */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    __RW uint32_t DMAEN;                       <span class="comment">/* 0x22C: DMA request enable register */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    __RW uint32_t CMPCFG[16];                  <span class="comment">/* 0x230 - 0x26C: Comparator configure register */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structPWM__Type.html#a9bb2255b4b9e3eb6a36193549af0540e">   48</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPWM__Type.html#a9bb2255b4b9e3eb6a36193549af0540e">RESERVED8</a>[400];              <span class="comment">/* 0x270 - 0x3FF: Reserved */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structPWM__Type.html#a1c8c5a1970c8feb5983fabe116b57d1e">   49</a></span>    __R  uint32_t <a class="code hl_variable" href="structPWM__Type.html#a1c8c5a1970c8feb5983fabe116b57d1e">ANASTS</a>[8];                   <span class="comment">/* 0x400 - 0x41C: analog status register */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structPWM__Type.html#aedabd43aa80a81ba6148f0b247746056">   50</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWM__Type.html#aedabd43aa80a81ba6148f0b247746056">HRPWM_CFG</a>;                   <span class="comment">/* 0x420: hrpwm config register */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structPWM__Type.html#a10c720a06141eeee0bb9a1c62b774392">   51</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWM__Type.html#a10c720a06141eeee0bb9a1c62b774392">ANA_CFG0</a>;                    <span class="comment">/* 0x424: analog config register */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>} <a class="code hl_struct" href="structPWM__Type.html">PWM_Type</a>;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/* Bitfield definition for register: UNLK */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/*</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> * SHUNLK (RW)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> *</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> * write 0xB0382607 to unlock the shadow registers of register offset from 0x04 to 0x78,</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> * otherwise the shadow registers can not be written.</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aece61c9ecb5a00c249812f58ca0a0270">   62</a></span><span class="preprocessor">#define PWM_UNLK_SHUNLK_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aaf1cbdf7f9a52b64793536cd0847b96a">   63</a></span><span class="preprocessor">#define PWM_UNLK_SHUNLK_SHIFT (0U)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a659c68ed4eeea560de1c0b2448ef64ed">   64</a></span><span class="preprocessor">#define PWM_UNLK_SHUNLK_SET(x) (((uint32_t)(x) &lt;&lt; PWM_UNLK_SHUNLK_SHIFT) &amp; PWM_UNLK_SHUNLK_MASK)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a54475036dfa23de864a7318eccf05e51">   65</a></span><span class="preprocessor">#define PWM_UNLK_SHUNLK_GET(x) (((uint32_t)(x) &amp; PWM_UNLK_SHUNLK_MASK) &gt;&gt; PWM_UNLK_SHUNLK_SHIFT)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/* Bitfield definition for register: STA */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/*</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> * XSTA (RW)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> *</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> * pwm timer counter extended start point, should back to this value after reach xrld</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a3c6c59433e21c3ba2dfb8a03b372acb8">   73</a></span><span class="preprocessor">#define PWM_STA_XSTA_MASK (0xF0000000UL)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ace67412d6037bc47326c6003d4003080">   74</a></span><span class="preprocessor">#define PWM_STA_XSTA_SHIFT (28U)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a76615afbce439be226139be1033f02bd">   75</a></span><span class="preprocessor">#define PWM_STA_XSTA_SET(x) (((uint32_t)(x) &lt;&lt; PWM_STA_XSTA_SHIFT) &amp; PWM_STA_XSTA_MASK)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a43e647b69b09835e00aaa845bcdcc82d">   76</a></span><span class="preprocessor">#define PWM_STA_XSTA_GET(x) (((uint32_t)(x) &amp; PWM_STA_XSTA_MASK) &gt;&gt; PWM_STA_XSTA_SHIFT)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/*</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> * STA (RW)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> *</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * pwm timer counter start value</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> *  sta/rld will be loaded from shadow register to work register at main counter reload time, or software write unlk.shunlk</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a57796e2f8341bd10f7151c428a8235bb">   84</a></span><span class="preprocessor">#define PWM_STA_STA_MASK (0xFFFFFF0UL)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a9ae17662ddbc97da6a440afafeeb0c7c">   85</a></span><span class="preprocessor">#define PWM_STA_STA_SHIFT (4U)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a02216449f475cfa27991ce38f1da49d9">   86</a></span><span class="preprocessor">#define PWM_STA_STA_SET(x) (((uint32_t)(x) &lt;&lt; PWM_STA_STA_SHIFT) &amp; PWM_STA_STA_MASK)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aeffd9d45d08a593dff401f1500978390">   87</a></span><span class="preprocessor">#define PWM_STA_STA_GET(x) (((uint32_t)(x) &amp; PWM_STA_STA_MASK) &gt;&gt; PWM_STA_STA_SHIFT)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/* Bitfield definition for register: STA_HRPWM */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/*</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> * STA (RW)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> *</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac9cd39d9e7d6ca267a33b733b8ba3f28">   94</a></span><span class="preprocessor">#define PWM_STA_HRPWM_STA_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a6e7e4cd9821439721f2fdf649fd22b14">   95</a></span><span class="preprocessor">#define PWM_STA_HRPWM_STA_SHIFT (8U)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac249c14aa824d592e2c9e87a666931a5">   96</a></span><span class="preprocessor">#define PWM_STA_HRPWM_STA_SET(x) (((uint32_t)(x) &lt;&lt; PWM_STA_HRPWM_STA_SHIFT) &amp; PWM_STA_HRPWM_STA_MASK)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a023dec8f768ec511b45ceb62fb30666d">   97</a></span><span class="preprocessor">#define PWM_STA_HRPWM_STA_GET(x) (((uint32_t)(x) &amp; PWM_STA_HRPWM_STA_MASK) &gt;&gt; PWM_STA_HRPWM_STA_SHIFT)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/* Bitfield definition for register: RLD */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">/*</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> * XRLD (RW)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> *</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> * timeout counter extended reload point, counter will reload to xsta after reach this point</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a8fa952c50ff56203dfea2b281871776f">  105</a></span><span class="preprocessor">#define PWM_RLD_XRLD_MASK (0xF0000000UL)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a75d4d3bab53b0c0b3d04cd2e23a6a795">  106</a></span><span class="preprocessor">#define PWM_RLD_XRLD_SHIFT (28U)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ab293f9b3e92894e940742c0bc1141598">  107</a></span><span class="preprocessor">#define PWM_RLD_XRLD_SET(x) (((uint32_t)(x) &lt;&lt; PWM_RLD_XRLD_SHIFT) &amp; PWM_RLD_XRLD_MASK)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a77c8feb8a360a7e224fd5846082dcb72">  108</a></span><span class="preprocessor">#define PWM_RLD_XRLD_GET(x) (((uint32_t)(x) &amp; PWM_RLD_XRLD_MASK) &gt;&gt; PWM_RLD_XRLD_SHIFT)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/*</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * RLD (RW)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> *</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> * pwm timer counter reload value</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad85dc397909f806bb09a8eb2f385965d">  115</a></span><span class="preprocessor">#define PWM_RLD_RLD_MASK (0xFFFFFF0UL)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a26a0a4a9a4eb5f02177dffdd8aa2dcc8">  116</a></span><span class="preprocessor">#define PWM_RLD_RLD_SHIFT (4U)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#af64b3819ed2253b3f0bde93bf77a2671">  117</a></span><span class="preprocessor">#define PWM_RLD_RLD_SET(x) (((uint32_t)(x) &lt;&lt; PWM_RLD_RLD_SHIFT) &amp; PWM_RLD_RLD_MASK)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a74bf17736f4c53d2eee919b89e0fd8f8">  118</a></span><span class="preprocessor">#define PWM_RLD_RLD_GET(x) (((uint32_t)(x) &amp; PWM_RLD_RLD_MASK) &gt;&gt; PWM_RLD_RLD_SHIFT)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/* Bitfield definition for register: RLD_HRPWM */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/*</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> * RLD (RW)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> *</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a666cc3d6fc879de95bfc1898f3c17508">  125</a></span><span class="preprocessor">#define PWM_RLD_HRPWM_RLD_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a1153df83fd38a785717b3b3d5444fa13">  126</a></span><span class="preprocessor">#define PWM_RLD_HRPWM_RLD_SHIFT (8U)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a98d42a697747a16517f63419d0bd2f6b">  127</a></span><span class="preprocessor">#define PWM_RLD_HRPWM_RLD_SET(x) (((uint32_t)(x) &lt;&lt; PWM_RLD_HRPWM_RLD_SHIFT) &amp; PWM_RLD_HRPWM_RLD_MASK)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a13634b9d06c240793234831e8fd74541">  128</a></span><span class="preprocessor">#define PWM_RLD_HRPWM_RLD_GET(x) (((uint32_t)(x) &amp; PWM_RLD_HRPWM_RLD_MASK) &gt;&gt; PWM_RLD_HRPWM_RLD_SHIFT)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">/*</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> * RLD_HR (RW)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> *</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> * pwm timer counter reload value at high resolution, only exist if hwpwm is enabled.</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad20e7fc6cfedfbe70388ed584648dab8">  135</a></span><span class="preprocessor">#define PWM_RLD_HRPWM_RLD_HR_MASK (0xFFU)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4d26f215f5b4ccc9e0aaf8df64a9fd69">  136</a></span><span class="preprocessor">#define PWM_RLD_HRPWM_RLD_HR_SHIFT (0U)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ab7aa8d7d8073faa50c903e5dccec4e6a">  137</a></span><span class="preprocessor">#define PWM_RLD_HRPWM_RLD_HR_SET(x) (((uint32_t)(x) &lt;&lt; PWM_RLD_HRPWM_RLD_HR_SHIFT) &amp; PWM_RLD_HRPWM_RLD_HR_MASK)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a91e41a3ba6c0a9ed5bb8e17c2af2cbca">  138</a></span><span class="preprocessor">#define PWM_RLD_HRPWM_RLD_HR_GET(x) (((uint32_t)(x) &amp; PWM_RLD_HRPWM_RLD_HR_MASK) &gt;&gt; PWM_RLD_HRPWM_RLD_HR_SHIFT)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/* Bitfield definition for register: 0 */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">/*</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * XCMP (RW)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> *</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * extended counter compare value</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a8d4940e95e1db05b6b0842f4235a68c0">  146</a></span><span class="preprocessor">#define PWM_CMP_XCMP_MASK (0xF0000000UL)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a673a2958f955252cac8acf2472ac27a5">  147</a></span><span class="preprocessor">#define PWM_CMP_XCMP_SHIFT (28U)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a655ebdefe832000b40831512a69f401d">  148</a></span><span class="preprocessor">#define PWM_CMP_XCMP_SET(x) (((uint32_t)(x) &lt;&lt; PWM_CMP_XCMP_SHIFT) &amp; PWM_CMP_XCMP_MASK)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aae81b0aa12da8cc8fe4e5b0f4227942f">  149</a></span><span class="preprocessor">#define PWM_CMP_XCMP_GET(x) (((uint32_t)(x) &amp; PWM_CMP_XCMP_MASK) &gt;&gt; PWM_CMP_XCMP_SHIFT)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/*</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> * CMP (RW)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> *</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * clock counter compare value, the compare output is 0 at default, set to 1 when compare value meet,</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> * and clr to 0 when timer reload. Software can invert the output by setting chan_cfg.out_polarity.</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad21cc02df02d116d5e1b68557c130bdf">  157</a></span><span class="preprocessor">#define PWM_CMP_CMP_MASK (0xFFFFFF0UL)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa88bfb9aa436a35b1d6e22a059704e66">  158</a></span><span class="preprocessor">#define PWM_CMP_CMP_SHIFT (4U)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad40000209f27dba4aaf58d4e93b1067a">  159</a></span><span class="preprocessor">#define PWM_CMP_CMP_SET(x) (((uint32_t)(x) &lt;&lt; PWM_CMP_CMP_SHIFT) &amp; PWM_CMP_CMP_MASK)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#add6008ae0208913751083cfc789f08e1">  160</a></span><span class="preprocessor">#define PWM_CMP_CMP_GET(x) (((uint32_t)(x) &amp; PWM_CMP_CMP_MASK) &gt;&gt; PWM_CMP_CMP_SHIFT)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">/*</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> * CMPHLF (RW)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> *</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * half clock counter compare value</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a6c6fc52ab3513fd19de273d229e476b4">  167</a></span><span class="preprocessor">#define PWM_CMP_CMPHLF_MASK (0x8U)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#abc12b709a2517430e78c3540c5c2a004">  168</a></span><span class="preprocessor">#define PWM_CMP_CMPHLF_SHIFT (3U)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#afa872709b6e592262f79062412de3112">  169</a></span><span class="preprocessor">#define PWM_CMP_CMPHLF_SET(x) (((uint32_t)(x) &lt;&lt; PWM_CMP_CMPHLF_SHIFT) &amp; PWM_CMP_CMPHLF_MASK)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4699c90068cb2d23c993cd62cd68c90f">  170</a></span><span class="preprocessor">#define PWM_CMP_CMPHLF_GET(x) (((uint32_t)(x) &amp; PWM_CMP_CMPHLF_MASK) &gt;&gt; PWM_CMP_CMPHLF_SHIFT)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/*</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * CMPJIT (RW)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> *</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> * jitter counter compare value</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a9bdb4461dbe23352881c6061fcc812e4">  177</a></span><span class="preprocessor">#define PWM_CMP_CMPJIT_MASK (0x7U)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a17d4e4d8e9f7f4d8acb02fac754ff7cf">  178</a></span><span class="preprocessor">#define PWM_CMP_CMPJIT_SHIFT (0U)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad3252a4955356d1f2ad703c7010220f3">  179</a></span><span class="preprocessor">#define PWM_CMP_CMPJIT_SET(x) (((uint32_t)(x) &lt;&lt; PWM_CMP_CMPJIT_SHIFT) &amp; PWM_CMP_CMPJIT_MASK)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a83bdfed3601b4b5d6cb15cc2bd0820b4">  180</a></span><span class="preprocessor">#define PWM_CMP_CMPJIT_GET(x) (((uint32_t)(x) &amp; PWM_CMP_CMPJIT_MASK) &gt;&gt; PWM_CMP_CMPJIT_SHIFT)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">/* Bitfield definition for register: 0 */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">/*</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> * CMP (RW)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> *</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aba89f87b05cf12077c706e5c410a03c5">  187</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_CMP_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac7705b3b392566e4b4cfca44a9e80d00">  188</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_CMP_SHIFT (8U)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a93bd5574ba5c2b9d84b477f8bc4c4a96">  189</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_CMP_SET(x) (((uint32_t)(x) &lt;&lt; PWM_CMP_HRPWM_CMP_SHIFT) &amp; PWM_CMP_HRPWM_CMP_MASK)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa080e03a4110fed8cba5a05714680066">  190</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_CMP_GET(x) (((uint32_t)(x) &amp; PWM_CMP_HRPWM_CMP_MASK) &gt;&gt; PWM_CMP_HRPWM_CMP_SHIFT)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">/*</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * CMP_HR (RW)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> *</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> * high resolution compare value</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a728e2eeda7981b763e42df7cdfbe89ba">  197</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_CMP_HR_MASK (0xFFU)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac476b85796fa29e9527007196752771d">  198</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_CMP_HR_SHIFT (0U)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a436e0cf7e0bfe487fca698e21c305145">  199</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_CMP_HR_SET(x) (((uint32_t)(x) &lt;&lt; PWM_CMP_HRPWM_CMP_HR_SHIFT) &amp; PWM_CMP_HRPWM_CMP_HR_MASK)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ae72e30889774f1dd07f0d5586823b0f8">  200</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_CMP_HR_GET(x) (((uint32_t)(x) &amp; PWM_CMP_HRPWM_CMP_HR_MASK) &gt;&gt; PWM_CMP_HRPWM_CMP_HR_SHIFT)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">/* Bitfield definition for register: FRCMD */</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">/*</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> * FRCMD (RW)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> *</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * 2bit for each PWM output channel (0-7);</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * 00:  force output 0</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * 01:  force output 1</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> * 10:  output highz</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> * 11:  no force</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> */</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a5fc17309a7022ea8788050d1229064c9">  212</a></span><span class="preprocessor">#define PWM_FRCMD_FRCMD_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a1d1f28b5acb6d96ea1f54c39f74dcd75">  213</a></span><span class="preprocessor">#define PWM_FRCMD_FRCMD_SHIFT (0U)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a3f7d3e8de8647b35221bb811a940821c">  214</a></span><span class="preprocessor">#define PWM_FRCMD_FRCMD_SET(x) (((uint32_t)(x) &lt;&lt; PWM_FRCMD_FRCMD_SHIFT) &amp; PWM_FRCMD_FRCMD_MASK)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a31197691470d955175e142cd0009a647">  215</a></span><span class="preprocessor">#define PWM_FRCMD_FRCMD_GET(x) (((uint32_t)(x) &amp; PWM_FRCMD_FRCMD_MASK) &gt;&gt; PWM_FRCMD_FRCMD_SHIFT)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">/* Bitfield definition for register: SHLK */</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">/*</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> * SHLK (RW)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> *</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> * write 1 to lock all shawdow register, write access is not permitted</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a5e2b0288871538513c9b1c82240e1cab">  223</a></span><span class="preprocessor">#define PWM_SHLK_SHLK_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a9e10f923b5021cb231a4282733328557">  224</a></span><span class="preprocessor">#define PWM_SHLK_SHLK_SHIFT (31U)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a00094517a211fbb20ecd7642da779468">  225</a></span><span class="preprocessor">#define PWM_SHLK_SHLK_SET(x) (((uint32_t)(x) &lt;&lt; PWM_SHLK_SHLK_SHIFT) &amp; PWM_SHLK_SHLK_MASK)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad155faa6bdd257b5ced893878213052b">  226</a></span><span class="preprocessor">#define PWM_SHLK_SHLK_GET(x) (((uint32_t)(x) &amp; PWM_SHLK_SHLK_MASK) &gt;&gt; PWM_SHLK_SHLK_SHIFT)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">/* Bitfield definition for register array: CHCFG */</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">/*</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * CMPSELEND (RW)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> *</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> * assign the last comparator for this output channel</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> */</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aacf7c887d617080f30de992e3b61909e">  234</a></span><span class="preprocessor">#define PWM_CHCFG_CMPSELEND_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a51cc77b1563d33017c55cf883bbded23">  235</a></span><span class="preprocessor">#define PWM_CHCFG_CMPSELEND_SHIFT (24U)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#afea983a4410d9c956f8c01aa3ba897cf">  236</a></span><span class="preprocessor">#define PWM_CHCFG_CMPSELEND_SET(x) (((uint32_t)(x) &lt;&lt; PWM_CHCFG_CMPSELEND_SHIFT) &amp; PWM_CHCFG_CMPSELEND_MASK)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ace23992f25cc4d9d2e286c1571ab9732">  237</a></span><span class="preprocessor">#define PWM_CHCFG_CMPSELEND_GET(x) (((uint32_t)(x) &amp; PWM_CHCFG_CMPSELEND_MASK) &gt;&gt; PWM_CHCFG_CMPSELEND_SHIFT)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">/*</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * CMPSELBEG (RW)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> *</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> * assign the first comparator for this output channel</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> */</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4611e5e1f93b8e164d633f221175ea97">  244</a></span><span class="preprocessor">#define PWM_CHCFG_CMPSELBEG_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa460b5f384f642a5464a7202d406cbc4">  245</a></span><span class="preprocessor">#define PWM_CHCFG_CMPSELBEG_SHIFT (16U)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aac99e7bc7397a6ab29937757137dc952">  246</a></span><span class="preprocessor">#define PWM_CHCFG_CMPSELBEG_SET(x) (((uint32_t)(x) &lt;&lt; PWM_CHCFG_CMPSELBEG_SHIFT) &amp; PWM_CHCFG_CMPSELBEG_MASK)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a1cfd358451dc70d68fd83742a741fb1e">  247</a></span><span class="preprocessor">#define PWM_CHCFG_CMPSELBEG_GET(x) (((uint32_t)(x) &amp; PWM_CHCFG_CMPSELBEG_MASK) &gt;&gt; PWM_CHCFG_CMPSELBEG_SHIFT)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">/*</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * OUTPOL (RW)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> *</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> * output polarity, set to 1 will invert the output</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> */</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a5d2ad70c69affcfed792092a1a95c86a">  254</a></span><span class="preprocessor">#define PWM_CHCFG_OUTPOL_MASK (0x2U)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a8f36c466e974f384da63062cecfbbd0f">  255</a></span><span class="preprocessor">#define PWM_CHCFG_OUTPOL_SHIFT (1U)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a5d4c2b65c90b0b71e53ef54a795b2c60">  256</a></span><span class="preprocessor">#define PWM_CHCFG_OUTPOL_SET(x) (((uint32_t)(x) &lt;&lt; PWM_CHCFG_OUTPOL_SHIFT) &amp; PWM_CHCFG_OUTPOL_MASK)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a97d37c54c1cee92aad42aaa82210f69b">  257</a></span><span class="preprocessor">#define PWM_CHCFG_OUTPOL_GET(x) (((uint32_t)(x) &amp; PWM_CHCFG_OUTPOL_MASK) &gt;&gt; PWM_CHCFG_OUTPOL_SHIFT)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">/* Bitfield definition for register: GCR */</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">/*</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> * FAULTI3EN (RW)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> *</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> * 1- enable the internal fault input 3</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> */</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a2007c5992149545b7442d89a4cdf7246">  265</a></span><span class="preprocessor">#define PWM_GCR_FAULTI3EN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#acefe6715fe076c0ec2e13950cf885b23">  266</a></span><span class="preprocessor">#define PWM_GCR_FAULTI3EN_SHIFT (31U)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a15aabd83480ed676a533505bdd21fa44">  267</a></span><span class="preprocessor">#define PWM_GCR_FAULTI3EN_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_FAULTI3EN_SHIFT) &amp; PWM_GCR_FAULTI3EN_MASK)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a04cb560a1c0c38321062fa2daf8c2bc8">  268</a></span><span class="preprocessor">#define PWM_GCR_FAULTI3EN_GET(x) (((uint32_t)(x) &amp; PWM_GCR_FAULTI3EN_MASK) &gt;&gt; PWM_GCR_FAULTI3EN_SHIFT)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">/*</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> * FAULTI2EN (RW)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> *</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> * 1- enable the internal fault input 2</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> */</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a3fcdadda43586bfc625f2a2deaeae254">  275</a></span><span class="preprocessor">#define PWM_GCR_FAULTI2EN_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aad517ad3dea515d8f0651469c5ece002">  276</a></span><span class="preprocessor">#define PWM_GCR_FAULTI2EN_SHIFT (30U)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a5e4189711d7686c01db35148b26dd52c">  277</a></span><span class="preprocessor">#define PWM_GCR_FAULTI2EN_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_FAULTI2EN_SHIFT) &amp; PWM_GCR_FAULTI2EN_MASK)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a65d580c5d20ffabd00bf6093274f8c51">  278</a></span><span class="preprocessor">#define PWM_GCR_FAULTI2EN_GET(x) (((uint32_t)(x) &amp; PWM_GCR_FAULTI2EN_MASK) &gt;&gt; PWM_GCR_FAULTI2EN_SHIFT)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">/*</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * FAULTI1EN (RW)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> *</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> * 1- enable the internal fault input 1</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a530e95cff6a00dd8d32daf8f5094f0b4">  285</a></span><span class="preprocessor">#define PWM_GCR_FAULTI1EN_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a940815cad80162e2587fdfa376af9705">  286</a></span><span class="preprocessor">#define PWM_GCR_FAULTI1EN_SHIFT (29U)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aaecae6c952b48cf2c8b1a86915139bf4">  287</a></span><span class="preprocessor">#define PWM_GCR_FAULTI1EN_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_FAULTI1EN_SHIFT) &amp; PWM_GCR_FAULTI1EN_MASK)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ada469b1367caadf6bae43a2c3df57387">  288</a></span><span class="preprocessor">#define PWM_GCR_FAULTI1EN_GET(x) (((uint32_t)(x) &amp; PWM_GCR_FAULTI1EN_MASK) &gt;&gt; PWM_GCR_FAULTI1EN_SHIFT)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">/*</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> * FAULTI0EN (RW)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> *</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * 1- enable the internal fault input 0</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#abbbd00f8f72f935608f6ec9e7166dbeb">  295</a></span><span class="preprocessor">#define PWM_GCR_FAULTI0EN_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a38e61d53578106e4b477b369dcae19e0">  296</a></span><span class="preprocessor">#define PWM_GCR_FAULTI0EN_SHIFT (28U)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa6f0cec50f29fd8cc4daf81edf07b6b8">  297</a></span><span class="preprocessor">#define PWM_GCR_FAULTI0EN_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_FAULTI0EN_SHIFT) &amp; PWM_GCR_FAULTI0EN_MASK)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a8829ac87d7c5afadd72d667910a70a43">  298</a></span><span class="preprocessor">#define PWM_GCR_FAULTI0EN_GET(x) (((uint32_t)(x) &amp; PWM_GCR_FAULTI0EN_MASK) &gt;&gt; PWM_GCR_FAULTI0EN_SHIFT)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/*</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> * DEBUGFAULT (RW)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> *</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * 1- enable debug mode output protection</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> */</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a470525e573e0334bd2a4654972a1a4e4">  305</a></span><span class="preprocessor">#define PWM_GCR_DEBUGFAULT_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a226f8fc9477dd2e3c8b9460c0a092801">  306</a></span><span class="preprocessor">#define PWM_GCR_DEBUGFAULT_SHIFT (27U)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac139805b33e7b9868ab26626801c5255">  307</a></span><span class="preprocessor">#define PWM_GCR_DEBUGFAULT_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_DEBUGFAULT_SHIFT) &amp; PWM_GCR_DEBUGFAULT_MASK)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a7685821b1f0f816ebbe7ef64ef0771fb">  308</a></span><span class="preprocessor">#define PWM_GCR_DEBUGFAULT_GET(x) (((uint32_t)(x) &amp; PWM_GCR_DEBUGFAULT_MASK) &gt;&gt; PWM_GCR_DEBUGFAULT_SHIFT)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">/*</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> * FRCPOL (RW)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> *</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> * polarity of input pwm_force,</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> * 1- active low</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> * 0- active high</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> */</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a1b626edf2b3ec024f10344cc3d425eac">  317</a></span><span class="preprocessor">#define PWM_GCR_FRCPOL_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a66c5a81f88134ae07f1e6ec6b6386b08">  318</a></span><span class="preprocessor">#define PWM_GCR_FRCPOL_SHIFT (26U)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a0e0ec8e560885cc41c1a772de0629e13">  319</a></span><span class="preprocessor">#define PWM_GCR_FRCPOL_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_FRCPOL_SHIFT) &amp; PWM_GCR_FRCPOL_MASK)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ab35e898a1cb8e28f9d57cddaf58da4b3">  320</a></span><span class="preprocessor">#define PWM_GCR_FRCPOL_GET(x) (((uint32_t)(x) &amp; PWM_GCR_FRCPOL_MASK) &gt;&gt; PWM_GCR_FRCPOL_SHIFT)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">/*</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> * HWSHDWEDG (RW)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> *</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> * When hardware event is selected as shawdow register effective time and the select comparator is configured as input capture mode.</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> * This bit assign its which edge is used as compare shadow register hardware load event.</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * 1- Falling edge</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> * 0- Rising edge</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> */</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4ddd6cb894c0f2b5c304a852472947a6">  330</a></span><span class="preprocessor">#define PWM_GCR_HWSHDWEDG_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a1470b1d4d37382ef5298e0cf8f338148">  331</a></span><span class="preprocessor">#define PWM_GCR_HWSHDWEDG_SHIFT (24U)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a449a8ef5383e72baee9fdbc21c1440e8">  332</a></span><span class="preprocessor">#define PWM_GCR_HWSHDWEDG_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_HWSHDWEDG_SHIFT) &amp; PWM_GCR_HWSHDWEDG_MASK)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a643ddadb60b97d4d85701b7409da45b8">  333</a></span><span class="preprocessor">#define PWM_GCR_HWSHDWEDG_GET(x) (((uint32_t)(x) &amp; PWM_GCR_HWSHDWEDG_MASK) &gt;&gt; PWM_GCR_HWSHDWEDG_SHIFT)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">/*</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"> * CMPSHDWSEL (RW)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> *</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> * This bitfield select one of the comparators as hardware event time to load comparator shadow registers</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> */</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a221d7f3f9d43d9215e45f1e34f839749">  340</a></span><span class="preprocessor">#define PWM_GCR_CMPSHDWSEL_MASK (0xF80000UL)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a191cdd7aa44da17ff13dd73766c58597">  341</a></span><span class="preprocessor">#define PWM_GCR_CMPSHDWSEL_SHIFT (19U)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a88e6f500778d67a6c992f93e7b083080">  342</a></span><span class="preprocessor">#define PWM_GCR_CMPSHDWSEL_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_CMPSHDWSEL_SHIFT) &amp; PWM_GCR_CMPSHDWSEL_MASK)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4965b683ad0708195430ecb56ce156ef">  343</a></span><span class="preprocessor">#define PWM_GCR_CMPSHDWSEL_GET(x) (((uint32_t)(x) &amp; PWM_GCR_CMPSHDWSEL_MASK) &gt;&gt; PWM_GCR_CMPSHDWSEL_SHIFT)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">/*</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> * FAULTRECEDG (RW)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> *</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> * When hardware load is selected as output fault recover trigger and the selected channel is capture mode.</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> * This bit assign its effective edge of fault recover trigger.</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> * 1- Falling edge</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> * 0- Rising edge</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4a0c6165b9546fee67c9ebd7172ac6fe">  353</a></span><span class="preprocessor">#define PWM_GCR_FAULTRECEDG_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4758bd99bfc614bcc8ad8cb961d5e9d1">  354</a></span><span class="preprocessor">#define PWM_GCR_FAULTRECEDG_SHIFT (18U)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a8ee11860810c964135b16e5166b45818">  355</a></span><span class="preprocessor">#define PWM_GCR_FAULTRECEDG_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_FAULTRECEDG_SHIFT) &amp; PWM_GCR_FAULTRECEDG_MASK)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a0ad006fc3dc31a2e5a0b9a335ef50b8d">  356</a></span><span class="preprocessor">#define PWM_GCR_FAULTRECEDG_GET(x) (((uint32_t)(x) &amp; PWM_GCR_FAULTRECEDG_MASK) &gt;&gt; PWM_GCR_FAULTRECEDG_SHIFT)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">/*</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> * FAULTRECHWSEL (RW)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> *</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> * Selec one of the 24 comparators as fault output recover trigger.</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a8f07185ad8ccb4408add9baf58646050">  363</a></span><span class="preprocessor">#define PWM_GCR_FAULTRECHWSEL_MASK (0x3E000UL)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a8d1dd3848fcfaa0d859b2f97ee06d7c9">  364</a></span><span class="preprocessor">#define PWM_GCR_FAULTRECHWSEL_SHIFT (13U)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa02c476afe3f32c0cdcdc5b586575449">  365</a></span><span class="preprocessor">#define PWM_GCR_FAULTRECHWSEL_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_FAULTRECHWSEL_SHIFT) &amp; PWM_GCR_FAULTRECHWSEL_MASK)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a41c790ce43d1547e5b92ac25b3c5fdc3">  366</a></span><span class="preprocessor">#define PWM_GCR_FAULTRECHWSEL_GET(x) (((uint32_t)(x) &amp; PWM_GCR_FAULTRECHWSEL_MASK) &gt;&gt; PWM_GCR_FAULTRECHWSEL_SHIFT)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">/*</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> * FAULTE1EN (RW)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> *</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> * 1- enable the external fault input 1</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"> */</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa73d6d8b49a7def8c58334231ea16afa">  373</a></span><span class="preprocessor">#define PWM_GCR_FAULTE1EN_MASK (0x1000U)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a65bd2b12a6263cc2dacd35214adb5f48">  374</a></span><span class="preprocessor">#define PWM_GCR_FAULTE1EN_SHIFT (12U)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa5d6a8bfcaa369a366d5821229763af9">  375</a></span><span class="preprocessor">#define PWM_GCR_FAULTE1EN_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_FAULTE1EN_SHIFT) &amp; PWM_GCR_FAULTE1EN_MASK)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a3939e2f958ce7d1a233ed937ef57e6a2">  376</a></span><span class="preprocessor">#define PWM_GCR_FAULTE1EN_GET(x) (((uint32_t)(x) &amp; PWM_GCR_FAULTE1EN_MASK) &gt;&gt; PWM_GCR_FAULTE1EN_SHIFT)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">/*</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> * FAULTE0EN (RW)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> *</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> * 1- enable the external fault input 0</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> */</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a695769fae56b3f9d6688eb6ab15d7c94">  383</a></span><span class="preprocessor">#define PWM_GCR_FAULTE0EN_MASK (0x800U)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a29a72d7a1df25b72437d70613ae1b6e1">  384</a></span><span class="preprocessor">#define PWM_GCR_FAULTE0EN_SHIFT (11U)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ab70311f3f0377e411b6fbfb53355b85d">  385</a></span><span class="preprocessor">#define PWM_GCR_FAULTE0EN_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_FAULTE0EN_SHIFT) &amp; PWM_GCR_FAULTE0EN_MASK)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a9a793e692f5e105b80afff93a26ba156">  386</a></span><span class="preprocessor">#define PWM_GCR_FAULTE0EN_GET(x) (((uint32_t)(x) &amp; PWM_GCR_FAULTE0EN_MASK) &gt;&gt; PWM_GCR_FAULTE0EN_SHIFT)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">/*</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> * FAULTEXPOL (RW)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> *</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> * external fault polarity</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> * 1-active low</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> * 0-active high</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> */</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a7a4e33e90bcf00c73e9ebaaa96169781">  395</a></span><span class="preprocessor">#define PWM_GCR_FAULTEXPOL_MASK (0x600U)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ae0f5b5f2e33bcd66b66513fbf514a834">  396</a></span><span class="preprocessor">#define PWM_GCR_FAULTEXPOL_SHIFT (9U)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#afed54074c7952ebec34ca913877cacff">  397</a></span><span class="preprocessor">#define PWM_GCR_FAULTEXPOL_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_FAULTEXPOL_SHIFT) &amp; PWM_GCR_FAULTEXPOL_MASK)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa108b181cb04060d524c62a81a669187">  398</a></span><span class="preprocessor">#define PWM_GCR_FAULTEXPOL_GET(x) (((uint32_t)(x) &amp; PWM_GCR_FAULTEXPOL_MASK) &gt;&gt; PWM_GCR_FAULTEXPOL_SHIFT)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">/*</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> * RLDSYNCEN (RW)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> *</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * 1- pwm timer counter reset to reload value (rld) by synci is enabled</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a9c70ab643924ce85ba357736f072c07a">  405</a></span><span class="preprocessor">#define PWM_GCR_RLDSYNCEN_MASK (0x100U)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a22b28a735f6ccbdd736a7b80d609f2b1">  406</a></span><span class="preprocessor">#define PWM_GCR_RLDSYNCEN_SHIFT (8U)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a26b46d306f654a6adeed6b3d570ed472">  407</a></span><span class="preprocessor">#define PWM_GCR_RLDSYNCEN_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_RLDSYNCEN_SHIFT) &amp; PWM_GCR_RLDSYNCEN_MASK)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a723c8fae4dc84f6167e268869575f6af">  408</a></span><span class="preprocessor">#define PWM_GCR_RLDSYNCEN_GET(x) (((uint32_t)(x) &amp; PWM_GCR_RLDSYNCEN_MASK) &gt;&gt; PWM_GCR_RLDSYNCEN_SHIFT)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">/*</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * CEN (RW)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> *</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * 1- enable the pwm timer counter</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> * 0- stop the pwm timer counter</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> */</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a19a38257036fabdcecace624b61a4d6c">  416</a></span><span class="preprocessor">#define PWM_GCR_CEN_MASK (0x80U)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a16c3a0ad6d68672ffcf107f36c584b9b">  417</a></span><span class="preprocessor">#define PWM_GCR_CEN_SHIFT (7U)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#afa08a201ed80a5b27bd6f23b23018481">  418</a></span><span class="preprocessor">#define PWM_GCR_CEN_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_CEN_SHIFT) &amp; PWM_GCR_CEN_MASK)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a9840461aca80d88c158fcbafecf22d19">  419</a></span><span class="preprocessor">#define PWM_GCR_CEN_GET(x) (((uint32_t)(x) &amp; PWM_GCR_CEN_MASK) &gt;&gt; PWM_GCR_CEN_SHIFT)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">/*</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> * FAULTCLR (RW)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> *</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> * 1- Write 1 to clear the fault condition. The output will recover if FAULTRECTIME is set to 2b&#39;11.</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> * User should write 1 to this bit after the active FAULT signal de-assert and before it re-assert again.</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"> */</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a72ef2bc9c28bd4324b9d0b850e7c9f21">  427</a></span><span class="preprocessor">#define PWM_GCR_FAULTCLR_MASK (0x40U)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aea3a6c51e5609bdc9dec95516f615469">  428</a></span><span class="preprocessor">#define PWM_GCR_FAULTCLR_SHIFT (6U)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a65a81d25962f6c835abec8c78182ebf3">  429</a></span><span class="preprocessor">#define PWM_GCR_FAULTCLR_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_FAULTCLR_SHIFT) &amp; PWM_GCR_FAULTCLR_MASK)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a92c5c7a7ac2acc56ef53124e033c2c8b">  430</a></span><span class="preprocessor">#define PWM_GCR_FAULTCLR_GET(x) (((uint32_t)(x) &amp; PWM_GCR_FAULTCLR_MASK) &gt;&gt; PWM_GCR_FAULTCLR_SHIFT)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">/*</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * XRLDSYNCEN (RW)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> *</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> * 1- pwm timer extended counter (xcnt) reset to extended reload value (xrld) by synci is enabled</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4ef2c60c4d0fff4329b56c67c0f0037a">  437</a></span><span class="preprocessor">#define PWM_GCR_XRLDSYNCEN_MASK (0x20U)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a12830ef0754eef7618b797049671eb91">  438</a></span><span class="preprocessor">#define PWM_GCR_XRLDSYNCEN_SHIFT (5U)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a64e8feccd7fe7e53b926b7272af28893">  439</a></span><span class="preprocessor">#define PWM_GCR_XRLDSYNCEN_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_XRLDSYNCEN_SHIFT) &amp; PWM_GCR_XRLDSYNCEN_MASK)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a02412da52463cfc113acc3eed0de2705">  440</a></span><span class="preprocessor">#define PWM_GCR_XRLDSYNCEN_GET(x) (((uint32_t)(x) &amp; PWM_GCR_XRLDSYNCEN_MASK) &gt;&gt; PWM_GCR_XRLDSYNCEN_SHIFT)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">/*</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> * HR_PWM_EN (RW)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> *</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> * set to enable high resolution pwm, trig_cmp, start/reload register will have different definition.</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> */</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a24a58544793c3a02278134ada8cd9298">  447</a></span><span class="preprocessor">#define PWM_GCR_HR_PWM_EN_MASK (0x10U)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a9d4ce7b67639e5c21642b78da469edac">  448</a></span><span class="preprocessor">#define PWM_GCR_HR_PWM_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac2b739f0ccf7286fca0c66719c26b1d4">  449</a></span><span class="preprocessor">#define PWM_GCR_HR_PWM_EN_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_HR_PWM_EN_SHIFT) &amp; PWM_GCR_HR_PWM_EN_MASK)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa2f91f9b792e5edd2f0cdd821e00cbc4">  450</a></span><span class="preprocessor">#define PWM_GCR_HR_PWM_EN_GET(x) (((uint32_t)(x) &amp; PWM_GCR_HR_PWM_EN_MASK) &gt;&gt; PWM_GCR_HR_PWM_EN_SHIFT)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">/*</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> * TIMERRESET (RW)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> *</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> * set to clear current timer(total 28bit, main counter and tmout_count ). Auto clear</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> */</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a24f2046405e1146f2c597b79942723c3">  457</a></span><span class="preprocessor">#define PWM_GCR_TIMERRESET_MASK (0x8U)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a583271f3faacb96e8eff38be0b70fd67">  458</a></span><span class="preprocessor">#define PWM_GCR_TIMERRESET_SHIFT (3U)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a9c808ea75ec0071538ceae05e76acff0">  459</a></span><span class="preprocessor">#define PWM_GCR_TIMERRESET_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_TIMERRESET_SHIFT) &amp; PWM_GCR_TIMERRESET_MASK)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4b1af392ec39e3dd2fab49a1c09e30fd">  460</a></span><span class="preprocessor">#define PWM_GCR_TIMERRESET_GET(x) (((uint32_t)(x) &amp; PWM_GCR_TIMERRESET_MASK) &gt;&gt; PWM_GCR_TIMERRESET_SHIFT)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">/*</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment"> * FRCTIME (WO)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"> *</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment"> * This bit field select the force effective time</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment"> * 00:  force immediately</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"> * 01:  force at main counter reload time</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * 10:  force at FRCSYNCI</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> * 11: no force</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> */</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a45a510abba75e7758c18cf3c5b88c7b0">  471</a></span><span class="preprocessor">#define PWM_GCR_FRCTIME_MASK (0x6U)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa7a253317afb7d851f5a3d857e400b36">  472</a></span><span class="preprocessor">#define PWM_GCR_FRCTIME_SHIFT (1U)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad00210d6cbae1a930cfc1176bd3e9217">  473</a></span><span class="preprocessor">#define PWM_GCR_FRCTIME_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_FRCTIME_SHIFT) &amp; PWM_GCR_FRCTIME_MASK)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ab96c73bf00980f255efc991334ed5742">  474</a></span><span class="preprocessor">#define PWM_GCR_FRCTIME_GET(x) (((uint32_t)(x) &amp; PWM_GCR_FRCTIME_MASK) &gt;&gt; PWM_GCR_FRCTIME_SHIFT)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span> </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment">/*</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment"> * SWFRC (RW)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"> *</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> * 1- write 1 to enable software force, if the frcsrcsel is set to 0, force will take effect</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> */</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aac08868a4ae194960ab57fd188c8105e">  481</a></span><span class="preprocessor">#define PWM_GCR_SWFRC_MASK (0x1U)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a101ee5861cc4574e1d100824b4ebbcb5">  482</a></span><span class="preprocessor">#define PWM_GCR_SWFRC_SHIFT (0U)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a413bd71d60244b8b9e5c5ed6f31f9992">  483</a></span><span class="preprocessor">#define PWM_GCR_SWFRC_SET(x) (((uint32_t)(x) &lt;&lt; PWM_GCR_SWFRC_SHIFT) &amp; PWM_GCR_SWFRC_MASK)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a6f5691309699ded15bdd773fd2c5636c">  484</a></span><span class="preprocessor">#define PWM_GCR_SWFRC_GET(x) (((uint32_t)(x) &amp; PWM_GCR_SWFRC_MASK) &gt;&gt; PWM_GCR_SWFRC_SHIFT)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">/* Bitfield definition for register: SHCR */</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">/*</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> * CNT_UPDATE_RELOAD (RW)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> *</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> * set to update counter working register at reload point, clear to use cnt_update_time as old version.</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> */</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad0d04ed4f05dfed9f5fb3a2e6a8d66a6">  492</a></span><span class="preprocessor">#define PWM_SHCR_CNT_UPDATE_RELOAD_MASK (0x8000U)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a6d383ea0adf87d39cf1447fb5fc2187c">  493</a></span><span class="preprocessor">#define PWM_SHCR_CNT_UPDATE_RELOAD_SHIFT (15U)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aed7c88f979add9a448a2378b0c8b66a3">  494</a></span><span class="preprocessor">#define PWM_SHCR_CNT_UPDATE_RELOAD_SET(x) (((uint32_t)(x) &lt;&lt; PWM_SHCR_CNT_UPDATE_RELOAD_SHIFT) &amp; PWM_SHCR_CNT_UPDATE_RELOAD_MASK)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#af0c3c8135e5f2b91873b61720f9519cc">  495</a></span><span class="preprocessor">#define PWM_SHCR_CNT_UPDATE_RELOAD_GET(x) (((uint32_t)(x) &amp; PWM_SHCR_CNT_UPDATE_RELOAD_MASK) &gt;&gt; PWM_SHCR_CNT_UPDATE_RELOAD_SHIFT)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">/*</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> * CNT_UPDATE_EDGE (RW)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> *</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> * 0 for posedge; 1 for negedge if hardware trigger time is selected for update_time, and selected channel is capture mode, for counter shadow registers</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> */</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#af11312a6eb863f868e5c3674c618e48d">  502</a></span><span class="preprocessor">#define PWM_SHCR_CNT_UPDATE_EDGE_MASK (0x4000U)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a48c6872f3e956509850d2a71f561acce">  503</a></span><span class="preprocessor">#define PWM_SHCR_CNT_UPDATE_EDGE_SHIFT (14U)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a82e75dd02ffbbd8359b8b15cd7397793">  504</a></span><span class="preprocessor">#define PWM_SHCR_CNT_UPDATE_EDGE_SET(x) (((uint32_t)(x) &lt;&lt; PWM_SHCR_CNT_UPDATE_EDGE_SHIFT) &amp; PWM_SHCR_CNT_UPDATE_EDGE_MASK)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a89a7a4bf269d1479cd78b74a6b61ee56">  505</a></span><span class="preprocessor">#define PWM_SHCR_CNT_UPDATE_EDGE_GET(x) (((uint32_t)(x) &amp; PWM_SHCR_CNT_UPDATE_EDGE_MASK) &gt;&gt; PWM_SHCR_CNT_UPDATE_EDGE_SHIFT)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">/*</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> * FORCE_UPDATE_EDGE (RW)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> *</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> * 0 for posedge; 1 for negedge if hardware trigger time is selected for update_time, and selected channel is capture mode, for FRCMD shadow registers</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> */</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#af58a4b3c548cec4e2ba397bd5bb0447c">  512</a></span><span class="preprocessor">#define PWM_SHCR_FORCE_UPDATE_EDGE_MASK (0x2000U)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a7e5ac1c43e8a893dcfd1aa8733d431d3">  513</a></span><span class="preprocessor">#define PWM_SHCR_FORCE_UPDATE_EDGE_SHIFT (13U)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ab3bd20bd4803ae4dd6b4835a9c86b30c">  514</a></span><span class="preprocessor">#define PWM_SHCR_FORCE_UPDATE_EDGE_SET(x) (((uint32_t)(x) &lt;&lt; PWM_SHCR_FORCE_UPDATE_EDGE_SHIFT) &amp; PWM_SHCR_FORCE_UPDATE_EDGE_MASK)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a89fc3f2d167ce9087db7fd94707bb29e">  515</a></span><span class="preprocessor">#define PWM_SHCR_FORCE_UPDATE_EDGE_GET(x) (((uint32_t)(x) &amp; PWM_SHCR_FORCE_UPDATE_EDGE_MASK) &gt;&gt; PWM_SHCR_FORCE_UPDATE_EDGE_SHIFT)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">/*</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> * FRCSHDWSEL (RW)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> *</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> * This bitfield select one of the comparators as hardware event time to load FRCMD shadow registers</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> */</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a05f146ca966e9a257f7c71502e2839a0">  522</a></span><span class="preprocessor">#define PWM_SHCR_FRCSHDWSEL_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#accb146e7b9282cc1ec450588c4ff830c">  523</a></span><span class="preprocessor">#define PWM_SHCR_FRCSHDWSEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad101a5a2b5b9c762cbb71965d32805ff">  524</a></span><span class="preprocessor">#define PWM_SHCR_FRCSHDWSEL_SET(x) (((uint32_t)(x) &lt;&lt; PWM_SHCR_FRCSHDWSEL_SHIFT) &amp; PWM_SHCR_FRCSHDWSEL_MASK)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#adef736ac5e8534579226396987144c12">  525</a></span><span class="preprocessor">#define PWM_SHCR_FRCSHDWSEL_GET(x) (((uint32_t)(x) &amp; PWM_SHCR_FRCSHDWSEL_MASK) &gt;&gt; PWM_SHCR_FRCSHDWSEL_SHIFT)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span> </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">/*</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"> * CNTSHDWSEL (RW)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment"> *</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> * This bitfield select one of the comparators as hardware event time to load the counter related shadow registers (STA and RLD)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> */</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a433f8636c4120870b2d100c6434d9451">  532</a></span><span class="preprocessor">#define PWM_SHCR_CNTSHDWSEL_MASK (0xF8U)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a78451c2bcf1cc87dfa170b94d894c7c6">  533</a></span><span class="preprocessor">#define PWM_SHCR_CNTSHDWSEL_SHIFT (3U)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a488535455da64bcbbcbe2881a296faf3">  534</a></span><span class="preprocessor">#define PWM_SHCR_CNTSHDWSEL_SET(x) (((uint32_t)(x) &lt;&lt; PWM_SHCR_CNTSHDWSEL_SHIFT) &amp; PWM_SHCR_CNTSHDWSEL_MASK)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ae2c23f8ebce298ae00e9d67f8c50e6eb">  535</a></span><span class="preprocessor">#define PWM_SHCR_CNTSHDWSEL_GET(x) (((uint32_t)(x) &amp; PWM_SHCR_CNTSHDWSEL_MASK) &gt;&gt; PWM_SHCR_CNTSHDWSEL_SHIFT)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span> </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">/*</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"> * CNTSHDWUPT (RW)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> *</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> * This bitfield select when the counter related shadow registers (STA and RLD) will be loaded to its work register</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment"> * 00:  after software set shlk bit of shlk register</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> * 01:  immediately after the register being modified</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> * 10:  after hardware event assert, user can select one of the comparators to generate this hardware event.</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> *        The comparator can be either output compare mode or input capture mode.</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> * 11:  after SHSYNCI assert</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> */</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a9e45a55a5766dd1c61b788d7c89144cc">  547</a></span><span class="preprocessor">#define PWM_SHCR_CNTSHDWUPT_MASK (0x6U)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#abea275c6832e787f60467be926a3c3b0">  548</a></span><span class="preprocessor">#define PWM_SHCR_CNTSHDWUPT_SHIFT (1U)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a6491ba7ce1f53f282f37b2ba0154dad8">  549</a></span><span class="preprocessor">#define PWM_SHCR_CNTSHDWUPT_SET(x) (((uint32_t)(x) &lt;&lt; PWM_SHCR_CNTSHDWUPT_SHIFT) &amp; PWM_SHCR_CNTSHDWUPT_MASK)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a37d87800202d0862d4d156ead4a9f292">  550</a></span><span class="preprocessor">#define PWM_SHCR_CNTSHDWUPT_GET(x) (((uint32_t)(x) &amp; PWM_SHCR_CNTSHDWUPT_MASK) &gt;&gt; PWM_SHCR_CNTSHDWUPT_SHIFT)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span> </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">/*</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> * SHLKEN (RW)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> *</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> * 1- enable shadow registers lock feature,</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> * 0- disable shadow registers lock, shlk bit will always be 0</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment"> */</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a019bd990fb81f5ff1a223112b62fcf98">  558</a></span><span class="preprocessor">#define PWM_SHCR_SHLKEN_MASK (0x1U)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a3991e4ba8aabe2b650e1e5d61cb3f7c1">  559</a></span><span class="preprocessor">#define PWM_SHCR_SHLKEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa19da707645b9829728e4aa4fc548903">  560</a></span><span class="preprocessor">#define PWM_SHCR_SHLKEN_SET(x) (((uint32_t)(x) &lt;&lt; PWM_SHCR_SHLKEN_SHIFT) &amp; PWM_SHCR_SHLKEN_MASK)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a5d64b95c2134b9ca09649b149f8de7e4">  561</a></span><span class="preprocessor">#define PWM_SHCR_SHLKEN_GET(x) (((uint32_t)(x) &amp; PWM_SHCR_SHLKEN_MASK) &gt;&gt; PWM_SHCR_SHLKEN_SHIFT)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span> </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">/* Bitfield definition for register array: CAPPOS */</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">/*</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> * CAPPOS (RO)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment"> *</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"> * counter value captured at input posedge</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"> */</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad11cc078a1d136f9de506be91c91bace">  569</a></span><span class="preprocessor">#define PWM_CAPPOS_CAPPOS_MASK (0xFFFFFFF0UL)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad0db8421e9502c1b4961bf23c81338bf">  570</a></span><span class="preprocessor">#define PWM_CAPPOS_CAPPOS_SHIFT (4U)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a04333a04ea4203fa54f4bc4aa023cf9d">  571</a></span><span class="preprocessor">#define PWM_CAPPOS_CAPPOS_GET(x) (((uint32_t)(x) &amp; PWM_CAPPOS_CAPPOS_MASK) &gt;&gt; PWM_CAPPOS_CAPPOS_SHIFT)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span> </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">/* Bitfield definition for register: CNT */</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment">/*</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"> * XCNT (RO)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment"> *</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"> * current extended counter  value</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment"> */</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad8c57230bb7768dfebf29523d979ebfc">  579</a></span><span class="preprocessor">#define PWM_CNT_XCNT_MASK (0xF0000000UL)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a0d8a007d7e898855ddb2fe92fb4da871">  580</a></span><span class="preprocessor">#define PWM_CNT_XCNT_SHIFT (28U)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a86cc089ba384df09423e59da6225f69b">  581</a></span><span class="preprocessor">#define PWM_CNT_XCNT_GET(x) (((uint32_t)(x) &amp; PWM_CNT_XCNT_MASK) &gt;&gt; PWM_CNT_XCNT_SHIFT)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span> </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">/*</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> * CNT (RO)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> *</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"> * current clock counter  value</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"> */</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a1f1186a6b762fab713b0ef09d2085491">  588</a></span><span class="preprocessor">#define PWM_CNT_CNT_MASK (0xFFFFFF0UL)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac06969cc4ca5b2dcf7657cfb67bedac3">  589</a></span><span class="preprocessor">#define PWM_CNT_CNT_SHIFT (4U)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a03bc379c5b8692bd995579b7f9f8daad">  590</a></span><span class="preprocessor">#define PWM_CNT_CNT_GET(x) (((uint32_t)(x) &amp; PWM_CNT_CNT_MASK) &gt;&gt; PWM_CNT_CNT_SHIFT)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">/* Bitfield definition for register array: CAPNEG */</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">/*</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment"> * CAPNEG (RO)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> *</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> * counter value captured at input signal falling edge</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"> */</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ab7fc2092ba995a33e35a3162074809c4">  598</a></span><span class="preprocessor">#define PWM_CAPNEG_CAPNEG_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#afc358f020b21b79144bc6eb05325ba4f">  599</a></span><span class="preprocessor">#define PWM_CAPNEG_CAPNEG_SHIFT (0U)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a208955355ee202a8e8d4b0f611234363">  600</a></span><span class="preprocessor">#define PWM_CAPNEG_CAPNEG_GET(x) (((uint32_t)(x) &amp; PWM_CAPNEG_CAPNEG_MASK) &gt;&gt; PWM_CAPNEG_CAPNEG_SHIFT)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span> </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">/* Bitfield definition for register: CNTCOPY */</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">/*</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment"> * XCNT (RO)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> *</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> * current extended counter  value</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> */</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#afb821e564f9013b5d96736131c273d83">  608</a></span><span class="preprocessor">#define PWM_CNTCOPY_XCNT_MASK (0xF0000000UL)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a593da8379013ade97e04dc9039f73f12">  609</a></span><span class="preprocessor">#define PWM_CNTCOPY_XCNT_SHIFT (28U)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a8990805c41daf681add1742b20da6e0d">  610</a></span><span class="preprocessor">#define PWM_CNTCOPY_XCNT_GET(x) (((uint32_t)(x) &amp; PWM_CNTCOPY_XCNT_MASK) &gt;&gt; PWM_CNTCOPY_XCNT_SHIFT)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">/*</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> * CNT (RO)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment"> *</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment"> * current clock counter  value</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> */</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a0b3eddbc5e8d577df138891b350092db">  617</a></span><span class="preprocessor">#define PWM_CNTCOPY_CNT_MASK (0xFFFFFF0UL)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#abdbda7c7789b889a9dce2f67f3aea5b6">  618</a></span><span class="preprocessor">#define PWM_CNTCOPY_CNT_SHIFT (4U)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac4b9c8d1f37f995cf4b710d11ba9d4b4">  619</a></span><span class="preprocessor">#define PWM_CNTCOPY_CNT_GET(x) (((uint32_t)(x) &amp; PWM_CNTCOPY_CNT_MASK) &gt;&gt; PWM_CNTCOPY_CNT_SHIFT)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">/* Bitfield definition for register array: PWMCFG */</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">/*</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> * HR_UPDATE_MODE (RW)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> *</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> * 0: update the hr value for the first edge at reload point;</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"> * 1: update the hr value for the first edge at the last edge;</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> * all others will be updated at previous edge</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"> * for pair mode, only pwm_cfg 0/2/4/6 are used</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> */</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a83a819dc33bcc5496c816e30a00ac1f7">  630</a></span><span class="preprocessor">#define PWM_PWMCFG_HR_UPDATE_MODE_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a1dbf7ea86a2d8fac037be07c9a3327ae">  631</a></span><span class="preprocessor">#define PWM_PWMCFG_HR_UPDATE_MODE_SHIFT (29U)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a05c9f0790bad8209c4ecd951363e8357">  632</a></span><span class="preprocessor">#define PWM_PWMCFG_HR_UPDATE_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PWM_PWMCFG_HR_UPDATE_MODE_SHIFT) &amp; PWM_PWMCFG_HR_UPDATE_MODE_MASK)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a56b1adb6bd7c947466aabc277da219b8">  633</a></span><span class="preprocessor">#define PWM_PWMCFG_HR_UPDATE_MODE_GET(x) (((uint32_t)(x) &amp; PWM_PWMCFG_HR_UPDATE_MODE_MASK) &gt;&gt; PWM_PWMCFG_HR_UPDATE_MODE_SHIFT)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span> </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">/*</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment"> * OEN (RW)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment"> *</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> * PWM output enable</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> * 1- output is enabled</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment"> * 0- output is disabled</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"> */</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#adce9f98f0b8276bcfe42af1aecf87d70">  642</a></span><span class="preprocessor">#define PWM_PWMCFG_OEN_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a1cdef19bc1720a28f5a1f3a08d6bd701">  643</a></span><span class="preprocessor">#define PWM_PWMCFG_OEN_SHIFT (28U)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a8071c8821c7ec2ee6abe6ebece284f46">  644</a></span><span class="preprocessor">#define PWM_PWMCFG_OEN_SET(x) (((uint32_t)(x) &lt;&lt; PWM_PWMCFG_OEN_SHIFT) &amp; PWM_PWMCFG_OEN_MASK)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4d323cad437b4468b47dc2689f1fe3c2">  645</a></span><span class="preprocessor">#define PWM_PWMCFG_OEN_GET(x) (((uint32_t)(x) &amp; PWM_PWMCFG_OEN_MASK) &gt;&gt; PWM_PWMCFG_OEN_SHIFT)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span> </div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment">/*</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"> * FRCSHDWUPT (RW)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment"> *</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"> * This bitfield select when the FRCMD shadow register will be loaded to its work register</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"> * 00:  after software set shlk bit of shlk register</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> * 01:  immediately after the register being modified</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> * 10:  after hardware event assert, user can select one of the comparators to generate this hardware event.</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"> *        The comparator can be either output compare mode or input capture mode.</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment"> * 11:  after SHSYNCI assert</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> */</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a72f100164498d9612d01c2575d0b8fc5">  657</a></span><span class="preprocessor">#define PWM_PWMCFG_FRCSHDWUPT_MASK (0xC000000UL)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a3944525552ce87b6afe6affd67d3ce70">  658</a></span><span class="preprocessor">#define PWM_PWMCFG_FRCSHDWUPT_SHIFT (26U)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ae8c6982256858e25f752fb1d03a4632d">  659</a></span><span class="preprocessor">#define PWM_PWMCFG_FRCSHDWUPT_SET(x) (((uint32_t)(x) &lt;&lt; PWM_PWMCFG_FRCSHDWUPT_SHIFT) &amp; PWM_PWMCFG_FRCSHDWUPT_MASK)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a43e8f1e36df171badde51888cbc89830">  660</a></span><span class="preprocessor">#define PWM_PWMCFG_FRCSHDWUPT_GET(x) (((uint32_t)(x) &amp; PWM_PWMCFG_FRCSHDWUPT_MASK) &gt;&gt; PWM_PWMCFG_FRCSHDWUPT_SHIFT)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment">/*</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"> * FAULTMODE (RW)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment"> *</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment"> * This bitfield defines the PWM output status when fault condition happen</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment"> * 00:  force output 0</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"> * 01:  force output 1</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> * 1x:  output highz</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> */</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4f62ae32df51cd719a5cb3ad2f2a8716">  670</a></span><span class="preprocessor">#define PWM_PWMCFG_FAULTMODE_MASK (0x3000000UL)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ae5d85eef8a1a950a0bda03f82d17f5a7">  671</a></span><span class="preprocessor">#define PWM_PWMCFG_FAULTMODE_SHIFT (24U)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ab55a7df655237bc271945ec587e09b4f">  672</a></span><span class="preprocessor">#define PWM_PWMCFG_FAULTMODE_SET(x) (((uint32_t)(x) &lt;&lt; PWM_PWMCFG_FAULTMODE_SHIFT) &amp; PWM_PWMCFG_FAULTMODE_MASK)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a64a94b65aea0c38b0dc90a11fdbfe36f">  673</a></span><span class="preprocessor">#define PWM_PWMCFG_FAULTMODE_GET(x) (((uint32_t)(x) &amp; PWM_PWMCFG_FAULTMODE_MASK) &gt;&gt; PWM_PWMCFG_FAULTMODE_SHIFT)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span> </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">/*</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"> * FAULTRECTIME (RW)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment"> *</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment"> * This bitfield select when to recover PWM output after fault condition removed.</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> * 00:  immediately</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"> * 01:  after pwm timer counter reload time</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"> * 10:  after hardware event assert, user can select one of the comparators to generate this hardware event.</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"> *        The comparator can be either output compare mode or input capture mode.</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment"> * 11:  after software write faultclr bit in GCR register</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> */</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a32104eb7d4e9e142b0e6433998475f78">  685</a></span><span class="preprocessor">#define PWM_PWMCFG_FAULTRECTIME_MASK (0xC00000UL)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a70d09cc9e38f944008972a284a27fb0a">  686</a></span><span class="preprocessor">#define PWM_PWMCFG_FAULTRECTIME_SHIFT (22U)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a41a68109b0e05607c205ad105807f463">  687</a></span><span class="preprocessor">#define PWM_PWMCFG_FAULTRECTIME_SET(x) (((uint32_t)(x) &lt;&lt; PWM_PWMCFG_FAULTRECTIME_SHIFT) &amp; PWM_PWMCFG_FAULTRECTIME_MASK)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a9c5c4bbb2c39077992535248adfd0edc">  688</a></span><span class="preprocessor">#define PWM_PWMCFG_FAULTRECTIME_GET(x) (((uint32_t)(x) &amp; PWM_PWMCFG_FAULTRECTIME_MASK) &gt;&gt; PWM_PWMCFG_FAULTRECTIME_SHIFT)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">/*</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"> * FRCSRCSEL (RW)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"> *</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> * Select sources for force output</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"> * 0- force output is enabled when FRCI assert</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * 1- force output is enabled by software write swfrc to 1</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> */</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a7ff4ad81a24e2f047371a29429dc3270">  697</a></span><span class="preprocessor">#define PWM_PWMCFG_FRCSRCSEL_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a0b685462d194f22271e3cda6e285e110">  698</a></span><span class="preprocessor">#define PWM_PWMCFG_FRCSRCSEL_SHIFT (21U)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ae9fa4de3d3f7b09fbc503c95a4f54e93">  699</a></span><span class="preprocessor">#define PWM_PWMCFG_FRCSRCSEL_SET(x) (((uint32_t)(x) &lt;&lt; PWM_PWMCFG_FRCSRCSEL_SHIFT) &amp; PWM_PWMCFG_FRCSRCSEL_MASK)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa02ba078400c3fe79ca6c224a628cf2b">  700</a></span><span class="preprocessor">#define PWM_PWMCFG_FRCSRCSEL_GET(x) (((uint32_t)(x) &amp; PWM_PWMCFG_FRCSRCSEL_MASK) &gt;&gt; PWM_PWMCFG_FRCSRCSEL_SHIFT)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment">/*</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"> * PAIR (RW)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> *</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"> * 1- PWM output is in pair mode. Note the two PWM outputs need to be both set to pair mode.</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"> * 0- PWM output is in indepandent mode.</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment"> */</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a5404306460b7bf1ed9e327ab0ca1119f">  708</a></span><span class="preprocessor">#define PWM_PWMCFG_PAIR_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a9c846fd47bb4a8655d24420525388384">  709</a></span><span class="preprocessor">#define PWM_PWMCFG_PAIR_SHIFT (20U)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aad83f91821d102b335e60531fcaf1ae1">  710</a></span><span class="preprocessor">#define PWM_PWMCFG_PAIR_SET(x) (((uint32_t)(x) &lt;&lt; PWM_PWMCFG_PAIR_SHIFT) &amp; PWM_PWMCFG_PAIR_MASK)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac46d67eabb1e81abb7b310cdef444aed">  711</a></span><span class="preprocessor">#define PWM_PWMCFG_PAIR_GET(x) (((uint32_t)(x) &amp; PWM_PWMCFG_PAIR_MASK) &gt;&gt; PWM_PWMCFG_PAIR_SHIFT)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span> </div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">/*</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment"> * DEADAREA (RW)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> *</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> * This bitfield define the PWM pair deadarea length. The unit is 0.5 cycle. The minimum length of deadarea is 1 cycle.</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> * Note: user should configure pair bit and this bitfield before PWM output is enabled.</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> */</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a23fea04a01f2c706a70bc8f4b711083d">  719</a></span><span class="preprocessor">#define PWM_PWMCFG_DEADAREA_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ab3abdfd65a305c11427775ed2dbdc75c">  720</a></span><span class="preprocessor">#define PWM_PWMCFG_DEADAREA_SHIFT (0U)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a949bc6aa7019b7e00d7f23964049846c">  721</a></span><span class="preprocessor">#define PWM_PWMCFG_DEADAREA_SET(x) (((uint32_t)(x) &lt;&lt; PWM_PWMCFG_DEADAREA_SHIFT) &amp; PWM_PWMCFG_DEADAREA_MASK)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4125b629646d1d45feef8b30e82d7b88">  722</a></span><span class="preprocessor">#define PWM_PWMCFG_DEADAREA_GET(x) (((uint32_t)(x) &amp; PWM_PWMCFG_DEADAREA_MASK) &gt;&gt; PWM_PWMCFG_DEADAREA_SHIFT)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span> </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">/* Bitfield definition for register: SR */</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">/*</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> * FAULTF (W1C)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"> *</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> * fault condition flag</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"> */</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a370e9f28986e8006bf046ef7c58564af">  730</a></span><span class="preprocessor">#define PWM_SR_FAULTF_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#af8e2e6bfca859be830905a49a24f43d3">  731</a></span><span class="preprocessor">#define PWM_SR_FAULTF_SHIFT (27U)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac28ef466229d440422a4ee17b0a4124f">  732</a></span><span class="preprocessor">#define PWM_SR_FAULTF_SET(x) (((uint32_t)(x) &lt;&lt; PWM_SR_FAULTF_SHIFT) &amp; PWM_SR_FAULTF_MASK)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a8f921e14a0105fdbdd7ef4860ab1dec8">  733</a></span><span class="preprocessor">#define PWM_SR_FAULTF_GET(x) (((uint32_t)(x) &amp; PWM_SR_FAULTF_MASK) &gt;&gt; PWM_SR_FAULTF_SHIFT)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span> </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment">/*</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> * XRLDF (W1C)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"> *</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> * extended reload flag, this flag set when xcnt count to xrld value or when SYNCI assert</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> */</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a1c9dc1a918dad4f47195d013369c2910">  740</a></span><span class="preprocessor">#define PWM_SR_XRLDF_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a6d608e9ef88f4a8a59896c21e2af68c8">  741</a></span><span class="preprocessor">#define PWM_SR_XRLDF_SHIFT (26U)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#abbf83246d38ddfc01da5f54053c02acb">  742</a></span><span class="preprocessor">#define PWM_SR_XRLDF_SET(x) (((uint32_t)(x) &lt;&lt; PWM_SR_XRLDF_SHIFT) &amp; PWM_SR_XRLDF_MASK)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a526035296caa0bc0b907522a4f03e70a">  743</a></span><span class="preprocessor">#define PWM_SR_XRLDF_GET(x) (((uint32_t)(x) &amp; PWM_SR_XRLDF_MASK) &gt;&gt; PWM_SR_XRLDF_SHIFT)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span> </div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">/*</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment"> * HALFRLDF (W1C)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment"> *</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> * half reload flag, this flag set when cnt count to rld/2</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> */</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a3c5658928e88169ee4dc1304afbb7a32">  750</a></span><span class="preprocessor">#define PWM_SR_HALFRLDF_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ade1601f889c4316e11a81c18f09d9096">  751</a></span><span class="preprocessor">#define PWM_SR_HALFRLDF_SHIFT (25U)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aeb144d3dba1742326f6f2d308bd527f9">  752</a></span><span class="preprocessor">#define PWM_SR_HALFRLDF_SET(x) (((uint32_t)(x) &lt;&lt; PWM_SR_HALFRLDF_SHIFT) &amp; PWM_SR_HALFRLDF_MASK)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a732490baa23f4e91ae37b0624d3dfd69">  753</a></span><span class="preprocessor">#define PWM_SR_HALFRLDF_GET(x) (((uint32_t)(x) &amp; PWM_SR_HALFRLDF_MASK) &gt;&gt; PWM_SR_HALFRLDF_SHIFT)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span> </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">/*</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment"> * RLDF (W1C)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment"> *</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment"> * reload flag, this flag set when cnt count to rld value or when SYNCI assert</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> */</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a921361f69facdcf53675da8de791042f">  760</a></span><span class="preprocessor">#define PWM_SR_RLDF_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aaf07cd03cb0f1a2321bf488cab2e02a4">  761</a></span><span class="preprocessor">#define PWM_SR_RLDF_SHIFT (24U)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a2fbb53da134b417dec83cd5ee274d523">  762</a></span><span class="preprocessor">#define PWM_SR_RLDF_SET(x) (((uint32_t)(x) &lt;&lt; PWM_SR_RLDF_SHIFT) &amp; PWM_SR_RLDF_MASK)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ababcb3a301fa4fc513f3a1170045cce3">  763</a></span><span class="preprocessor">#define PWM_SR_RLDF_GET(x) (((uint32_t)(x) &amp; PWM_SR_RLDF_MASK) &gt;&gt; PWM_SR_RLDF_SHIFT)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span> </div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">/*</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment"> * CMPFX (W1C)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment"> *</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment"> * comparator output compare or input capture flag</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment"> */</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ae64de26d3b887c42e35630781f06249d">  770</a></span><span class="preprocessor">#define PWM_SR_CMPFX_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#adf7521e64b853bc6bc38747184308204">  771</a></span><span class="preprocessor">#define PWM_SR_CMPFX_SHIFT (0U)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad37161e285264191a177ebabcd81432c">  772</a></span><span class="preprocessor">#define PWM_SR_CMPFX_SET(x) (((uint32_t)(x) &lt;&lt; PWM_SR_CMPFX_SHIFT) &amp; PWM_SR_CMPFX_MASK)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4c3d79f489d1218296870d4f5fc259db">  773</a></span><span class="preprocessor">#define PWM_SR_CMPFX_GET(x) (((uint32_t)(x) &amp; PWM_SR_CMPFX_MASK) &gt;&gt; PWM_SR_CMPFX_SHIFT)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span> </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment">/* Bitfield definition for register: IRQEN */</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment">/*</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment"> * FAULTIRQE (RW)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment"> *</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment"> * fault condition interrupt enable</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment"> */</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a9dc9c7834be67d5544affe2d79664ae5">  781</a></span><span class="preprocessor">#define PWM_IRQEN_FAULTIRQE_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a009e6511976b9b86d7283d54a31d8a99">  782</a></span><span class="preprocessor">#define PWM_IRQEN_FAULTIRQE_SHIFT (27U)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac73ba7743f1c5c31c79e6c7de6fd4c1e">  783</a></span><span class="preprocessor">#define PWM_IRQEN_FAULTIRQE_SET(x) (((uint32_t)(x) &lt;&lt; PWM_IRQEN_FAULTIRQE_SHIFT) &amp; PWM_IRQEN_FAULTIRQE_MASK)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a99e5ce60cec9452cc38c183c8f30329a">  784</a></span><span class="preprocessor">#define PWM_IRQEN_FAULTIRQE_GET(x) (((uint32_t)(x) &amp; PWM_IRQEN_FAULTIRQE_MASK) &gt;&gt; PWM_IRQEN_FAULTIRQE_SHIFT)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span> </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment">/*</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment"> * XRLDIRQE (RW)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment"> *</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment"> * extended reload flag interrupt enable</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment"> */</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a58f02f0824228dfe801806eec5eaa4f9">  791</a></span><span class="preprocessor">#define PWM_IRQEN_XRLDIRQE_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#afdd2a5e7a496ede57ade4e04ac967c68">  792</a></span><span class="preprocessor">#define PWM_IRQEN_XRLDIRQE_SHIFT (26U)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aaedf50eaa90b490efc836c03a8ef580d">  793</a></span><span class="preprocessor">#define PWM_IRQEN_XRLDIRQE_SET(x) (((uint32_t)(x) &lt;&lt; PWM_IRQEN_XRLDIRQE_SHIFT) &amp; PWM_IRQEN_XRLDIRQE_MASK)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a97d8ee320bc003593c0d6fa3245d8810">  794</a></span><span class="preprocessor">#define PWM_IRQEN_XRLDIRQE_GET(x) (((uint32_t)(x) &amp; PWM_IRQEN_XRLDIRQE_MASK) &gt;&gt; PWM_IRQEN_XRLDIRQE_SHIFT)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span> </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment">/*</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment"> * HALFRLDIRQE (RW)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment"> *</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment"> * half reload flag interrupt enable</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> */</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a58b35db11e328af2d21b47f56ba44879">  801</a></span><span class="preprocessor">#define PWM_IRQEN_HALFRLDIRQE_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#add7b3edfbaaf4c1b924c315e5df0bc0a">  802</a></span><span class="preprocessor">#define PWM_IRQEN_HALFRLDIRQE_SHIFT (25U)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a37a955b92442bbd990cec1e24e97e5ff">  803</a></span><span class="preprocessor">#define PWM_IRQEN_HALFRLDIRQE_SET(x) (((uint32_t)(x) &lt;&lt; PWM_IRQEN_HALFRLDIRQE_SHIFT) &amp; PWM_IRQEN_HALFRLDIRQE_MASK)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac1b11b308b095ffc0b4761fc9bf7174e">  804</a></span><span class="preprocessor">#define PWM_IRQEN_HALFRLDIRQE_GET(x) (((uint32_t)(x) &amp; PWM_IRQEN_HALFRLDIRQE_MASK) &gt;&gt; PWM_IRQEN_HALFRLDIRQE_SHIFT)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span> </div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">/*</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment"> * RLDIRQE (RW)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment"> *</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment"> * reload flag interrupt enable</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment"> */</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a178822356605020880bed1aaa5595e2a">  811</a></span><span class="preprocessor">#define PWM_IRQEN_RLDIRQE_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a6653cfe55e1d9a9b290808348ccb7fc0">  812</a></span><span class="preprocessor">#define PWM_IRQEN_RLDIRQE_SHIFT (24U)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa4ef0017f3b01dcbbd03fdeaf3863121">  813</a></span><span class="preprocessor">#define PWM_IRQEN_RLDIRQE_SET(x) (((uint32_t)(x) &lt;&lt; PWM_IRQEN_RLDIRQE_SHIFT) &amp; PWM_IRQEN_RLDIRQE_MASK)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a123ea9fb1626262e6275f2c2355b1242">  814</a></span><span class="preprocessor">#define PWM_IRQEN_RLDIRQE_GET(x) (((uint32_t)(x) &amp; PWM_IRQEN_RLDIRQE_MASK) &gt;&gt; PWM_IRQEN_RLDIRQE_SHIFT)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span> </div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment">/*</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> * CMPIRQEX (RW)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment"> *</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment"> * comparator output compare or input capture flag interrupt enable</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment"> */</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a12bfb3ca136ec00674fd669df6e40133">  821</a></span><span class="preprocessor">#define PWM_IRQEN_CMPIRQEX_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aebbf2c5838eb9c8815c3ffeda334a4c6">  822</a></span><span class="preprocessor">#define PWM_IRQEN_CMPIRQEX_SHIFT (0U)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a65d7650089d76d1083131baa15491f09">  823</a></span><span class="preprocessor">#define PWM_IRQEN_CMPIRQEX_SET(x) (((uint32_t)(x) &lt;&lt; PWM_IRQEN_CMPIRQEX_SHIFT) &amp; PWM_IRQEN_CMPIRQEX_MASK)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a77d5eab7647bc7369dbe6ce4b2d924b7">  824</a></span><span class="preprocessor">#define PWM_IRQEN_CMPIRQEX_GET(x) (((uint32_t)(x) &amp; PWM_IRQEN_CMPIRQEX_MASK) &gt;&gt; PWM_IRQEN_CMPIRQEX_SHIFT)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span> </div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">/* Bitfield definition for register: DMAEN */</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">/*</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> * FAULTEN (RW)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"> *</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"> * fault condition DMA request enable</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment"> */</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a55b2b1704788d7410a1518fa18c01f75">  832</a></span><span class="preprocessor">#define PWM_DMAEN_FAULTEN_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a3675404d9aaf6b49a045f02dbefe5e56">  833</a></span><span class="preprocessor">#define PWM_DMAEN_FAULTEN_SHIFT (27U)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#af1b66a9412a0ec651dfe63c8831e11b7">  834</a></span><span class="preprocessor">#define PWM_DMAEN_FAULTEN_SET(x) (((uint32_t)(x) &lt;&lt; PWM_DMAEN_FAULTEN_SHIFT) &amp; PWM_DMAEN_FAULTEN_MASK)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a7b367537562119542d06a40cfdd5cc63">  835</a></span><span class="preprocessor">#define PWM_DMAEN_FAULTEN_GET(x) (((uint32_t)(x) &amp; PWM_DMAEN_FAULTEN_MASK) &gt;&gt; PWM_DMAEN_FAULTEN_SHIFT)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span> </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment">/*</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment"> * XRLDEN (RW)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment"> *</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment"> * extended reload flag DMA request enable</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment"> */</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a512e3e5f13294a6f2edd85418b36d763">  842</a></span><span class="preprocessor">#define PWM_DMAEN_XRLDEN_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a563c54357cdeb0f4d527d834fa58493e">  843</a></span><span class="preprocessor">#define PWM_DMAEN_XRLDEN_SHIFT (26U)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a361bb55b8891fa529775efcc6392dccf">  844</a></span><span class="preprocessor">#define PWM_DMAEN_XRLDEN_SET(x) (((uint32_t)(x) &lt;&lt; PWM_DMAEN_XRLDEN_SHIFT) &amp; PWM_DMAEN_XRLDEN_MASK)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a0dda225f535453b5e5b8899d577f9b5f">  845</a></span><span class="preprocessor">#define PWM_DMAEN_XRLDEN_GET(x) (((uint32_t)(x) &amp; PWM_DMAEN_XRLDEN_MASK) &gt;&gt; PWM_DMAEN_XRLDEN_SHIFT)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span> </div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment">/*</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment"> * HALFRLDEN (RW)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment"> *</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment"> * half reload flag DMA request enable</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment"> */</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a783d87ac5c187cffd627279021cf0834">  852</a></span><span class="preprocessor">#define PWM_DMAEN_HALFRLDEN_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a7ab8a2afdc054774f70a5e88bcccac78">  853</a></span><span class="preprocessor">#define PWM_DMAEN_HALFRLDEN_SHIFT (25U)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa52b735e334145417d452ccbf56c07dc">  854</a></span><span class="preprocessor">#define PWM_DMAEN_HALFRLDEN_SET(x) (((uint32_t)(x) &lt;&lt; PWM_DMAEN_HALFRLDEN_SHIFT) &amp; PWM_DMAEN_HALFRLDEN_MASK)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a3fadd44fda61b1e47b9390b35217d05d">  855</a></span><span class="preprocessor">#define PWM_DMAEN_HALFRLDEN_GET(x) (((uint32_t)(x) &amp; PWM_DMAEN_HALFRLDEN_MASK) &gt;&gt; PWM_DMAEN_HALFRLDEN_SHIFT)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span> </div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">/*</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment"> * RLDEN (RW)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment"> *</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment"> * reload flag DMA request enable</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment"> */</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aaea0d9a6402acd1762e97b48b133dad4">  862</a></span><span class="preprocessor">#define PWM_DMAEN_RLDEN_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a2641595b630754388eeef030884b5be6">  863</a></span><span class="preprocessor">#define PWM_DMAEN_RLDEN_SHIFT (24U)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac723083048aec520610b008fb4f30fac">  864</a></span><span class="preprocessor">#define PWM_DMAEN_RLDEN_SET(x) (((uint32_t)(x) &lt;&lt; PWM_DMAEN_RLDEN_SHIFT) &amp; PWM_DMAEN_RLDEN_MASK)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a40498b68822bff618bede005a3d38ee0">  865</a></span><span class="preprocessor">#define PWM_DMAEN_RLDEN_GET(x) (((uint32_t)(x) &amp; PWM_DMAEN_RLDEN_MASK) &gt;&gt; PWM_DMAEN_RLDEN_SHIFT)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span> </div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment">/*</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment"> * CMPENX (RW)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment"> *</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment"> * comparator output compare or input capture flag DMA request enable</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment"> */</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#af5d4f324fd3ba4522a70775adc25a917">  872</a></span><span class="preprocessor">#define PWM_DMAEN_CMPENX_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a36a34c6dab9da69fccf8c90b34aac74e">  873</a></span><span class="preprocessor">#define PWM_DMAEN_CMPENX_SHIFT (0U)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a54df0abddc684422b44063db01392b34">  874</a></span><span class="preprocessor">#define PWM_DMAEN_CMPENX_SET(x) (((uint32_t)(x) &lt;&lt; PWM_DMAEN_CMPENX_SHIFT) &amp; PWM_DMAEN_CMPENX_MASK)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a53244c75c5446b5bedec90397433d8aa">  875</a></span><span class="preprocessor">#define PWM_DMAEN_CMPENX_GET(x) (((uint32_t)(x) &amp; PWM_DMAEN_CMPENX_MASK) &gt;&gt; PWM_DMAEN_CMPENX_SHIFT)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span> </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment">/* Bitfield definition for register array: CMPCFG */</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment">/*</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment"> * XCNTCMPEN (RW)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment"> *</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment"> * This bitfield enable the comparator to compare xcmp with xcnt.</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment"> */</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a85f4ddefd2f365261dc283adbc0360ec">  883</a></span><span class="preprocessor">#define PWM_CMPCFG_XCNTCMPEN_MASK (0xF0U)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a5f21646a4418e0eabc03126605f02e0d">  884</a></span><span class="preprocessor">#define PWM_CMPCFG_XCNTCMPEN_SHIFT (4U)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a5b8d257edb658d96710db3ed0b33b242">  885</a></span><span class="preprocessor">#define PWM_CMPCFG_XCNTCMPEN_SET(x) (((uint32_t)(x) &lt;&lt; PWM_CMPCFG_XCNTCMPEN_SHIFT) &amp; PWM_CMPCFG_XCNTCMPEN_MASK)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4907f335d429e8af7af0d9dc8e5d2b5b">  886</a></span><span class="preprocessor">#define PWM_CMPCFG_XCNTCMPEN_GET(x) (((uint32_t)(x) &amp; PWM_CMPCFG_XCNTCMPEN_MASK) &gt;&gt; PWM_CMPCFG_XCNTCMPEN_SHIFT)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span> </div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment">/*</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment"> * CMPSHDWUPT (RW)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment"> *</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment"> * This bitfield select when the comparator shadow register will be loaded to its work register</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment"> * 00:  after software set shlk bit of shlk register</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment"> * 01:  immediately after the register being modified</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> * 10:  after hardware event assert, user can select one of the comparators to generate this hardware event.</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> *        The comparator can be either output compare mode or input capture mode.</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment"> * 11:  after SHSYNCI assert</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment"> */</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a9d8a8fdeacd6618961e6a9616272949b">  898</a></span><span class="preprocessor">#define PWM_CMPCFG_CMPSHDWUPT_MASK (0xCU)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a7d36c67e5b783219bfd9c9e2fc4528fb">  899</a></span><span class="preprocessor">#define PWM_CMPCFG_CMPSHDWUPT_SHIFT (2U)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa37ad5868e8b515ed917424b1ddef31d">  900</a></span><span class="preprocessor">#define PWM_CMPCFG_CMPSHDWUPT_SET(x) (((uint32_t)(x) &lt;&lt; PWM_CMPCFG_CMPSHDWUPT_SHIFT) &amp; PWM_CMPCFG_CMPSHDWUPT_MASK)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a099d06c8ad131770c8cf3b3709db544f">  901</a></span><span class="preprocessor">#define PWM_CMPCFG_CMPSHDWUPT_GET(x) (((uint32_t)(x) &amp; PWM_CMPCFG_CMPSHDWUPT_MASK) &gt;&gt; PWM_CMPCFG_CMPSHDWUPT_SHIFT)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span> </div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">/*</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment"> * CMPMODE (RW)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment"> *</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment"> * comparator mode</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment"> * 0- output compare mode</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment"> * 1- input capture mode</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment"> */</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a35127d2c2fa70de6e49fef4b611d6d1e">  910</a></span><span class="preprocessor">#define PWM_CMPCFG_CMPMODE_MASK (0x2U)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a705fcc73d6418271a47701e16b824268">  911</a></span><span class="preprocessor">#define PWM_CMPCFG_CMPMODE_SHIFT (1U)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ae1e414ee1f3edef068b0c50fea49764a">  912</a></span><span class="preprocessor">#define PWM_CMPCFG_CMPMODE_SET(x) (((uint32_t)(x) &lt;&lt; PWM_CMPCFG_CMPMODE_SHIFT) &amp; PWM_CMPCFG_CMPMODE_MASK)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a52af5bc003f2a7ef5c919d23bece7b15">  913</a></span><span class="preprocessor">#define PWM_CMPCFG_CMPMODE_GET(x) (((uint32_t)(x) &amp; PWM_CMPCFG_CMPMODE_MASK) &gt;&gt; PWM_CMPCFG_CMPMODE_SHIFT)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment">/* Bitfield definition for register array: ANASTS */</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment">/*</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment"> * CALON (RO)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment"> *</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment"> * calibration status.</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment"> * will be set by hardware after setting cal_start.</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment"> * cleared after calibration finished</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment"> */</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa5ea7fdba5d940597830feaa7f6c1670">  923</a></span><span class="preprocessor">#define PWM_ANASTS_CALON_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a5cd01f85507187ed41b9e4bd671c6f87">  924</a></span><span class="preprocessor">#define PWM_ANASTS_CALON_SHIFT (31U)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a1ca2d02a37a8c720525d78a55ef7ff89">  925</a></span><span class="preprocessor">#define PWM_ANASTS_CALON_GET(x) (((uint32_t)(x) &amp; PWM_ANASTS_CALON_MASK) &gt;&gt; PWM_ANASTS_CALON_SHIFT)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span> </div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">/* Bitfield definition for register: HRPWM_CFG */</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment">/*</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment"> * CAL_SW_EN (RW)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment"> *</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment"> * software calibration enable, internal use only</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment"> */</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4fd6aa5374a6add968b8008ec6532f52">  933</a></span><span class="preprocessor">#define PWM_HRPWM_CFG_CAL_SW_EN_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ae41999012b5efa4074b354eadd91fd4b">  934</a></span><span class="preprocessor">#define PWM_HRPWM_CFG_CAL_SW_EN_SHIFT (8U)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ae4b5ffac42d3c6a5ba69fa6b160388b6">  935</a></span><span class="preprocessor">#define PWM_HRPWM_CFG_CAL_SW_EN_SET(x) (((uint32_t)(x) &lt;&lt; PWM_HRPWM_CFG_CAL_SW_EN_SHIFT) &amp; PWM_HRPWM_CFG_CAL_SW_EN_MASK)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a0a0c2a55185dec227ef40252f99a51d3">  936</a></span><span class="preprocessor">#define PWM_HRPWM_CFG_CAL_SW_EN_GET(x) (((uint32_t)(x) &amp; PWM_HRPWM_CFG_CAL_SW_EN_MASK) &gt;&gt; PWM_HRPWM_CFG_CAL_SW_EN_SHIFT)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span> </div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">/*</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment"> * CAL_START (WO)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment"> *</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment"> * calibration start.</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment"> * software setting this bit to start calibration process.</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment"> * each bit for one channel.</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment"> */</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aee29de64d43fbe13a2d0a98fc7828c83">  945</a></span><span class="preprocessor">#define PWM_HRPWM_CFG_CAL_START_MASK (0xFFU)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad7f4699b42c7daa161f35e48b3f2090b">  946</a></span><span class="preprocessor">#define PWM_HRPWM_CFG_CAL_START_SHIFT (0U)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac5df69d3f819fa59214df56bdb36404f">  947</a></span><span class="preprocessor">#define PWM_HRPWM_CFG_CAL_START_SET(x) (((uint32_t)(x) &lt;&lt; PWM_HRPWM_CFG_CAL_START_SHIFT) &amp; PWM_HRPWM_CFG_CAL_START_MASK)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad6bdf388d402b386e1c66a2770e416e6">  948</a></span><span class="preprocessor">#define PWM_HRPWM_CFG_CAL_START_GET(x) (((uint32_t)(x) &amp; PWM_HRPWM_CFG_CAL_START_MASK) &gt;&gt; PWM_HRPWM_CFG_CAL_START_SHIFT)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span> </div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment">/* Bitfield definition for register: ANA_CFG0 */</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment">/*</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment"> * CAL_SW_TRIG_H (RW)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment"> *</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment"> */</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac220513f757a212ad23c0ecc285a5caa">  955</a></span><span class="preprocessor">#define PWM_ANA_CFG0_CAL_SW_TRIG_H_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a0047514ffa0f91f2565e61bbfdbd92bf">  956</a></span><span class="preprocessor">#define PWM_ANA_CFG0_CAL_SW_TRIG_H_SHIFT (16U)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a9010d0dfaad7f018ddd2aaa20344f09e">  957</a></span><span class="preprocessor">#define PWM_ANA_CFG0_CAL_SW_TRIG_H_SET(x) (((uint32_t)(x) &lt;&lt; PWM_ANA_CFG0_CAL_SW_TRIG_H_SHIFT) &amp; PWM_ANA_CFG0_CAL_SW_TRIG_H_MASK)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a22dd9bdb48bfda5a7d0fd65f784d3279">  958</a></span><span class="preprocessor">#define PWM_ANA_CFG0_CAL_SW_TRIG_H_GET(x) (((uint32_t)(x) &amp; PWM_ANA_CFG0_CAL_SW_TRIG_H_MASK) &gt;&gt; PWM_ANA_CFG0_CAL_SW_TRIG_H_SHIFT)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span> </div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span> </div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment">/* CMP register group index macro definition */</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4279eb5da4fa81b1c198aa37dad97d4a">  963</a></span><span class="preprocessor">#define PWM_CMP_0 (0UL)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#afa0b24cfb21e9087e774fddc0cb3459a">  964</a></span><span class="preprocessor">#define PWM_CMP_1 (1UL)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#af12739c406165f753e7abdf717f65cba">  965</a></span><span class="preprocessor">#define PWM_CMP_2 (2UL)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#acb4a9256221395e5f3ba5157ef74a00b">  966</a></span><span class="preprocessor">#define PWM_CMP_3 (3UL)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a76e57597c62a96fb5b7f11ed93c536ee">  967</a></span><span class="preprocessor">#define PWM_CMP_4 (4UL)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac1bf99e6f845b0a6b6782860ef2c629c">  968</a></span><span class="preprocessor">#define PWM_CMP_5 (5UL)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a254d99c0148b11247540692c18d2c56a">  969</a></span><span class="preprocessor">#define PWM_CMP_6 (6UL)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a14d1c3f3ee6078356a1f6e7846450613">  970</a></span><span class="preprocessor">#define PWM_CMP_7 (7UL)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a793994ec7e1743684b34cc208f809155">  971</a></span><span class="preprocessor">#define PWM_CMP_8 (8UL)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a54eafbc9939fb5cbe1f87a947cae3a89">  972</a></span><span class="preprocessor">#define PWM_CMP_9 (9UL)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a3210dd64847f9828998b53ba898b8fd1">  973</a></span><span class="preprocessor">#define PWM_CMP_10 (10UL)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ab06853b39b3ecc44579782e9162688c5">  974</a></span><span class="preprocessor">#define PWM_CMP_11 (11UL)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa7da33085ae96956f1a78f7fd3c19720">  975</a></span><span class="preprocessor">#define PWM_CMP_12 (12UL)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa2de4af3943906b208b04fe9155d48e2">  976</a></span><span class="preprocessor">#define PWM_CMP_13 (13UL)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a9481d8f425cea701dced5036c0fb9a3a">  977</a></span><span class="preprocessor">#define PWM_CMP_14 (14UL)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a051d841400ca663aaeffa7e1da166391">  978</a></span><span class="preprocessor">#define PWM_CMP_15 (15UL)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span> </div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">/* CMP_HRPWM register group index macro definition */</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aeef2d4a5c36c1c254dff18c23ceeb053">  981</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_0 (0UL)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ab4b72055f0b711f2411cd35d06565fb2">  982</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_1 (1UL)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#af686c4e21c3328b55b19884be86e8d2f">  983</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_2 (2UL)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#abdedfe4f8a8b2472d8264b2eb77e0a2a">  984</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_3 (3UL)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a30e5e9463d17dc32932b6bb003a91662">  985</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_4 (4UL)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a0f1798f8259ce2debdf98baebbeaea1c">  986</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_5 (5UL)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aad019cbb67e76a3941c8b780a8774034">  987</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_6 (6UL)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ab9c131d31e2ee90ebe30357f5067d7be">  988</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_7 (7UL)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a5a1cb65853098cf89502eeac27e9e8e5">  989</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_8 (8UL)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a0049ff3797dae5d6e7485b8a805fe732">  990</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_9 (9UL)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aef74adc8d3b5d5ce87e009bb43bffa45">  991</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_10 (10UL)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a1f0817be03d8a9cef1fea0a318000e50">  992</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_11 (11UL)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aece3360480e10a5705c06e9d8fa608f5">  993</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_12 (12UL)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ab3a5d9fec0d845d161bfce88044262d7">  994</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_13 (13UL)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a2c28317db046efd48f9ee7e267dfc6ed">  995</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_14 (14UL)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a2cae65dc64a017c32fddabec550c054b">  996</a></span><span class="preprocessor">#define PWM_CMP_HRPWM_15 (15UL)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span> </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment">/* CHCFG register group index macro definition */</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a3e1556b57168b82816a90b3d519161a8">  999</a></span><span class="preprocessor">#define PWM_CHCFG_0 (0UL)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#adf1fa59d03f189d873ea0dbf0d37af39"> 1000</a></span><span class="preprocessor">#define PWM_CHCFG_1 (1UL)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a51eac3876fb9e4d2e121d70a2af6e46f"> 1001</a></span><span class="preprocessor">#define PWM_CHCFG_2 (2UL)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a83eba3938a1549c3960ab006a35529a6"> 1002</a></span><span class="preprocessor">#define PWM_CHCFG_3 (3UL)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac43695d1472f0b28d309941ea1db18b7"> 1003</a></span><span class="preprocessor">#define PWM_CHCFG_4 (4UL)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ae78c0c12897ad70189c8eaf52d675f3d"> 1004</a></span><span class="preprocessor">#define PWM_CHCFG_5 (5UL)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad21ec601b5f8a419e26abedd9c7aeeda"> 1005</a></span><span class="preprocessor">#define PWM_CHCFG_6 (6UL)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a82650001d3ace481ade89565b6817652"> 1006</a></span><span class="preprocessor">#define PWM_CHCFG_7 (7UL)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4818f0a1ef74723ce2142dcd2709c780"> 1007</a></span><span class="preprocessor">#define PWM_CHCFG_8 (8UL)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad10f113783029d8a034857e5caf8c9a5"> 1008</a></span><span class="preprocessor">#define PWM_CHCFG_9 (9UL)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a10065d03b317c2b8adf8df27c02de39c"> 1009</a></span><span class="preprocessor">#define PWM_CHCFG_10 (10UL)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a5b79d3061ed77a31facaae97d5ceb4a8"> 1010</a></span><span class="preprocessor">#define PWM_CHCFG_11 (11UL)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a76061a18bd7ae1a4a1b2f4fa2849c4b0"> 1011</a></span><span class="preprocessor">#define PWM_CHCFG_12 (12UL)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a7dac497e8ae53b683812d0fc30371e5b"> 1012</a></span><span class="preprocessor">#define PWM_CHCFG_13 (13UL)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a470570c63b96d4b63917bfb42997b5a9"> 1013</a></span><span class="preprocessor">#define PWM_CHCFG_14 (14UL)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a5f606a54c76df38ac0d5c2dd2bb3b577"> 1014</a></span><span class="preprocessor">#define PWM_CHCFG_15 (15UL)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span> </div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment">/* CAPPOS register group index macro definition */</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a98bd8dba7c99873b1782ef8b930c4f98"> 1017</a></span><span class="preprocessor">#define PWM_CAPPOS_0 (0UL)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ab48bc425d9f5e00b212c0906d547e576"> 1018</a></span><span class="preprocessor">#define PWM_CAPPOS_1 (1UL)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a897f417f8c4f2919e74db1fb18b1d943"> 1019</a></span><span class="preprocessor">#define PWM_CAPPOS_2 (2UL)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ae908774987ee5c48c1576fee7442da22"> 1020</a></span><span class="preprocessor">#define PWM_CAPPOS_3 (3UL)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a243d6daad012fb84d3f2b07cb96c75cb"> 1021</a></span><span class="preprocessor">#define PWM_CAPPOS_4 (4UL)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ab1c8f61304b17d288fde55e1d883799a"> 1022</a></span><span class="preprocessor">#define PWM_CAPPOS_5 (5UL)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a19727fa781e09e8d5e29faaab298a676"> 1023</a></span><span class="preprocessor">#define PWM_CAPPOS_6 (6UL)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a17b819a4aeccbd9f40f723e84f69bab4"> 1024</a></span><span class="preprocessor">#define PWM_CAPPOS_7 (7UL)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a95c43f9de1daf65cfda902e472904d96"> 1025</a></span><span class="preprocessor">#define PWM_CAPPOS_8 (8UL)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a967713ab1f61934b468e5bcb35b597bf"> 1026</a></span><span class="preprocessor">#define PWM_CAPPOS_9 (9UL)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ab1aa8da7c99d62ee147a23bb4959c891"> 1027</a></span><span class="preprocessor">#define PWM_CAPPOS_10 (10UL)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a267373a5215cc657941648375430def8"> 1028</a></span><span class="preprocessor">#define PWM_CAPPOS_11 (11UL)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#afb2e95138196a4bbde572be8adf65f9c"> 1029</a></span><span class="preprocessor">#define PWM_CAPPOS_12 (12UL)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#afbb8b5ac5be4a1aa5b25c3df156701f9"> 1030</a></span><span class="preprocessor">#define PWM_CAPPOS_13 (13UL)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a8830e692750be3f7c5bc830074daeade"> 1031</a></span><span class="preprocessor">#define PWM_CAPPOS_14 (14UL)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a00d3c8efc1de739d169d13f8806dbd34"> 1032</a></span><span class="preprocessor">#define PWM_CAPPOS_15 (15UL)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span> </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment">/* CAPNEG register group index macro definition */</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad880db623396174519ef4585eb73974b"> 1035</a></span><span class="preprocessor">#define PWM_CAPNEG_0 (0UL)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a294548bf9500395d37c58304d8c03f22"> 1036</a></span><span class="preprocessor">#define PWM_CAPNEG_1 (1UL)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a1213967c489ae5e508530e534cf47fb6"> 1037</a></span><span class="preprocessor">#define PWM_CAPNEG_2 (2UL)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4a7185293fb368795e8fd84889bc8924"> 1038</a></span><span class="preprocessor">#define PWM_CAPNEG_3 (3UL)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad9027485e8d81a0ac15257ff722b64f3"> 1039</a></span><span class="preprocessor">#define PWM_CAPNEG_4 (4UL)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a3bf73eb327182f6010f3834bef07b0b3"> 1040</a></span><span class="preprocessor">#define PWM_CAPNEG_5 (5UL)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#af437fc2feff26de5f4d3a50945195ed6"> 1041</a></span><span class="preprocessor">#define PWM_CAPNEG_6 (6UL)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac7b86fbe261727e76e11c604dc8af4e9"> 1042</a></span><span class="preprocessor">#define PWM_CAPNEG_7 (7UL)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aef61eef93de44ebaa703f52cd30ec962"> 1043</a></span><span class="preprocessor">#define PWM_CAPNEG_8 (8UL)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a2ddb2670804983f572340b04ad18a083"> 1044</a></span><span class="preprocessor">#define PWM_CAPNEG_9 (9UL)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a130c7504e0d6b4627b4d924cefb20af7"> 1045</a></span><span class="preprocessor">#define PWM_CAPNEG_10 (10UL)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a8e7db201bb3a4538de6f60b51e6bb0c2"> 1046</a></span><span class="preprocessor">#define PWM_CAPNEG_11 (11UL)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad2b7200a0c342194eda19cd986311b13"> 1047</a></span><span class="preprocessor">#define PWM_CAPNEG_12 (12UL)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a69e48e30a677f66b3d0b6d99eab46aa9"> 1048</a></span><span class="preprocessor">#define PWM_CAPNEG_13 (13UL)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a522bcbfd95e68a4e3f5669fea8ec4f0b"> 1049</a></span><span class="preprocessor">#define PWM_CAPNEG_14 (14UL)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a062aef052cc3972f91b32aa3d45c53be"> 1050</a></span><span class="preprocessor">#define PWM_CAPNEG_15 (15UL)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span> </div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment">/* PWMCFG register group index macro definition */</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a017c5018085e89320645acb233d6d94f"> 1053</a></span><span class="preprocessor">#define PWM_PWMCFG_0 (0UL)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a73985c2e49dc1816dc6b4e3e1cab074a"> 1054</a></span><span class="preprocessor">#define PWM_PWMCFG_1 (1UL)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a3dc06bdf6f987d6be970d30ff138c04a"> 1055</a></span><span class="preprocessor">#define PWM_PWMCFG_2 (2UL)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aba5ea1f3f5e88aca50993293d802b62d"> 1056</a></span><span class="preprocessor">#define PWM_PWMCFG_3 (3UL)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#af0f5032f4136fba8a18fef477c62263c"> 1057</a></span><span class="preprocessor">#define PWM_PWMCFG_4 (4UL)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a96c840f3b327a02007325845fbf19674"> 1058</a></span><span class="preprocessor">#define PWM_PWMCFG_5 (5UL)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ad9b03a91b11da1e60e5ab2c3d472e00e"> 1059</a></span><span class="preprocessor">#define PWM_PWMCFG_6 (6UL)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a587c9f8fcb25cb2d946c6a3138e3809e"> 1060</a></span><span class="preprocessor">#define PWM_PWMCFG_7 (7UL)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span> </div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment">/* CMPCFG register group index macro definition */</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a14790807ab1a34bbdbd4ef607fe75788"> 1063</a></span><span class="preprocessor">#define PWM_CMPCFG_CMPCFG0 (0UL)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a98d1179f31f7a7095590e5c643f56b3f"> 1064</a></span><span class="preprocessor">#define PWM_CMPCFG_1 (1UL)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a6dd2411860da66589b744f6d09a1886b"> 1065</a></span><span class="preprocessor">#define PWM_CMPCFG_2 (2UL)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a4d3859e9507fbc15ecaccdc945027379"> 1066</a></span><span class="preprocessor">#define PWM_CMPCFG_3 (3UL)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ae5899d5b685d1cdde4459984f2f283ce"> 1067</a></span><span class="preprocessor">#define PWM_CMPCFG_4 (4UL)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aaf957b4a8c63f67be90c8e62407bdb40"> 1068</a></span><span class="preprocessor">#define PWM_CMPCFG_5 (5UL)</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ae7bf052c380adefb4ab528a4ddc863e3"> 1069</a></span><span class="preprocessor">#define PWM_CMPCFG_6 (6UL)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a5ad4e54ab24a6c626337224c891971c4"> 1070</a></span><span class="preprocessor">#define PWM_CMPCFG_7 (7UL)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a37079eac1a624ad2f44a93743cf028a1"> 1071</a></span><span class="preprocessor">#define PWM_CMPCFG_8 (8UL)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a3730d4df4703dd7cef6f9cd8d41f5628"> 1072</a></span><span class="preprocessor">#define PWM_CMPCFG_9 (9UL)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a83b2b8d29cd241e4f4548ebfc5e308ed"> 1073</a></span><span class="preprocessor">#define PWM_CMPCFG_10 (10UL)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a6a43f544b38edd81983c96b5c2ced7a6"> 1074</a></span><span class="preprocessor">#define PWM_CMPCFG_11 (11UL)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a88375409bc23f68b2ed51eee70b7b027"> 1075</a></span><span class="preprocessor">#define PWM_CMPCFG_12 (12UL)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a85dc123145df1b4ad0ee75e76229f86c"> 1076</a></span><span class="preprocessor">#define PWM_CMPCFG_13 (13UL)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ae246dbab270b6b1aec1af56c116f4deb"> 1077</a></span><span class="preprocessor">#define PWM_CMPCFG_14 (14UL)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a18d55f0462d7725e1cf5bf2dc26651ca"> 1078</a></span><span class="preprocessor">#define PWM_CMPCFG_15 (15UL)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span> </div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment">/* ANASTS register group index macro definition */</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ae6a4359e955c928c7903a7311567b955"> 1081</a></span><span class="preprocessor">#define PWM_ANASTS_0 (0UL)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ae6c2e32ef7446f915bdb290408b6328c"> 1082</a></span><span class="preprocessor">#define PWM_ANASTS_1 (1UL)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a7d07e5c63777074c165935a246ddfd14"> 1083</a></span><span class="preprocessor">#define PWM_ANASTS_2 (2UL)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#acc5e20eae1dc2a4b1b3783307b62f84a"> 1084</a></span><span class="preprocessor">#define PWM_ANASTS_3 (3UL)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a9705f4c4d8885486735fd9365add1af8"> 1085</a></span><span class="preprocessor">#define PWM_ANASTS_4 (4UL)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#aa13059e87b6ff2e625146623bc1cf404"> 1086</a></span><span class="preprocessor">#define PWM_ANASTS_5 (5UL)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#a84377241719bbec35b64bfe69c54a0b7"> 1087</a></span><span class="preprocessor">#define PWM_ANASTS_6 (6UL)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__pwm__regs_8h.html#ac856f17ec06e808a4290d625edd1fe82"> 1088</a></span><span class="preprocessor">#define PWM_ANASTS_7 (7UL)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span> </div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span> </div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_PWM_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructPWM__Type_html"><div class="ttname"><a href="structPWM__Type.html">PWM_Type</a></div><div class="ttdef"><b>Definition</b> hpm_pwm_regs.h:12</div></div>
<div class="ttc" id="astructPWM__Type_html_a10c720a06141eeee0bb9a1c62b774392"><div class="ttname"><a href="structPWM__Type.html#a10c720a06141eeee0bb9a1c62b774392">PWM_Type::ANA_CFG0</a></div><div class="ttdeci">__RW uint32_t ANA_CFG0</div><div class="ttdef"><b>Definition</b> hpm_pwm_regs.h:51</div></div>
<div class="ttc" id="astructPWM__Type_html_a1c8c5a1970c8feb5983fabe116b57d1e"><div class="ttname"><a href="structPWM__Type.html#a1c8c5a1970c8feb5983fabe116b57d1e">PWM_Type::ANASTS</a></div><div class="ttdeci">__R uint32_t ANASTS[8]</div><div class="ttdef"><b>Definition</b> hpm_pwm_regs.h:49</div></div>
<div class="ttc" id="astructPWM__Type_html_a392581d247c4ddf0e9c14e44c0536c4e"><div class="ttname"><a href="structPWM__Type.html#a392581d247c4ddf0e9c14e44c0536c4e">PWM_Type::CMP_HRPWM</a></div><div class="ttdeci">__RW uint32_t CMP_HRPWM[16]</div><div class="ttdef"><b>Definition</b> hpm_pwm_regs.h:24</div></div>
<div class="ttc" id="astructPWM__Type_html_a73a5dc0f5a7be2ed0f06fbc03e425c59"><div class="ttname"><a href="structPWM__Type.html#a73a5dc0f5a7be2ed0f06fbc03e425c59">PWM_Type::STA_HRPWM</a></div><div class="ttdeci">__RW uint32_t STA_HRPWM</div><div class="ttdef"><b>Definition</b> hpm_pwm_regs.h:16</div></div>
<div class="ttc" id="astructPWM__Type_html_a91c2bb8ca8f97f25e5bf174d6bf5729e"><div class="ttname"><a href="structPWM__Type.html#a91c2bb8ca8f97f25e5bf174d6bf5729e">PWM_Type::RLD_HRPWM</a></div><div class="ttdeci">__RW uint32_t RLD_HRPWM</div><div class="ttdef"><b>Definition</b> hpm_pwm_regs.h:20</div></div>
<div class="ttc" id="astructPWM__Type_html_a9bb2255b4b9e3eb6a36193549af0540e"><div class="ttname"><a href="structPWM__Type.html#a9bb2255b4b9e3eb6a36193549af0540e">PWM_Type::RESERVED8</a></div><div class="ttdeci">__R uint8_t RESERVED8[400]</div><div class="ttdef"><b>Definition</b> hpm_pwm_regs.h:48</div></div>
<div class="ttc" id="astructPWM__Type_html_aedabd43aa80a81ba6148f0b247746056"><div class="ttname"><a href="structPWM__Type.html#aedabd43aa80a81ba6148f0b247746056">PWM_Type::HRPWM_CFG</a></div><div class="ttdeci">__RW uint32_t HRPWM_CFG</div><div class="ttdef"><b>Definition</b> hpm_pwm_regs.h:50</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_b1f6e209b3e7a8ad8b03e7e44b8c87cc.html">HPM6200</a></li><li class="navelem"><a class="el" href="dir_cfbad3d5d31696dd53abe2950846551d.html">ip</a></li><li class="navelem"><a class="el" href="HPM6200_2ip_2hpm__pwm__regs_8h.html">hpm_pwm_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:16 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
