[16:02:33.820] <TB2>     INFO: *** Welcome to pxar ***
[16:02:33.820] <TB2>     INFO: *** Today: 2016/09/06
[16:02:33.827] <TB2>     INFO: *** Version: 47bc-dirty
[16:02:33.827] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C15.dat
[16:02:33.828] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:02:33.828] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//defaultMaskFile.dat
[16:02:33.828] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters_C15.dat
[16:02:33.905] <TB2>     INFO:         clk: 4
[16:02:33.905] <TB2>     INFO:         ctr: 4
[16:02:33.905] <TB2>     INFO:         sda: 19
[16:02:33.905] <TB2>     INFO:         tin: 9
[16:02:33.905] <TB2>     INFO:         level: 15
[16:02:33.905] <TB2>     INFO:         triggerdelay: 0
[16:02:33.905] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:02:33.905] <TB2>     INFO: Log level: DEBUG
[16:02:33.915] <TB2>     INFO: Found DTB DTB_WWXLHF
[16:02:33.928] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[16:02:33.932] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[16:02:33.934] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[16:02:35.495] <TB2>     INFO: DUT info: 
[16:02:35.495] <TB2>     INFO: The DUT currently contains the following objects:
[16:02:35.495] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:02:35.495] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[16:02:35.495] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[16:02:35.495] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:02:35.495] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:35.495] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:35.495] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:35.495] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:35.495] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:35.495] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:35.495] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:35.495] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:35.495] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:35.495] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:35.496] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:35.496] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:35.496] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:35.496] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:35.496] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:35.496] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:35.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:02:35.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:02:35.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:02:35.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:02:35.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:02:35.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:02:35.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:35.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:02:35.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:02:35.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:02:35.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:02:35.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:02:35.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:02:35.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:02:35.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:02:35.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:02:35.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:02:35.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:02:35.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:02:35.503] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29544448
[16:02:35.503] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x24246f0
[16:02:35.503] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2398770
[16:02:35.503] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f66add94010
[16:02:35.503] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f66b3fff510
[16:02:35.504] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29609984 fPxarMemory = 0x7f66add94010
[16:02:35.505] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 365.8mA
[16:02:35.505] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459mA
[16:02:35.506] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[16:02:35.506] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:02:35.906] <TB2>     INFO: enter 'restricted' command line mode
[16:02:35.906] <TB2>     INFO: enter test to run
[16:02:35.906] <TB2>     INFO:   test: FPIXTest no parameter change
[16:02:35.906] <TB2>     INFO:   running: fpixtest
[16:02:35.906] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:02:35.910] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:02:35.910] <TB2>     INFO: ######################################################################
[16:02:35.910] <TB2>     INFO: PixTestFPIXTest::doTest()
[16:02:35.910] <TB2>     INFO: ######################################################################
[16:02:35.913] <TB2>     INFO: ######################################################################
[16:02:35.913] <TB2>     INFO: PixTestPretest::doTest()
[16:02:35.913] <TB2>     INFO: ######################################################################
[16:02:35.915] <TB2>     INFO:    ----------------------------------------------------------------------
[16:02:35.915] <TB2>     INFO:    PixTestPretest::programROC() 
[16:02:35.915] <TB2>     INFO:    ----------------------------------------------------------------------
[16:02:53.932] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:02:53.932] <TB2>     INFO: IA differences per ROC:  17.7 16.9 16.9 17.7 21.7 18.5 17.7 18.5 18.5 18.5 17.7 18.5 19.3 19.3 17.7 17.7
[16:02:53.997] <TB2>     INFO:    ----------------------------------------------------------------------
[16:02:53.997] <TB2>     INFO:    PixTestPretest::checkIdig() 
[16:02:53.997] <TB2>     INFO:    ----------------------------------------------------------------------
[16:02:55.250] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[16:02:55.752] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[16:02:56.253] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[16:02:56.755] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[16:02:57.257] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[16:02:57.758] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[16:02:58.260] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[16:02:58.761] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[16:02:59.263] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[16:02:59.765] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[16:03:00.266] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[16:03:00.768] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[16:03:01.270] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[16:03:01.771] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[16:03:02.273] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[16:03:02.774] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[16:03:03.028] <TB2>     INFO: Idig [mA/ROC]: 1.6 2.4 1.6 1.6 2.4 1.6 1.6 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 
[16:03:03.028] <TB2>     INFO: Test took 9034 ms.
[16:03:03.028] <TB2>     INFO: PixTestPretest::checkIdig() done.
[16:03:03.057] <TB2>     INFO:    ----------------------------------------------------------------------
[16:03:03.057] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:03:03.057] <TB2>     INFO:    ----------------------------------------------------------------------
[16:03:03.160] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[16:03:03.261] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.2688 mA
[16:03:03.362] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  88 Ia 24.6688 mA
[16:03:03.463] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  85 Ia 23.8687 mA
[16:03:03.564] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.2688 mA
[16:03:03.665] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  88 Ia 23.8687 mA
[16:03:03.766] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.2688 mA
[16:03:03.867] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  88 Ia 23.8687 mA
[16:03:03.968] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[16:03:04.069] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 23.8687 mA
[16:03:04.171] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 26.2687 mA
[16:03:04.271] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  65 Ia 23.0687 mA
[16:03:04.374] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  71 Ia 24.6688 mA
[16:03:04.474] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  68 Ia 23.8687 mA
[16:03:04.576] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[16:03:04.677] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 24.6688 mA
[16:03:04.777] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  81 Ia 23.8687 mA
[16:03:04.879] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.2688 mA
[16:03:04.979] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  88 Ia 24.6688 mA
[16:03:05.080] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  85 Ia 23.8687 mA
[16:03:05.181] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.8687 mA
[16:03:05.283] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[16:03:05.383] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 24.6688 mA
[16:03:05.484] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  81 Ia 23.8687 mA
[16:03:05.585] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.8687 mA
[16:03:05.686] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.2688 mA
[16:03:05.787] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 23.8687 mA
[16:03:05.888] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.0687 mA
[16:03:05.989] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  84 Ia 24.6688 mA
[16:03:06.089] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  81 Ia 23.8687 mA
[16:03:06.191] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.8687 mA
[16:03:06.292] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.8687 mA
[16:03:06.394] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.2688 mA
[16:03:06.495] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  88 Ia 24.6688 mA
[16:03:06.595] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  85 Ia 24.6688 mA
[16:03:06.696] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  82 Ia 23.0687 mA
[16:03:06.796] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  88 Ia 24.6688 mA
[16:03:06.897] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  85 Ia 24.6688 mA
[16:03:06.997] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  82 Ia 23.8687 mA
[16:03:07.099] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.2688 mA
[16:03:07.200] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  88 Ia 23.8687 mA
[16:03:07.229] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  85
[16:03:07.229] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  88
[16:03:07.230] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  88
[16:03:07.230] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  84
[16:03:07.230] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  68
[16:03:07.230] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  81
[16:03:07.230] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  85
[16:03:07.230] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[16:03:07.230] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  81
[16:03:07.231] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[16:03:07.231] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  88
[16:03:07.231] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  81
[16:03:07.231] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[16:03:07.231] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[16:03:07.231] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  82
[16:03:07.231] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  88
[16:03:09.057] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 384.3 mA = 24.0187 mA/ROC
[16:03:09.058] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  18.5  19.3  19.3  19.3  18.5  19.3  18.5  19.3  18.5  19.3  19.3  18.5  18.5  18.5  19.3
[16:03:09.089] <TB2>     INFO:    ----------------------------------------------------------------------
[16:03:09.089] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[16:03:09.089] <TB2>     INFO:    ----------------------------------------------------------------------
[16:03:09.224] <TB2>     INFO: Expecting 231680 events.
[16:03:17.287] <TB2>     INFO: 231680 events read in total (7345ms).
[16:03:17.442] <TB2>     INFO: Test took 8351ms.
[16:03:17.642] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 82 and Delta(CalDel) = 60
[16:03:17.646] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 101 and Delta(CalDel) = 62
[16:03:17.649] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 79 and Delta(CalDel) = 61
[16:03:17.653] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 80 and Delta(CalDel) = 61
[16:03:17.657] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 98 and Delta(CalDel) = 60
[16:03:17.660] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 90 and Delta(CalDel) = 62
[16:03:17.664] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 101 and Delta(CalDel) = 60
[16:03:17.667] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 105 and Delta(CalDel) = 59
[16:03:17.671] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 103 and Delta(CalDel) = 61
[16:03:17.675] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 107 and Delta(CalDel) = 62
[16:03:17.678] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 64
[16:03:17.682] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 91 and Delta(CalDel) = 62
[16:03:17.685] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 60
[16:03:17.689] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 91 and Delta(CalDel) = 58
[16:03:17.693] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 77 and Delta(CalDel) = 64
[16:03:17.696] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 99 and Delta(CalDel) = 62
[16:03:17.737] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:03:17.771] <TB2>     INFO:    ----------------------------------------------------------------------
[16:03:17.771] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:03:17.771] <TB2>     INFO:    ----------------------------------------------------------------------
[16:03:17.908] <TB2>     INFO: Expecting 231680 events.
[16:03:25.984] <TB2>     INFO: 231680 events read in total (7361ms).
[16:03:25.988] <TB2>     INFO: Test took 8212ms.
[16:03:26.011] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 29.5
[16:03:26.329] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 30
[16:03:26.332] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 30
[16:03:26.336] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 151 +/- 30
[16:03:26.339] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 29.5
[16:03:26.343] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31
[16:03:26.346] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 29.5
[16:03:26.350] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[16:03:26.353] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30.5
[16:03:26.357] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 30
[16:03:26.361] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 32
[16:03:26.365] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[16:03:26.368] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 28.5
[16:03:26.372] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[16:03:26.376] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 32
[16:03:26.380] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31
[16:03:26.415] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:03:26.415] <TB2>     INFO: CalDel:      138   136   138   151   134   139   129   119   130   135   154   133   135   128   145   139
[16:03:26.415] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    52    51    51    51    51    51    51
[16:03:26.419] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C0.dat
[16:03:26.419] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C1.dat
[16:03:26.419] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C2.dat
[16:03:26.419] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C3.dat
[16:03:26.420] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C4.dat
[16:03:26.420] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C5.dat
[16:03:26.420] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C6.dat
[16:03:26.420] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C7.dat
[16:03:26.420] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C8.dat
[16:03:26.420] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C9.dat
[16:03:26.420] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C10.dat
[16:03:26.420] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C11.dat
[16:03:26.420] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C12.dat
[16:03:26.421] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C13.dat
[16:03:26.421] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C14.dat
[16:03:26.421] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C15.dat
[16:03:26.421] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:03:26.421] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:03:26.421] <TB2>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[16:03:26.421] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:03:26.506] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:03:26.506] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:03:26.506] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:03:26.506] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:03:26.509] <TB2>     INFO: ######################################################################
[16:03:26.509] <TB2>     INFO: PixTestTiming::doTest()
[16:03:26.509] <TB2>     INFO: ######################################################################
[16:03:26.509] <TB2>     INFO:    ----------------------------------------------------------------------
[16:03:26.509] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[16:03:26.509] <TB2>     INFO:    ----------------------------------------------------------------------
[16:03:26.509] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:03:38.418] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:03:40.691] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:03:42.964] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:03:45.237] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:03:47.510] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:03:49.783] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:03:52.056] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:03:54.329] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:04:01.009] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:04:03.282] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:04:05.555] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:04:07.828] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:04:10.103] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:04:12.375] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:04:14.648] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:04:16.921] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:04:40.671] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:04:42.194] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:04:43.717] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:04:45.240] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:04:46.762] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:04:48.285] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:04:49.807] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:04:51.329] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:04:58.869] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:05:00.393] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:05:01.914] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:05:03.436] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:05:07.028] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:05:08.738] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:05:10.259] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:05:11.781] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:05:18.821] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:05:20.341] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:05:21.862] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:05:23.382] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:05:28.664] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:05:30.184] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:05:31.704] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:05:33.226] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:05:40.202] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:05:42.476] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:05:44.749] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:05:47.022] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:05:53.148] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:05:55.235] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:05:57.508] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:05:59.781] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:06:07.584] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:06:09.857] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:06:12.130] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:06:14.403] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:06:17.619] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:06:19.892] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:06:22.165] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:06:24.439] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:06:31.227] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:06:33.501] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:06:35.774] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:06:38.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:06:41.899] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:06:44.172] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:06:46.445] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:06:48.719] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:06:51.252] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:06:53.525] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:06:55.799] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:06:58.072] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:07:00.344] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:07:02.617] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:07:04.890] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:07:07.164] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:07:14.457] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:07:16.732] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:07:19.008] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:07:21.281] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:07:23.554] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:07:25.831] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:07:28.104] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:07:30.379] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:07:42.331] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:07:43.856] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:07:45.375] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:07:46.894] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:07:48.415] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:07:49.936] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:07:51.456] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:07:52.978] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:08:05.714] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:08:07.240] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:08:08.762] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:08:10.282] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:08:11.802] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:08:13.323] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:08:14.842] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:08:16.362] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:08:26.990] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:08:28.510] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:08:30.031] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:08:31.551] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:08:33.070] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:08:34.590] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:08:36.111] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:08:37.631] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:08:47.501] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:08:49.776] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:08:52.056] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:08:54.329] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:08:58.109] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:09:00.004] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:09:02.280] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:09:04.553] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:09:14.614] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:09:16.887] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:09:19.170] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:09:21.445] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:09:24.091] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:09:26.369] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:09:28.645] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:09:30.918] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:09:41.550] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:09:43.826] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:09:46.106] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:09:48.378] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:10:01.038] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:10:03.310] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:10:05.583] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:10:08.241] <TB2>     INFO: TBM Phase Settings: 232
[16:10:08.241] <TB2>     INFO: 400MHz Phase: 2
[16:10:08.241] <TB2>     INFO: 160MHz Phase: 7
[16:10:08.241] <TB2>     INFO: Functional Phase Area: 3
[16:10:08.247] <TB2>     INFO: Test took 401738 ms.
[16:10:08.247] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:10:08.248] <TB2>     INFO:    ----------------------------------------------------------------------
[16:10:08.248] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[16:10:08.248] <TB2>     INFO:    ----------------------------------------------------------------------
[16:10:08.248] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:10:09.388] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:10:11.289] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:10:13.184] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:10:15.079] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:10:16.974] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:10:18.871] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:10:20.767] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:10:24.542] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:10:26.072] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:10:27.593] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:10:29.114] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:10:30.634] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:10:32.156] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:10:33.675] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:10:35.197] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:10:36.719] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:10:38.238] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:10:39.762] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:10:41.280] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:10:42.800] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:10:44.319] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:10:46.592] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:10:48.111] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:10:49.632] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:10:51.154] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:10:52.679] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:10:54.957] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:10:57.230] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:10:59.503] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:11:01.778] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:11:04.050] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:11:05.570] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:11:07.093] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:11:08.613] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:11:10.886] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:11:13.159] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:11:15.448] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:11:17.721] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:11:19.994] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:11:21.514] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:11:23.034] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:11:24.554] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:11:26.827] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:11:29.100] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:11:31.377] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:11:33.650] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:11:35.924] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:11:37.443] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:11:38.964] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:11:40.483] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:11:42.756] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:11:45.029] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:11:47.302] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:11:49.575] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:11:51.849] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:11:53.368] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:11:54.888] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:11:56.410] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:11:57.933] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:11:59.454] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:12:00.974] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:12:02.502] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:12:04.021] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:12:05.923] <TB2>     INFO: ROC Delay Settings: 228
[16:12:05.923] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[16:12:05.923] <TB2>     INFO: ROC Port 0 Delay: 4
[16:12:05.923] <TB2>     INFO: ROC Port 1 Delay: 4
[16:12:05.923] <TB2>     INFO: Functional ROC Area: 4
[16:12:05.926] <TB2>     INFO: Test took 117678 ms.
[16:12:05.926] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[16:12:05.927] <TB2>     INFO:    ----------------------------------------------------------------------
[16:12:05.927] <TB2>     INFO:    PixTestTiming::TimingTest()
[16:12:05.927] <TB2>     INFO:    ----------------------------------------------------------------------
[16:12:07.066] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4088 4088 4088 4088 4088 4088 4088 4088 e062 c000 a101 80c0 4088 4088 4088 4088 4088 4088 4088 4088 e062 c000 
[16:12:07.066] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4088 4088 4088 4088 4088 4088 4088 4088 e022 c000 a102 8000 4088 4088 4088 4088 4088 4088 4088 4088 e022 c000 
[16:12:07.066] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4088 4088 4088 4088 4088 4088 4088 4088 e022 c000 a103 8040 4088 4088 4088 4088 4088 4088 4088 4088 e022 c000 
[16:12:07.066] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:12:21.220] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:12:21.220] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:12:35.395] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:12:35.395] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:12:49.548] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:12:49.548] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:13:03.884] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:13:03.884] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:13:18.063] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:13:18.063] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:13:32.140] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:13:32.140] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:13:46.224] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:13:46.224] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:14:00.478] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:14:00.478] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:14:14.625] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:14:14.626] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:14:28.650] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:14:29.035] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:14:29.048] <TB2>     INFO: Decoding statistics:
[16:14:29.048] <TB2>     INFO:   General information:
[16:14:29.048] <TB2>     INFO: 	 16bit words read:         240000000
[16:14:29.048] <TB2>     INFO: 	 valid events total:       20000000
[16:14:29.048] <TB2>     INFO: 	 empty events:             20000000
[16:14:29.048] <TB2>     INFO: 	 valid events with pixels: 0
[16:14:29.048] <TB2>     INFO: 	 valid pixel hits:         0
[16:14:29.048] <TB2>     INFO:   Event errors: 	           0
[16:14:29.048] <TB2>     INFO: 	 start marker:             0
[16:14:29.048] <TB2>     INFO: 	 stop marker:              0
[16:14:29.048] <TB2>     INFO: 	 overflow:                 0
[16:14:29.048] <TB2>     INFO: 	 invalid 5bit words:       0
[16:14:29.049] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[16:14:29.049] <TB2>     INFO:   TBM errors: 		           0
[16:14:29.049] <TB2>     INFO: 	 flawed TBM headers:       0
[16:14:29.049] <TB2>     INFO: 	 flawed TBM trailers:      0
[16:14:29.049] <TB2>     INFO: 	 event ID mismatches:      0
[16:14:29.049] <TB2>     INFO:   ROC errors: 		           0
[16:14:29.049] <TB2>     INFO: 	 missing ROC header(s):    0
[16:14:29.049] <TB2>     INFO: 	 misplaced readback start: 0
[16:14:29.049] <TB2>     INFO:   Pixel decoding errors:	   0
[16:14:29.049] <TB2>     INFO: 	 pixel data incomplete:    0
[16:14:29.049] <TB2>     INFO: 	 pixel address:            0
[16:14:29.049] <TB2>     INFO: 	 pulse height fill bit:    0
[16:14:29.049] <TB2>     INFO: 	 buffer corruption:        0
[16:14:29.049] <TB2>     INFO:    ----------------------------------------------------------------------
[16:14:29.049] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:14:29.049] <TB2>     INFO:    ----------------------------------------------------------------------
[16:14:29.049] <TB2>     INFO:    ----------------------------------------------------------------------
[16:14:29.049] <TB2>     INFO:    Read back bit status: 1
[16:14:29.049] <TB2>     INFO:    ----------------------------------------------------------------------
[16:14:29.049] <TB2>     INFO:    ----------------------------------------------------------------------
[16:14:29.049] <TB2>     INFO:    Timings are good!
[16:14:29.049] <TB2>     INFO:    ----------------------------------------------------------------------
[16:14:29.049] <TB2>     INFO: Test took 143123 ms.
[16:14:29.049] <TB2>     INFO: PixTestTiming::TimingTest() done.
[16:14:29.049] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:14:29.049] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:14:29.049] <TB2>     INFO: PixTestTiming::doTest took 662543 ms.
[16:14:29.049] <TB2>     INFO: PixTestTiming::doTest() done
[16:14:29.049] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:14:29.049] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[16:14:29.050] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[16:14:29.050] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[16:14:29.050] <TB2>     INFO: Write out ROCDelayScan3_V0
[16:14:29.050] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[16:14:29.050] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:14:29.400] <TB2>     INFO: ######################################################################
[16:14:29.400] <TB2>     INFO: PixTestAlive::doTest()
[16:14:29.400] <TB2>     INFO: ######################################################################
[16:14:29.403] <TB2>     INFO:    ----------------------------------------------------------------------
[16:14:29.403] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:14:29.403] <TB2>     INFO:    ----------------------------------------------------------------------
[16:14:29.405] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:14:29.748] <TB2>     INFO: Expecting 41600 events.
[16:14:33.800] <TB2>     INFO: 41600 events read in total (3337ms).
[16:14:33.800] <TB2>     INFO: Test took 4395ms.
[16:14:33.808] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:14:33.808] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:14:33.808] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:14:34.186] <TB2>     INFO: PixTestAlive::aliveTest() done
[16:14:34.186] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[16:14:34.186] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[16:14:34.190] <TB2>     INFO:    ----------------------------------------------------------------------
[16:14:34.190] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:14:34.190] <TB2>     INFO:    ----------------------------------------------------------------------
[16:14:34.191] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:14:34.539] <TB2>     INFO: Expecting 41600 events.
[16:14:37.500] <TB2>     INFO: 41600 events read in total (2246ms).
[16:14:37.500] <TB2>     INFO: Test took 3309ms.
[16:14:37.500] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:14:37.500] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:14:37.500] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:14:37.501] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:14:37.906] <TB2>     INFO: PixTestAlive::maskTest() done
[16:14:37.906] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:14:37.909] <TB2>     INFO:    ----------------------------------------------------------------------
[16:14:37.909] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:14:37.909] <TB2>     INFO:    ----------------------------------------------------------------------
[16:14:37.911] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:14:38.263] <TB2>     INFO: Expecting 41600 events.
[16:14:42.346] <TB2>     INFO: 41600 events read in total (3367ms).
[16:14:42.346] <TB2>     INFO: Test took 4435ms.
[16:14:42.354] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:14:42.354] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:14:42.354] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:14:42.730] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[16:14:42.730] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:14:42.730] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:14:42.730] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[16:14:42.738] <TB2>     INFO: ######################################################################
[16:14:42.738] <TB2>     INFO: PixTestTrim::doTest()
[16:14:42.738] <TB2>     INFO: ######################################################################
[16:14:42.740] <TB2>     INFO:    ----------------------------------------------------------------------
[16:14:42.740] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:14:42.740] <TB2>     INFO:    ----------------------------------------------------------------------
[16:14:42.817] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:14:42.817] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:14:42.830] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:14:42.830] <TB2>     INFO:     run 1 of 1
[16:14:42.830] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:14:43.172] <TB2>     INFO: Expecting 5025280 events.
[16:15:28.053] <TB2>     INFO: 1419416 events read in total (44166ms).
[16:16:12.131] <TB2>     INFO: 2821800 events read in total (88244ms).
[16:16:56.643] <TB2>     INFO: 4235848 events read in total (132756ms).
[16:17:21.075] <TB2>     INFO: 5025280 events read in total (157188ms).
[16:17:21.115] <TB2>     INFO: Test took 158285ms.
[16:17:21.172] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:21.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:17:22.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:17:23.998] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:17:25.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:17:26.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:17:28.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:17:29.316] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:17:30.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:17:32.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:17:33.492] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:17:34.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:17:36.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:17:37.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:17:38.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:17:40.299] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:17:41.609] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:17:43.002] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234766336
[16:17:43.005] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9594 minThrLimit = 86.8552 minThrNLimit = 112.934 -> result = 86.9594 -> 86
[16:17:43.006] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6661 minThrLimit = 97.6234 minThrNLimit = 118.727 -> result = 97.6661 -> 97
[16:17:43.006] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.4105 minThrLimit = 97.3963 minThrNLimit = 113.68 -> result = 97.4105 -> 97
[16:17:43.007] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7646 minThrLimit = 95.7146 minThrNLimit = 113.556 -> result = 95.7646 -> 95
[16:17:43.007] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.362 minThrLimit = 103.211 minThrNLimit = 126.746 -> result = 103.362 -> 103
[16:17:43.008] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8263 minThrLimit = 92.7303 minThrNLimit = 111.075 -> result = 92.8263 -> 92
[16:17:43.008] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.982 minThrLimit = 101.963 minThrNLimit = 126.647 -> result = 101.982 -> 101
[16:17:43.009] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.379 minThrLimit = 101.373 minThrNLimit = 128.527 -> result = 101.379 -> 101
[16:17:43.009] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.243 minThrLimit = 103.054 minThrNLimit = 124.502 -> result = 103.243 -> 103
[16:17:43.009] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.335 minThrLimit = 102.264 minThrNLimit = 121.727 -> result = 102.335 -> 102
[16:17:43.010] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98 minThrLimit = 97.9882 minThrNLimit = 121.927 -> result = 98 -> 97
[16:17:43.010] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.534 minThrLimit = 104.518 minThrNLimit = 131.291 -> result = 104.534 -> 104
[16:17:43.011] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3614 minThrLimit = 88.2351 minThrNLimit = 110.787 -> result = 88.3614 -> 88
[16:17:43.011] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6 minThrLimit = 95.5784 minThrNLimit = 113.522 -> result = 95.6 -> 95
[16:17:43.012] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.3897 minThrLimit = 94.3328 minThrNLimit = 112.63 -> result = 94.3897 -> 94
[16:17:43.012] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9658 minThrLimit = 98.9484 minThrNLimit = 123.295 -> result = 98.9658 -> 98
[16:17:43.012] <TB2>     INFO: ROC 0 VthrComp = 86
[16:17:43.012] <TB2>     INFO: ROC 1 VthrComp = 97
[16:17:43.012] <TB2>     INFO: ROC 2 VthrComp = 97
[16:17:43.013] <TB2>     INFO: ROC 3 VthrComp = 95
[16:17:43.013] <TB2>     INFO: ROC 4 VthrComp = 103
[16:17:43.013] <TB2>     INFO: ROC 5 VthrComp = 92
[16:17:43.014] <TB2>     INFO: ROC 6 VthrComp = 101
[16:17:43.014] <TB2>     INFO: ROC 7 VthrComp = 101
[16:17:43.014] <TB2>     INFO: ROC 8 VthrComp = 103
[16:17:43.014] <TB2>     INFO: ROC 9 VthrComp = 102
[16:17:43.015] <TB2>     INFO: ROC 10 VthrComp = 97
[16:17:43.015] <TB2>     INFO: ROC 11 VthrComp = 104
[16:17:43.015] <TB2>     INFO: ROC 12 VthrComp = 88
[16:17:43.015] <TB2>     INFO: ROC 13 VthrComp = 95
[16:17:43.015] <TB2>     INFO: ROC 14 VthrComp = 94
[16:17:43.015] <TB2>     INFO: ROC 15 VthrComp = 98
[16:17:43.015] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:17:43.015] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:17:43.027] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:17:43.027] <TB2>     INFO:     run 1 of 1
[16:17:43.027] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:17:43.371] <TB2>     INFO: Expecting 5025280 events.
[16:18:18.775] <TB2>     INFO: 887312 events read in total (34690ms).
[16:18:52.921] <TB2>     INFO: 1773728 events read in total (68836ms).
[16:19:27.705] <TB2>     INFO: 2660064 events read in total (103620ms).
[16:20:03.623] <TB2>     INFO: 3537344 events read in total (139538ms).
[16:20:38.536] <TB2>     INFO: 4409680 events read in total (174452ms).
[16:21:03.412] <TB2>     INFO: 5025280 events read in total (199327ms).
[16:21:03.482] <TB2>     INFO: Test took 200456ms.
[16:21:03.659] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:21:04.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:21:05.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:21:07.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:21:08.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:21:10.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:21:12.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:21:13.650] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:21:15.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:21:16.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:21:18.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:21:20.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:21:21.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:21:23.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:21:25.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:21:26.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:21:28.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:21:30.131] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309391360
[16:21:30.134] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.7018 for pixel 3/43 mean/min/max = 44.9119/32.9856/56.8382
[16:21:30.134] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.7665 for pixel 49/7 mean/min/max = 45.5109/32.1719/58.85
[16:21:30.135] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.4319 for pixel 11/27 mean/min/max = 45.7707/32.0594/59.482
[16:21:30.135] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.4668 for pixel 2/71 mean/min/max = 45.8454/32.1965/59.4944
[16:21:30.135] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.6799 for pixel 21/25 mean/min/max = 44.4577/31.8655/57.0499
[16:21:30.136] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.7536 for pixel 29/40 mean/min/max = 47.0216/33.9373/60.1058
[16:21:30.136] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.5485 for pixel 18/8 mean/min/max = 46.4839/32.3798/60.588
[16:21:30.136] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.3133 for pixel 15/79 mean/min/max = 44.2787/32.1996/56.3579
[16:21:30.137] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.91 for pixel 5/4 mean/min/max = 46.7132/32.3977/61.0287
[16:21:30.137] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 64.3004 for pixel 8/10 mean/min/max = 48.4346/32.558/64.3113
[16:21:30.137] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.0752 for pixel 16/5 mean/min/max = 45.2384/32.3906/58.0862
[16:21:30.137] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.6046 for pixel 0/68 mean/min/max = 47.3728/34.1277/60.6179
[16:21:30.138] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.036 for pixel 3/7 mean/min/max = 46.2658/33.4644/59.0673
[16:21:30.138] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 60.1909 for pixel 25/1 mean/min/max = 46.5645/32.8252/60.3038
[16:21:30.138] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.4689 for pixel 9/67 mean/min/max = 46.2192/31.925/60.5133
[16:21:30.139] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 62.3065 for pixel 22/5 mean/min/max = 47.1645/31.912/62.4169
[16:21:30.139] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:21:30.271] <TB2>     INFO: Expecting 411648 events.
[16:21:37.970] <TB2>     INFO: 411648 events read in total (6981ms).
[16:21:37.977] <TB2>     INFO: Expecting 411648 events.
[16:21:45.540] <TB2>     INFO: 411648 events read in total (6906ms).
[16:21:45.549] <TB2>     INFO: Expecting 411648 events.
[16:21:53.098] <TB2>     INFO: 411648 events read in total (6887ms).
[16:21:53.109] <TB2>     INFO: Expecting 411648 events.
[16:22:00.592] <TB2>     INFO: 411648 events read in total (6819ms).
[16:22:00.605] <TB2>     INFO: Expecting 411648 events.
[16:22:08.095] <TB2>     INFO: 411648 events read in total (6822ms).
[16:22:08.111] <TB2>     INFO: Expecting 411648 events.
[16:22:15.630] <TB2>     INFO: 411648 events read in total (6867ms).
[16:22:15.648] <TB2>     INFO: Expecting 411648 events.
[16:22:23.200] <TB2>     INFO: 411648 events read in total (6898ms).
[16:22:23.222] <TB2>     INFO: Expecting 411648 events.
[16:22:30.714] <TB2>     INFO: 411648 events read in total (6850ms).
[16:22:30.738] <TB2>     INFO: Expecting 411648 events.
[16:22:38.385] <TB2>     INFO: 411648 events read in total (7003ms).
[16:22:38.410] <TB2>     INFO: Expecting 411648 events.
[16:22:45.992] <TB2>     INFO: 411648 events read in total (6935ms).
[16:22:46.021] <TB2>     INFO: Expecting 411648 events.
[16:22:53.676] <TB2>     INFO: 411648 events read in total (7012ms).
[16:22:53.709] <TB2>     INFO: Expecting 411648 events.
[16:23:01.262] <TB2>     INFO: 411648 events read in total (6924ms).
[16:23:01.296] <TB2>     INFO: Expecting 411648 events.
[16:23:08.867] <TB2>     INFO: 411648 events read in total (6933ms).
[16:23:08.910] <TB2>     INFO: Expecting 411648 events.
[16:23:16.524] <TB2>     INFO: 411648 events read in total (6987ms).
[16:23:16.564] <TB2>     INFO: Expecting 411648 events.
[16:23:24.065] <TB2>     INFO: 411648 events read in total (6872ms).
[16:23:24.104] <TB2>     INFO: Expecting 411648 events.
[16:23:31.615] <TB2>     INFO: 411648 events read in total (6875ms).
[16:23:31.659] <TB2>     INFO: Test took 121520ms.
[16:23:32.191] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6114 < 35 for itrim+1 = 121; old thr = 34.9075 ... break
[16:23:32.227] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1408 < 35 for itrim = 106; old thr = 34.3413 ... break
[16:23:32.254] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0884 < 35 for itrim = 103; old thr = 34.0467 ... break
[16:23:32.278] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5921 < 35 for itrim+1 = 89; old thr = 34.8384 ... break
[16:23:32.323] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7873 < 35 for itrim = 115; old thr = 33.9046 ... break
[16:23:32.360] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2291 < 35 for itrim = 109; old thr = 33.9957 ... break
[16:23:32.402] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8484 < 35 for itrim+1 = 120; old thr = 34.3577 ... break
[16:23:32.441] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2328 < 35 for itrim = 109; old thr = 33.9904 ... break
[16:23:32.473] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2284 < 35 for itrim+1 = 107; old thr = 34.7863 ... break
[16:23:32.503] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1002 < 35 for itrim+1 = 120; old thr = 34.2805 ... break
[16:23:32.545] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7927 < 35 for itrim+1 = 115; old thr = 34.9199 ... break
[16:23:32.587] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3101 < 35 for itrim+1 = 116; old thr = 34.8723 ... break
[16:23:32.622] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0959 < 35 for itrim = 111; old thr = 33.6997 ... break
[16:23:32.653] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2544 < 35 for itrim+1 = 110; old thr = 34.9478 ... break
[16:23:32.681] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.71 < 35 for itrim+1 = 103; old thr = 34.9836 ... break
[16:23:32.717] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0536 < 35 for itrim+1 = 117; old thr = 34.9341 ... break
[16:23:32.794] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:23:32.804] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:23:32.804] <TB2>     INFO:     run 1 of 1
[16:23:32.804] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:23:33.150] <TB2>     INFO: Expecting 5025280 events.
[16:24:07.985] <TB2>     INFO: 868040 events read in total (34120ms).
[16:24:45.597] <TB2>     INFO: 1735800 events read in total (71732ms).
[16:25:20.254] <TB2>     INFO: 2604368 events read in total (106389ms).
[16:25:54.919] <TB2>     INFO: 3462808 events read in total (141054ms).
[16:26:29.352] <TB2>     INFO: 4316480 events read in total (175487ms).
[16:26:58.399] <TB2>     INFO: 5025280 events read in total (204534ms).
[16:26:58.473] <TB2>     INFO: Test took 205669ms.
[16:26:58.647] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:26:59.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:27:00.534] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:27:02.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:27:03.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:27:05.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:27:06.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:27:08.255] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:27:09.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:27:11.290] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:27:12.840] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:27:14.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:27:15.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:27:17.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:27:18.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:27:20.510] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:27:22.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:27:23.611] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274878464
[16:27:23.612] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.500000 .. 50.855018
[16:27:23.687] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 60 (-1/-1) hits flags = 528 (plus default)
[16:27:23.697] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:27:23.697] <TB2>     INFO:     run 1 of 1
[16:27:23.697] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:27:24.040] <TB2>     INFO: Expecting 1996800 events.
[16:28:04.026] <TB2>     INFO: 1155480 events read in total (39271ms).
[16:28:33.325] <TB2>     INFO: 1996800 events read in total (68570ms).
[16:28:33.348] <TB2>     INFO: Test took 69651ms.
[16:28:33.389] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:33.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:28:34.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:28:35.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:28:36.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:28:37.458] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:28:38.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:28:39.446] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:28:40.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:28:41.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:28:42.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:28:43.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:28:44.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:28:45.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:28:46.415] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:28:47.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:28:48.400] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:28:49.412] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 224100352
[16:28:49.493] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.855160 .. 45.399237
[16:28:49.568] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:28:49.578] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:28:49.578] <TB2>     INFO:     run 1 of 1
[16:28:49.578] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:28:49.921] <TB2>     INFO: Expecting 1730560 events.
[16:29:30.606] <TB2>     INFO: 1173848 events read in total (39970ms).
[16:29:49.957] <TB2>     INFO: 1730560 events read in total (59321ms).
[16:29:49.972] <TB2>     INFO: Test took 60394ms.
[16:29:50.007] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:50.083] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:29:51.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:29:51.995] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:29:52.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:29:53.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:29:54.853] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:29:55.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:29:56.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:29:57.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:29:58.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:29:59.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:30:00.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:30:01.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:30:02.491] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:30:03.444] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:30:04.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:30:05.356] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 222109696
[16:30:05.437] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.060207 .. 42.468910
[16:30:05.511] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 52 (-1/-1) hits flags = 528 (plus default)
[16:30:05.521] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:30:05.521] <TB2>     INFO:     run 1 of 1
[16:30:05.521] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:30:05.865] <TB2>     INFO: Expecting 1464320 events.
[16:30:47.202] <TB2>     INFO: 1170936 events read in total (40622ms).
[16:30:57.701] <TB2>     INFO: 1464320 events read in total (51121ms).
[16:30:57.713] <TB2>     INFO: Test took 52192ms.
[16:30:57.744] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:57.809] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:30:58.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:30:59.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:31:00.755] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:31:01.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:31:02.715] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:31:03.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:31:04.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:31:05.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:31:06.667] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:31:07.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:31:08.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:31:09.612] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:31:10.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:31:11.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:31:12.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:31:13.568] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295641088
[16:31:13.649] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.142601 .. 42.468910
[16:31:13.724] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[16:31:13.734] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:31:13.734] <TB2>     INFO:     run 1 of 1
[16:31:13.734] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:31:14.076] <TB2>     INFO: Expecting 1364480 events.
[16:31:55.106] <TB2>     INFO: 1145928 events read in total (40316ms).
[16:32:03.088] <TB2>     INFO: 1364480 events read in total (48298ms).
[16:32:03.102] <TB2>     INFO: Test took 49368ms.
[16:32:03.134] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:32:03.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:32:04.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:32:05.070] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:32:05.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:32:06.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:32:07.868] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:32:08.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:32:09.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:32:10.678] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:32:11.612] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:32:12.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:32:13.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:32:14.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:32:15.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:32:16.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:32:17.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:32:18.153] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 304259072
[16:32:18.237] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:32:18.237] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:32:18.247] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:32:18.247] <TB2>     INFO:     run 1 of 1
[16:32:18.247] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:32:18.596] <TB2>     INFO: Expecting 1364480 events.
[16:32:58.404] <TB2>     INFO: 1074856 events read in total (39093ms).
[16:33:09.258] <TB2>     INFO: 1364480 events read in total (49948ms).
[16:33:09.279] <TB2>     INFO: Test took 51032ms.
[16:33:09.316] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:33:09.392] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:33:10.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:33:11.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:33:12.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:33:13.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:33:14.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:33:15.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:33:16.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:33:17.488] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:33:18.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:33:19.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:33:20.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:33:21.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:33:22.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:33:23.613] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:33:24.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:33:25.664] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361263104
[16:33:25.698] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C0.dat
[16:33:25.698] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C1.dat
[16:33:25.699] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C2.dat
[16:33:25.699] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C3.dat
[16:33:25.699] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C4.dat
[16:33:25.699] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C5.dat
[16:33:25.699] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C6.dat
[16:33:25.699] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C7.dat
[16:33:25.699] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C8.dat
[16:33:25.699] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C9.dat
[16:33:25.699] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C10.dat
[16:33:25.699] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C11.dat
[16:33:25.699] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C12.dat
[16:33:25.700] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C13.dat
[16:33:25.700] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C14.dat
[16:33:25.700] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C15.dat
[16:33:25.700] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C0.dat
[16:33:25.707] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C1.dat
[16:33:25.715] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C2.dat
[16:33:25.722] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C3.dat
[16:33:25.729] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C4.dat
[16:33:25.736] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C5.dat
[16:33:25.743] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C6.dat
[16:33:25.749] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C7.dat
[16:33:25.756] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C8.dat
[16:33:25.763] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C9.dat
[16:33:25.770] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C10.dat
[16:33:25.777] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C11.dat
[16:33:25.783] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C12.dat
[16:33:25.790] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C13.dat
[16:33:25.797] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C14.dat
[16:33:25.804] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C15.dat
[16:33:25.810] <TB2>     INFO: PixTestTrim::trimTest() done
[16:33:25.810] <TB2>     INFO: vtrim:     121 106 103  89 115 109 120 109 107 120 115 116 111 110 103 117 
[16:33:25.810] <TB2>     INFO: vthrcomp:   86  97  97  95 103  92 101 101 103 102  97 104  88  95  94  98 
[16:33:25.810] <TB2>     INFO: vcal mean:  34.99  34.92  34.94  34.95  34.94  34.99  35.00  34.97  34.96  34.97  34.99  34.99  34.99  35.00  34.98  34.92 
[16:33:25.810] <TB2>     INFO: vcal RMS:    0.78   0.87   0.90   0.83   0.86   0.85   0.86   0.83   1.02   0.93   0.83   0.84   0.83   0.87   0.90   0.93 
[16:33:25.810] <TB2>     INFO: bits mean:   9.76   9.85   9.79   8.95  10.04   8.99   9.46  10.06   9.14   9.01   9.60   8.69   9.29   9.46   9.59   9.60 
[16:33:25.810] <TB2>     INFO: bits RMS:    2.56   2.52   2.55   2.88   2.54   2.58   2.63   2.55   2.74   2.65   2.64   2.70   2.59   2.58   2.62   2.55 
[16:33:25.820] <TB2>     INFO:    ----------------------------------------------------------------------
[16:33:25.820] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:33:25.820] <TB2>     INFO:    ----------------------------------------------------------------------
[16:33:25.823] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:33:25.823] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:33:25.833] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:33:25.833] <TB2>     INFO:     run 1 of 1
[16:33:25.833] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:33:26.177] <TB2>     INFO: Expecting 4160000 events.
[16:34:13.496] <TB2>     INFO: 1174720 events read in total (46604ms).
[16:34:59.687] <TB2>     INFO: 2337935 events read in total (92795ms).
[16:35:47.328] <TB2>     INFO: 3488630 events read in total (140436ms).
[16:36:14.692] <TB2>     INFO: 4160000 events read in total (167800ms).
[16:36:14.748] <TB2>     INFO: Test took 168914ms.
[16:36:14.862] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:36:15.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:36:16.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:36:18.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:36:20.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:36:22.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:36:24.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:36:26.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:36:28.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:36:29.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:36:31.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:36:33.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:36:35.509] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:36:37.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:36:39.232] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:36:41.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:36:43.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:36:44.882] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372289536
[16:36:44.883] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:36:44.956] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:36:44.956] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 181 (-1/-1) hits flags = 528 (plus default)
[16:36:44.966] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:36:44.966] <TB2>     INFO:     run 1 of 1
[16:36:44.966] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:36:45.310] <TB2>     INFO: Expecting 3785600 events.
[16:37:32.527] <TB2>     INFO: 1183580 events read in total (46502ms).
[16:38:19.490] <TB2>     INFO: 2353165 events read in total (93465ms).
[16:39:05.790] <TB2>     INFO: 3512640 events read in total (139765ms).
[16:39:16.962] <TB2>     INFO: 3785600 events read in total (150937ms).
[16:39:17.021] <TB2>     INFO: Test took 152055ms.
[16:39:17.137] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:39:17.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:39:19.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:39:20.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:39:22.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:39:24.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:39:26.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:39:28.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:39:29.861] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:39:31.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:39:33.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:39:35.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:39:36.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:39:38.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:39:40.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:39:42.249] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:39:44.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:39:45.787] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358244352
[16:39:45.788] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:39:45.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:39:45.862] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[16:39:45.872] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:39:45.872] <TB2>     INFO:     run 1 of 1
[16:39:45.873] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:39:46.216] <TB2>     INFO: Expecting 3536000 events.
[16:40:34.538] <TB2>     INFO: 1231555 events read in total (47608ms).
[16:41:21.260] <TB2>     INFO: 2444730 events read in total (94330ms).
[16:42:04.661] <TB2>     INFO: 3536000 events read in total (137731ms).
[16:42:04.709] <TB2>     INFO: Test took 138836ms.
[16:42:04.799] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:42:04.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:42:06.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:42:08.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:42:10.077] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:42:11.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:42:13.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:42:15.128] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:42:16.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:42:18.488] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:42:20.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:42:21.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:42:23.467] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:42:25.149] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:42:26.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:42:28.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:42:30.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:42:31.986] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354832384
[16:42:31.987] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:42:32.060] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:42:32.060] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[16:42:32.070] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:42:32.070] <TB2>     INFO:     run 1 of 1
[16:42:32.070] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:42:32.414] <TB2>     INFO: Expecting 3536000 events.
[16:43:21.106] <TB2>     INFO: 1231765 events read in total (47977ms).
[16:44:08.611] <TB2>     INFO: 2444795 events read in total (95482ms).
[16:44:51.505] <TB2>     INFO: 3536000 events read in total (138376ms).
[16:44:51.552] <TB2>     INFO: Test took 139482ms.
[16:44:51.639] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:51.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:44:53.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:44:55.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:44:56.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:44:58.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:45:00.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:45:01.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:45:03.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:45:05.296] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:45:06.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:45:08.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:45:10.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:45:11.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:45:13.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:45:15.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:45:17.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:45:18.772] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 380116992
[16:45:18.773] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:45:18.846] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:45:18.846] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[16:45:18.856] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:45:18.856] <TB2>     INFO:     run 1 of 1
[16:45:18.856] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:45:19.199] <TB2>     INFO: Expecting 3515200 events.
[16:46:07.539] <TB2>     INFO: 1236130 events read in total (47625ms).
[16:46:54.425] <TB2>     INFO: 2452785 events read in total (94511ms).
[16:47:36.449] <TB2>     INFO: 3515200 events read in total (136535ms).
[16:47:36.494] <TB2>     INFO: Test took 137639ms.
[16:47:36.584] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:47:36.762] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:47:38.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:47:40.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:47:42.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:47:43.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:47:45.550] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:47:47.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:47:49.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:47:50.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:47:52.491] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:47:54.142] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:47:55.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:47:57.498] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:47:59.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:48:00.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:48:02.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:48:04.490] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 380309504
[16:48:04.491] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.0335, thr difference RMS: 1.19208
[16:48:04.491] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.69154, thr difference RMS: 1.53594
[16:48:04.492] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.2633, thr difference RMS: 1.23716
[16:48:04.492] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.46, thr difference RMS: 1.50026
[16:48:04.492] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.18828, thr difference RMS: 1.29185
[16:48:04.492] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.03901, thr difference RMS: 1.6874
[16:48:04.493] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.38, thr difference RMS: 1.4075
[16:48:04.493] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.10871, thr difference RMS: 1.59799
[16:48:04.493] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.9726, thr difference RMS: 1.31239
[16:48:04.493] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 11.2572, thr difference RMS: 1.70949
[16:48:04.493] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.09742, thr difference RMS: 1.53467
[16:48:04.494] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.55592, thr difference RMS: 1.6037
[16:48:04.494] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.89964, thr difference RMS: 1.331
[16:48:04.494] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 11.1552, thr difference RMS: 1.62701
[16:48:04.494] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.8026, thr difference RMS: 1.69254
[16:48:04.494] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.69489, thr difference RMS: 1.62185
[16:48:04.495] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.88213, thr difference RMS: 1.19268
[16:48:04.495] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.76238, thr difference RMS: 1.54259
[16:48:04.495] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.3008, thr difference RMS: 1.23524
[16:48:04.495] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.4872, thr difference RMS: 1.48623
[16:48:04.495] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.18389, thr difference RMS: 1.30589
[16:48:04.495] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.95156, thr difference RMS: 1.68285
[16:48:04.496] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.36848, thr difference RMS: 1.39795
[16:48:04.496] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.15273, thr difference RMS: 1.61107
[16:48:04.496] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.9556, thr difference RMS: 1.34299
[16:48:04.496] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 11.1983, thr difference RMS: 1.68517
[16:48:04.496] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.01682, thr difference RMS: 1.56035
[16:48:04.497] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.61501, thr difference RMS: 1.60752
[16:48:04.497] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.81039, thr difference RMS: 1.33033
[16:48:04.497] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 11.0154, thr difference RMS: 1.62211
[16:48:04.497] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.855, thr difference RMS: 1.70275
[16:48:04.497] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.87081, thr difference RMS: 1.6591
[16:48:04.498] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.76899, thr difference RMS: 1.1817
[16:48:04.498] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.91176, thr difference RMS: 1.53032
[16:48:04.498] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.3122, thr difference RMS: 1.20423
[16:48:04.498] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.5128, thr difference RMS: 1.44743
[16:48:04.498] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.251, thr difference RMS: 1.30495
[16:48:04.499] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.92748, thr difference RMS: 1.66606
[16:48:04.499] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.36835, thr difference RMS: 1.39005
[16:48:04.499] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.22062, thr difference RMS: 1.59522
[16:48:04.499] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 11.0892, thr difference RMS: 1.29318
[16:48:04.499] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 11.3764, thr difference RMS: 1.69335
[16:48:04.500] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.04383, thr difference RMS: 1.52318
[16:48:04.500] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.74709, thr difference RMS: 1.61058
[16:48:04.500] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.89799, thr difference RMS: 1.351
[16:48:04.500] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 11.012, thr difference RMS: 1.6102
[16:48:04.500] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.9736, thr difference RMS: 1.65654
[16:48:04.501] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.0583, thr difference RMS: 1.65128
[16:48:04.501] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.66571, thr difference RMS: 1.1927
[16:48:04.501] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.97063, thr difference RMS: 1.54044
[16:48:04.501] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.2987, thr difference RMS: 1.22447
[16:48:04.501] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.6422, thr difference RMS: 1.48629
[16:48:04.502] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.33717, thr difference RMS: 1.31462
[16:48:04.502] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.95782, thr difference RMS: 1.64201
[16:48:04.502] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.42659, thr difference RMS: 1.39638
[16:48:04.502] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.33939, thr difference RMS: 1.58963
[16:48:04.503] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 11.2933, thr difference RMS: 1.28918
[16:48:04.503] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.5548, thr difference RMS: 1.70967
[16:48:04.503] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.0419, thr difference RMS: 1.53712
[16:48:04.503] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.86458, thr difference RMS: 1.60166
[16:48:04.503] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.03533, thr difference RMS: 1.35584
[16:48:04.503] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 11.0007, thr difference RMS: 1.59139
[16:48:04.504] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 11.0945, thr difference RMS: 1.66785
[16:48:04.504] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.3344, thr difference RMS: 1.7022
[16:48:04.605] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[16:48:04.608] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2001 seconds
[16:48:04.608] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:48:05.313] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:48:05.313] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:48:05.316] <TB2>     INFO: ######################################################################
[16:48:05.316] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[16:48:05.316] <TB2>     INFO: ######################################################################
[16:48:05.316] <TB2>     INFO:    ----------------------------------------------------------------------
[16:48:05.316] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:48:05.316] <TB2>     INFO:    ----------------------------------------------------------------------
[16:48:05.316] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:48:05.328] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:48:05.328] <TB2>     INFO:     run 1 of 1
[16:48:05.328] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:48:05.671] <TB2>     INFO: Expecting 59072000 events.
[16:48:34.441] <TB2>     INFO: 1073000 events read in total (28055ms).
[16:49:02.436] <TB2>     INFO: 2141000 events read in total (56050ms).
[16:49:30.688] <TB2>     INFO: 3209800 events read in total (84302ms).
[16:49:58.989] <TB2>     INFO: 4282000 events read in total (112603ms).
[16:50:27.056] <TB2>     INFO: 5350600 events read in total (140670ms).
[16:50:55.376] <TB2>     INFO: 6419200 events read in total (168990ms).
[16:51:23.613] <TB2>     INFO: 7491400 events read in total (197227ms).
[16:51:53.112] <TB2>     INFO: 8559200 events read in total (226726ms).
[16:52:21.207] <TB2>     INFO: 9627400 events read in total (254821ms).
[16:52:49.489] <TB2>     INFO: 10699800 events read in total (283103ms).
[16:53:17.602] <TB2>     INFO: 11768600 events read in total (311216ms).
[16:53:45.886] <TB2>     INFO: 12837200 events read in total (339500ms).
[16:54:14.188] <TB2>     INFO: 13909400 events read in total (367802ms).
[16:54:41.834] <TB2>     INFO: 14977400 events read in total (395448ms).
[16:55:10.161] <TB2>     INFO: 16045600 events read in total (423775ms).
[16:55:38.354] <TB2>     INFO: 17118000 events read in total (451968ms).
[16:56:06.627] <TB2>     INFO: 18186400 events read in total (480241ms).
[16:56:34.281] <TB2>     INFO: 19254600 events read in total (507895ms).
[16:57:02.588] <TB2>     INFO: 20326000 events read in total (536202ms).
[16:57:30.803] <TB2>     INFO: 21395400 events read in total (564417ms).
[16:57:59.230] <TB2>     INFO: 22464000 events read in total (592844ms).
[16:58:27.352] <TB2>     INFO: 23536600 events read in total (620966ms).
[16:58:55.817] <TB2>     INFO: 24605200 events read in total (649431ms).
[16:59:24.063] <TB2>     INFO: 25673600 events read in total (677677ms).
[16:59:52.099] <TB2>     INFO: 26746000 events read in total (705713ms).
[17:00:20.554] <TB2>     INFO: 27814600 events read in total (734168ms).
[17:00:48.245] <TB2>     INFO: 28883800 events read in total (761859ms).
[17:01:15.793] <TB2>     INFO: 29955600 events read in total (789407ms).
[17:01:44.019] <TB2>     INFO: 31023800 events read in total (817633ms).
[17:02:12.036] <TB2>     INFO: 32091600 events read in total (845650ms).
[17:02:40.164] <TB2>     INFO: 33164000 events read in total (873778ms).
[17:03:08.606] <TB2>     INFO: 34232600 events read in total (902220ms).
[17:03:36.796] <TB2>     INFO: 35300600 events read in total (930410ms).
[17:04:05.087] <TB2>     INFO: 36372200 events read in total (958701ms).
[17:04:33.594] <TB2>     INFO: 37440600 events read in total (987208ms).
[17:05:01.457] <TB2>     INFO: 38509000 events read in total (1015071ms).
[17:05:29.098] <TB2>     INFO: 39579600 events read in total (1042712ms).
[17:05:57.470] <TB2>     INFO: 40649800 events read in total (1071084ms).
[17:06:25.740] <TB2>     INFO: 41717600 events read in total (1099354ms).
[17:06:54.149] <TB2>     INFO: 42786400 events read in total (1127763ms).
[17:07:22.438] <TB2>     INFO: 43857400 events read in total (1156052ms).
[17:07:50.701] <TB2>     INFO: 44925600 events read in total (1184315ms).
[17:08:18.864] <TB2>     INFO: 45993600 events read in total (1212478ms).
[17:08:46.804] <TB2>     INFO: 47064600 events read in total (1240418ms).
[17:09:15.093] <TB2>     INFO: 48133000 events read in total (1268707ms).
[17:09:43.231] <TB2>     INFO: 49201000 events read in total (1296845ms).
[17:10:11.461] <TB2>     INFO: 50271200 events read in total (1325075ms).
[17:10:39.902] <TB2>     INFO: 51341600 events read in total (1353516ms).
[17:11:07.963] <TB2>     INFO: 52409000 events read in total (1381577ms).
[17:11:35.969] <TB2>     INFO: 53477000 events read in total (1409583ms).
[17:12:04.284] <TB2>     INFO: 54548600 events read in total (1437898ms).
[17:12:32.247] <TB2>     INFO: 55617000 events read in total (1465861ms).
[17:13:00.247] <TB2>     INFO: 56684800 events read in total (1493861ms).
[17:13:28.276] <TB2>     INFO: 57753400 events read in total (1521890ms).
[17:13:56.374] <TB2>     INFO: 58824600 events read in total (1549988ms).
[17:14:03.097] <TB2>     INFO: 59072000 events read in total (1556711ms).
[17:14:03.118] <TB2>     INFO: Test took 1557790ms.
[17:14:03.174] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:14:03.299] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:14:03.300] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:14:04.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:14:04.517] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:14:05.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:14:05.754] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:14:06.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:14:06.981] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:14:08.210] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:14:08.210] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:14:09.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:14:09.450] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:14:10.680] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:14:10.680] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:14:11.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:14:11.891] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:14:13.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:14:13.106] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:14:14.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:14:14.335] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:14:15.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:14:15.554] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:14:16.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:14:16.744] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:14:17.946] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:14:17.946] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:14:19.165] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:14:19.165] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:14:20.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:14:20.395] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:14:21.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:14:21.639] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:14:22.844] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496021504
[17:14:22.872] <TB2>     INFO: PixTestScurves::scurves() done 
[17:14:22.872] <TB2>     INFO: Vcal mean:  35.06  35.05  35.10  35.08  35.06  35.05  35.03  35.10  35.06  35.09  35.09  35.11  35.05  35.04  35.10  35.12 
[17:14:22.872] <TB2>     INFO: Vcal RMS:    0.66   0.75   0.78   0.71   0.75   0.74   0.74   0.72   0.93   0.80   0.69   0.72   0.71   0.76   0.77   0.81 
[17:14:22.872] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:14:22.945] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:14:22.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:14:22.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:14:22.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:14:22.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:14:22.945] <TB2>     INFO: ######################################################################
[17:14:22.945] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:14:22.945] <TB2>     INFO: ######################################################################
[17:14:22.948] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:14:23.295] <TB2>     INFO: Expecting 41600 events.
[17:14:27.375] <TB2>     INFO: 41600 events read in total (3360ms).
[17:14:27.376] <TB2>     INFO: Test took 4428ms.
[17:14:27.384] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:14:27.384] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[17:14:27.384] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:14:27.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 9, 77] has eff 0/10
[17:14:27.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 9, 77]
[17:14:27.395] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[17:14:27.395] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:14:27.395] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:14:27.395] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:14:27.732] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:14:28.075] <TB2>     INFO: Expecting 41600 events.
[17:14:32.208] <TB2>     INFO: 41600 events read in total (3418ms).
[17:14:32.209] <TB2>     INFO: Test took 4476ms.
[17:14:32.217] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:14:32.217] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[17:14:32.217] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:14:32.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.652
[17:14:32.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 170
[17:14:32.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.817
[17:14:32.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[17:14:32.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.973
[17:14:32.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[17:14:32.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.016
[17:14:32.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 194
[17:14:32.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.768
[17:14:32.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,7] phvalue 196
[17:14:32.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.083
[17:14:32.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 177
[17:14:32.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.198
[17:14:32.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[17:14:32.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.156
[17:14:32.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[17:14:32.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.252
[17:14:32.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 180
[17:14:32.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.713
[17:14:32.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[17:14:32.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.496
[17:14:32.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[17:14:32.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.261
[17:14:32.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 189
[17:14:32.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.198
[17:14:32.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,19] phvalue 190
[17:14:32.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.353
[17:14:32.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[17:14:32.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.165
[17:14:32.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 172
[17:14:32.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.082
[17:14:32.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 165
[17:14:32.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:14:32.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:14:32.225] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:14:32.306] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:14:32.649] <TB2>     INFO: Expecting 41600 events.
[17:14:36.788] <TB2>     INFO: 41600 events read in total (3424ms).
[17:14:36.789] <TB2>     INFO: Test took 4483ms.
[17:14:36.797] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:14:36.797] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[17:14:36.797] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:14:36.801] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:14:36.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 35minph_roc = 14
[17:14:36.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.4551
[17:14:36.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 65
[17:14:36.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.16
[17:14:36.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 77
[17:14:36.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.0908
[17:14:36.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 76
[17:14:36.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.2575
[17:14:36.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 94
[17:14:36.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.9622
[17:14:36.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 84
[17:14:36.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.1308
[17:14:36.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 81
[17:14:36.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.2072
[17:14:36.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,7] phvalue 76
[17:14:36.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2496
[17:14:36.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [17 ,62] phvalue 73
[17:14:36.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.0217
[17:14:36.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 74
[17:14:36.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.7878
[17:14:36.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 72
[17:14:36.804] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8145
[17:14:36.804] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 77
[17:14:36.804] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8439
[17:14:36.804] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 72
[17:14:36.804] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.7331
[17:14:36.804] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 85
[17:14:36.804] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.7955
[17:14:36.804] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 75
[17:14:36.804] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.2236
[17:14:36.804] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 53
[17:14:36.804] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.7578
[17:14:36.804] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 53
[17:14:36.806] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 0 0
[17:14:37.206] <TB2>     INFO: Expecting 2560 events.
[17:14:38.164] <TB2>     INFO: 2560 events read in total (243ms).
[17:14:38.164] <TB2>     INFO: Test took 1358ms.
[17:14:38.165] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:14:38.165] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 1 1
[17:14:38.672] <TB2>     INFO: Expecting 2560 events.
[17:14:39.630] <TB2>     INFO: 2560 events read in total (243ms).
[17:14:39.630] <TB2>     INFO: Test took 1465ms.
[17:14:39.630] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:14:39.630] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 2 2
[17:14:40.138] <TB2>     INFO: Expecting 2560 events.
[17:14:41.095] <TB2>     INFO: 2560 events read in total (243ms).
[17:14:41.095] <TB2>     INFO: Test took 1465ms.
[17:14:41.095] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:14:41.095] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[17:14:41.602] <TB2>     INFO: Expecting 2560 events.
[17:14:42.560] <TB2>     INFO: 2560 events read in total (243ms).
[17:14:42.561] <TB2>     INFO: Test took 1466ms.
[17:14:42.561] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:14:42.561] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 4 4
[17:14:43.068] <TB2>     INFO: Expecting 2560 events.
[17:14:44.026] <TB2>     INFO: 2560 events read in total (243ms).
[17:14:44.027] <TB2>     INFO: Test took 1466ms.
[17:14:44.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:14:44.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 5 5
[17:14:44.534] <TB2>     INFO: Expecting 2560 events.
[17:14:45.492] <TB2>     INFO: 2560 events read in total (243ms).
[17:14:45.492] <TB2>     INFO: Test took 1465ms.
[17:14:45.492] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:14:45.493] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 7, 6 6
[17:14:45.000] <TB2>     INFO: Expecting 2560 events.
[17:14:46.959] <TB2>     INFO: 2560 events read in total (244ms).
[17:14:46.959] <TB2>     INFO: Test took 1466ms.
[17:14:46.960] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:14:46.960] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 17, 62, 7 7
[17:14:47.467] <TB2>     INFO: Expecting 2560 events.
[17:14:48.425] <TB2>     INFO: 2560 events read in total (243ms).
[17:14:48.425] <TB2>     INFO: Test took 1465ms.
[17:14:48.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:14:48.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 8 8
[17:14:48.932] <TB2>     INFO: Expecting 2560 events.
[17:14:49.889] <TB2>     INFO: 2560 events read in total (242ms).
[17:14:49.889] <TB2>     INFO: Test took 1464ms.
[17:14:49.889] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:14:49.889] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 9 9
[17:14:50.396] <TB2>     INFO: Expecting 2560 events.
[17:14:51.354] <TB2>     INFO: 2560 events read in total (242ms).
[17:14:51.355] <TB2>     INFO: Test took 1466ms.
[17:14:51.355] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:14:51.356] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 10 10
[17:14:51.862] <TB2>     INFO: Expecting 2560 events.
[17:14:52.821] <TB2>     INFO: 2560 events read in total (244ms).
[17:14:52.821] <TB2>     INFO: Test took 1465ms.
[17:14:52.821] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:14:52.821] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 11 11
[17:14:53.329] <TB2>     INFO: Expecting 2560 events.
[17:14:54.287] <TB2>     INFO: 2560 events read in total (243ms).
[17:14:54.288] <TB2>     INFO: Test took 1467ms.
[17:14:54.288] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:14:54.288] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 12 12
[17:14:54.795] <TB2>     INFO: Expecting 2560 events.
[17:14:55.755] <TB2>     INFO: 2560 events read in total (245ms).
[17:14:55.755] <TB2>     INFO: Test took 1467ms.
[17:14:55.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:14:55.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 13 13
[17:14:56.264] <TB2>     INFO: Expecting 2560 events.
[17:14:57.221] <TB2>     INFO: 2560 events read in total (243ms).
[17:14:57.222] <TB2>     INFO: Test took 1467ms.
[17:14:57.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:14:57.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 14 14
[17:14:57.729] <TB2>     INFO: Expecting 2560 events.
[17:14:58.687] <TB2>     INFO: 2560 events read in total (243ms).
[17:14:58.687] <TB2>     INFO: Test took 1465ms.
[17:14:58.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:14:58.688] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 15 15
[17:14:59.195] <TB2>     INFO: Expecting 2560 events.
[17:15:00.154] <TB2>     INFO: 2560 events read in total (244ms).
[17:15:00.154] <TB2>     INFO: Test took 1466ms.
[17:15:00.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:15:00.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[17:15:00.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[17:15:00.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[17:15:00.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[17:15:00.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[17:15:00.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[17:15:00.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[17:15:00.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[17:15:00.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[17:15:00.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[17:15:00.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[17:15:00.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[17:15:00.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[17:15:00.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[17:15:00.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[17:15:00.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[17:15:00.157] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:15:00.664] <TB2>     INFO: Expecting 655360 events.
[17:15:12.438] <TB2>     INFO: 655360 events read in total (11059ms).
[17:15:12.450] <TB2>     INFO: Expecting 655360 events.
[17:15:23.997] <TB2>     INFO: 655360 events read in total (10991ms).
[17:15:24.012] <TB2>     INFO: Expecting 655360 events.
[17:15:35.679] <TB2>     INFO: 655360 events read in total (11115ms).
[17:15:35.699] <TB2>     INFO: Expecting 655360 events.
[17:15:47.251] <TB2>     INFO: 655360 events read in total (11005ms).
[17:15:47.276] <TB2>     INFO: Expecting 655360 events.
[17:15:58.810] <TB2>     INFO: 655360 events read in total (10995ms).
[17:15:58.839] <TB2>     INFO: Expecting 655360 events.
[17:16:10.417] <TB2>     INFO: 655360 events read in total (11034ms).
[17:16:10.450] <TB2>     INFO: Expecting 655360 events.
[17:16:21.949] <TB2>     INFO: 655360 events read in total (10963ms).
[17:16:21.985] <TB2>     INFO: Expecting 655360 events.
[17:16:33.561] <TB2>     INFO: 655360 events read in total (11040ms).
[17:16:33.601] <TB2>     INFO: Expecting 655360 events.
[17:16:45.209] <TB2>     INFO: 655360 events read in total (11073ms).
[17:16:45.254] <TB2>     INFO: Expecting 655360 events.
[17:16:56.873] <TB2>     INFO: 655360 events read in total (11092ms).
[17:16:56.922] <TB2>     INFO: Expecting 655360 events.
[17:17:08.510] <TB2>     INFO: 655360 events read in total (11061ms).
[17:17:08.567] <TB2>     INFO: Expecting 655360 events.
[17:17:20.096] <TB2>     INFO: 655360 events read in total (11002ms).
[17:17:20.163] <TB2>     INFO: Expecting 655360 events.
[17:17:31.786] <TB2>     INFO: 655360 events read in total (11096ms).
[17:17:31.848] <TB2>     INFO: Expecting 655360 events.
[17:17:43.395] <TB2>     INFO: 655360 events read in total (11020ms).
[17:17:43.461] <TB2>     INFO: Expecting 655360 events.
[17:17:55.049] <TB2>     INFO: 655360 events read in total (11061ms).
[17:17:55.118] <TB2>     INFO: Expecting 655360 events.
[17:18:06.707] <TB2>     INFO: 655360 events read in total (11062ms).
[17:18:06.782] <TB2>     INFO: Test took 186625ms.
[17:18:06.877] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:18:07.183] <TB2>     INFO: Expecting 655360 events.
[17:18:18.924] <TB2>     INFO: 655360 events read in total (11026ms).
[17:18:18.935] <TB2>     INFO: Expecting 655360 events.
[17:18:30.502] <TB2>     INFO: 655360 events read in total (11003ms).
[17:18:30.517] <TB2>     INFO: Expecting 655360 events.
[17:18:42.071] <TB2>     INFO: 655360 events read in total (10994ms).
[17:18:42.090] <TB2>     INFO: Expecting 655360 events.
[17:18:53.754] <TB2>     INFO: 655360 events read in total (11107ms).
[17:18:53.779] <TB2>     INFO: Expecting 655360 events.
[17:19:05.248] <TB2>     INFO: 655360 events read in total (10926ms).
[17:19:05.285] <TB2>     INFO: Expecting 655360 events.
[17:19:16.782] <TB2>     INFO: 655360 events read in total (10959ms).
[17:19:16.816] <TB2>     INFO: Expecting 655360 events.
[17:19:28.367] <TB2>     INFO: 655360 events read in total (11010ms).
[17:19:28.404] <TB2>     INFO: Expecting 655360 events.
[17:19:39.962] <TB2>     INFO: 655360 events read in total (11028ms).
[17:19:40.007] <TB2>     INFO: Expecting 655360 events.
[17:19:51.587] <TB2>     INFO: 655360 events read in total (11053ms).
[17:19:51.632] <TB2>     INFO: Expecting 655360 events.
[17:20:03.189] <TB2>     INFO: 655360 events read in total (11030ms).
[17:20:03.238] <TB2>     INFO: Expecting 655360 events.
[17:20:14.831] <TB2>     INFO: 655360 events read in total (11063ms).
[17:20:14.885] <TB2>     INFO: Expecting 655360 events.
[17:20:26.394] <TB2>     INFO: 655360 events read in total (10982ms).
[17:20:26.454] <TB2>     INFO: Expecting 655360 events.
[17:20:38.005] <TB2>     INFO: 655360 events read in total (11024ms).
[17:20:38.066] <TB2>     INFO: Expecting 655360 events.
[17:20:49.494] <TB2>     INFO: 655360 events read in total (10901ms).
[17:20:49.563] <TB2>     INFO: Expecting 655360 events.
[17:21:00.953] <TB2>     INFO: 655360 events read in total (10863ms).
[17:21:01.032] <TB2>     INFO: Expecting 655360 events.
[17:21:12.634] <TB2>     INFO: 655360 events read in total (11076ms).
[17:21:12.710] <TB2>     INFO: Test took 185833ms.
[17:21:12.892] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:21:12.893] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:21:12.893] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:21:12.893] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:21:12.893] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:21:12.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:21:12.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:21:12.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:21:12.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:21:12.895] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:21:12.895] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:21:12.895] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:21:12.895] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:21:12.895] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:21:12.896] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:21:12.896] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:21:12.896] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:21:12.896] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:21:12.896] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:21:12.897] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:21:12.897] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:21:12.897] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:21:12.897] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:21:12.898] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:21:12.898] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:21:12.898] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:21:12.898] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:21:12.898] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:21:12.898] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:21:12.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:21:12.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:21:12.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:21:12.899] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:21:12.907] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:21:12.915] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:21:12.922] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:21:12.930] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:21:12.937] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:21:12.944] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:21:12.951] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:21:12.958] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:21:12.965] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:21:12.973] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:21:12.980] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:21:12.987] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:21:12.993] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:21:12.000] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:21:13.007] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:21:13.014] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:21:13.021] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:21:13.028] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:21:13.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:21:13.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C0.dat
[17:21:13.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C1.dat
[17:21:13.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C2.dat
[17:21:13.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C3.dat
[17:21:13.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C4.dat
[17:21:13.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C5.dat
[17:21:13.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C6.dat
[17:21:13.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C7.dat
[17:21:13.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C8.dat
[17:21:13.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C9.dat
[17:21:13.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C10.dat
[17:21:13.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C11.dat
[17:21:13.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C12.dat
[17:21:13.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C13.dat
[17:21:13.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C14.dat
[17:21:13.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C15.dat
[17:21:13.417] <TB2>     INFO: Expecting 41600 events.
[17:21:17.250] <TB2>     INFO: 41600 events read in total (3118ms).
[17:21:17.250] <TB2>     INFO: Test took 4178ms.
[17:21:17.899] <TB2>     INFO: Expecting 41600 events.
[17:21:21.759] <TB2>     INFO: 41600 events read in total (3146ms).
[17:21:21.759] <TB2>     INFO: Test took 4206ms.
[17:21:22.410] <TB2>     INFO: Expecting 41600 events.
[17:21:26.263] <TB2>     INFO: 41600 events read in total (3138ms).
[17:21:26.264] <TB2>     INFO: Test took 4203ms.
[17:21:26.564] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:26.695] <TB2>     INFO: Expecting 2560 events.
[17:21:27.654] <TB2>     INFO: 2560 events read in total (244ms).
[17:21:27.654] <TB2>     INFO: Test took 1090ms.
[17:21:27.656] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:28.162] <TB2>     INFO: Expecting 2560 events.
[17:21:29.121] <TB2>     INFO: 2560 events read in total (244ms).
[17:21:29.121] <TB2>     INFO: Test took 1465ms.
[17:21:29.125] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:29.629] <TB2>     INFO: Expecting 2560 events.
[17:21:30.586] <TB2>     INFO: 2560 events read in total (242ms).
[17:21:30.586] <TB2>     INFO: Test took 1462ms.
[17:21:30.590] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:31.095] <TB2>     INFO: Expecting 2560 events.
[17:21:32.054] <TB2>     INFO: 2560 events read in total (244ms).
[17:21:32.055] <TB2>     INFO: Test took 1465ms.
[17:21:32.057] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:32.563] <TB2>     INFO: Expecting 2560 events.
[17:21:33.522] <TB2>     INFO: 2560 events read in total (244ms).
[17:21:33.523] <TB2>     INFO: Test took 1467ms.
[17:21:33.525] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:34.031] <TB2>     INFO: Expecting 2560 events.
[17:21:34.990] <TB2>     INFO: 2560 events read in total (244ms).
[17:21:34.990] <TB2>     INFO: Test took 1465ms.
[17:21:34.993] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:35.499] <TB2>     INFO: Expecting 2560 events.
[17:21:36.457] <TB2>     INFO: 2560 events read in total (243ms).
[17:21:36.458] <TB2>     INFO: Test took 1465ms.
[17:21:36.460] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:36.966] <TB2>     INFO: Expecting 2560 events.
[17:21:37.926] <TB2>     INFO: 2560 events read in total (245ms).
[17:21:37.926] <TB2>     INFO: Test took 1466ms.
[17:21:37.928] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:38.435] <TB2>     INFO: Expecting 2560 events.
[17:21:39.393] <TB2>     INFO: 2560 events read in total (243ms).
[17:21:39.393] <TB2>     INFO: Test took 1465ms.
[17:21:39.395] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:39.902] <TB2>     INFO: Expecting 2560 events.
[17:21:40.860] <TB2>     INFO: 2560 events read in total (243ms).
[17:21:40.861] <TB2>     INFO: Test took 1466ms.
[17:21:40.863] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:41.369] <TB2>     INFO: Expecting 2560 events.
[17:21:42.326] <TB2>     INFO: 2560 events read in total (242ms).
[17:21:42.326] <TB2>     INFO: Test took 1463ms.
[17:21:42.328] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:42.835] <TB2>     INFO: Expecting 2560 events.
[17:21:43.794] <TB2>     INFO: 2560 events read in total (244ms).
[17:21:43.795] <TB2>     INFO: Test took 1467ms.
[17:21:43.797] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:44.303] <TB2>     INFO: Expecting 2560 events.
[17:21:45.263] <TB2>     INFO: 2560 events read in total (245ms).
[17:21:45.264] <TB2>     INFO: Test took 1467ms.
[17:21:45.266] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:45.772] <TB2>     INFO: Expecting 2560 events.
[17:21:46.731] <TB2>     INFO: 2560 events read in total (244ms).
[17:21:46.731] <TB2>     INFO: Test took 1465ms.
[17:21:46.734] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:47.240] <TB2>     INFO: Expecting 2560 events.
[17:21:48.198] <TB2>     INFO: 2560 events read in total (243ms).
[17:21:48.199] <TB2>     INFO: Test took 1465ms.
[17:21:48.201] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:48.708] <TB2>     INFO: Expecting 2560 events.
[17:21:49.666] <TB2>     INFO: 2560 events read in total (244ms).
[17:21:49.666] <TB2>     INFO: Test took 1465ms.
[17:21:49.669] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:50.174] <TB2>     INFO: Expecting 2560 events.
[17:21:51.133] <TB2>     INFO: 2560 events read in total (244ms).
[17:21:51.133] <TB2>     INFO: Test took 1465ms.
[17:21:51.135] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:51.643] <TB2>     INFO: Expecting 2560 events.
[17:21:52.601] <TB2>     INFO: 2560 events read in total (243ms).
[17:21:52.602] <TB2>     INFO: Test took 1467ms.
[17:21:52.604] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:53.110] <TB2>     INFO: Expecting 2560 events.
[17:21:54.069] <TB2>     INFO: 2560 events read in total (244ms).
[17:21:54.070] <TB2>     INFO: Test took 1466ms.
[17:21:54.072] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:54.578] <TB2>     INFO: Expecting 2560 events.
[17:21:55.536] <TB2>     INFO: 2560 events read in total (243ms).
[17:21:55.536] <TB2>     INFO: Test took 1464ms.
[17:21:55.538] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:56.045] <TB2>     INFO: Expecting 2560 events.
[17:21:57.004] <TB2>     INFO: 2560 events read in total (244ms).
[17:21:57.004] <TB2>     INFO: Test took 1466ms.
[17:21:57.006] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:57.513] <TB2>     INFO: Expecting 2560 events.
[17:21:58.470] <TB2>     INFO: 2560 events read in total (242ms).
[17:21:58.471] <TB2>     INFO: Test took 1465ms.
[17:21:58.473] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:58.979] <TB2>     INFO: Expecting 2560 events.
[17:21:59.938] <TB2>     INFO: 2560 events read in total (244ms).
[17:21:59.939] <TB2>     INFO: Test took 1466ms.
[17:21:59.941] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:22:00.448] <TB2>     INFO: Expecting 2560 events.
[17:22:01.406] <TB2>     INFO: 2560 events read in total (243ms).
[17:22:01.407] <TB2>     INFO: Test took 1466ms.
[17:22:01.409] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:22:01.915] <TB2>     INFO: Expecting 2560 events.
[17:22:02.874] <TB2>     INFO: 2560 events read in total (244ms).
[17:22:02.874] <TB2>     INFO: Test took 1465ms.
[17:22:02.876] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:22:03.385] <TB2>     INFO: Expecting 2560 events.
[17:22:04.344] <TB2>     INFO: 2560 events read in total (244ms).
[17:22:04.344] <TB2>     INFO: Test took 1468ms.
[17:22:04.347] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:22:04.853] <TB2>     INFO: Expecting 2560 events.
[17:22:05.810] <TB2>     INFO: 2560 events read in total (242ms).
[17:22:05.811] <TB2>     INFO: Test took 1464ms.
[17:22:05.813] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:22:06.319] <TB2>     INFO: Expecting 2560 events.
[17:22:07.279] <TB2>     INFO: 2560 events read in total (245ms).
[17:22:07.280] <TB2>     INFO: Test took 1467ms.
[17:22:07.282] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:22:07.788] <TB2>     INFO: Expecting 2560 events.
[17:22:08.748] <TB2>     INFO: 2560 events read in total (245ms).
[17:22:08.748] <TB2>     INFO: Test took 1466ms.
[17:22:08.751] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:22:09.257] <TB2>     INFO: Expecting 2560 events.
[17:22:10.217] <TB2>     INFO: 2560 events read in total (245ms).
[17:22:10.217] <TB2>     INFO: Test took 1467ms.
[17:22:10.219] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:22:10.726] <TB2>     INFO: Expecting 2560 events.
[17:22:11.683] <TB2>     INFO: 2560 events read in total (242ms).
[17:22:11.683] <TB2>     INFO: Test took 1464ms.
[17:22:11.685] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:22:12.191] <TB2>     INFO: Expecting 2560 events.
[17:22:13.150] <TB2>     INFO: 2560 events read in total (244ms).
[17:22:13.151] <TB2>     INFO: Test took 1466ms.
[17:22:14.168] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[17:22:14.168] <TB2>     INFO: PH scale (per ROC):    79  68  64  68  79  63  74  79  65  61  74  82  79  64  76  76
[17:22:14.168] <TB2>     INFO: PH offset (per ROC):  180 175 177 164 169 176 176 174 179 186 175 175 166 179 192 193
[17:22:14.342] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:22:14.344] <TB2>     INFO: ######################################################################
[17:22:14.344] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:22:14.344] <TB2>     INFO: ######################################################################
[17:22:14.344] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:22:14.356] <TB2>     INFO: scanning low vcal = 10
[17:22:14.699] <TB2>     INFO: Expecting 41600 events.
[17:22:18.407] <TB2>     INFO: 41600 events read in total (2993ms).
[17:22:18.407] <TB2>     INFO: Test took 4051ms.
[17:22:18.409] <TB2>     INFO: scanning low vcal = 20
[17:22:18.915] <TB2>     INFO: Expecting 41600 events.
[17:22:22.630] <TB2>     INFO: 41600 events read in total (3000ms).
[17:22:22.631] <TB2>     INFO: Test took 4222ms.
[17:22:22.632] <TB2>     INFO: scanning low vcal = 30
[17:22:23.139] <TB2>     INFO: Expecting 41600 events.
[17:22:26.871] <TB2>     INFO: 41600 events read in total (3017ms).
[17:22:26.871] <TB2>     INFO: Test took 4239ms.
[17:22:26.873] <TB2>     INFO: scanning low vcal = 40
[17:22:27.374] <TB2>     INFO: Expecting 41600 events.
[17:22:31.644] <TB2>     INFO: 41600 events read in total (3555ms).
[17:22:31.645] <TB2>     INFO: Test took 4772ms.
[17:22:31.648] <TB2>     INFO: scanning low vcal = 50
[17:22:32.066] <TB2>     INFO: Expecting 41600 events.
[17:22:36.312] <TB2>     INFO: 41600 events read in total (3531ms).
[17:22:36.312] <TB2>     INFO: Test took 4664ms.
[17:22:36.315] <TB2>     INFO: scanning low vcal = 60
[17:22:36.732] <TB2>     INFO: Expecting 41600 events.
[17:22:40.993] <TB2>     INFO: 41600 events read in total (3547ms).
[17:22:40.994] <TB2>     INFO: Test took 4679ms.
[17:22:40.997] <TB2>     INFO: scanning low vcal = 70
[17:22:41.411] <TB2>     INFO: Expecting 41600 events.
[17:22:45.670] <TB2>     INFO: 41600 events read in total (3544ms).
[17:22:45.670] <TB2>     INFO: Test took 4673ms.
[17:22:45.673] <TB2>     INFO: scanning low vcal = 80
[17:22:46.090] <TB2>     INFO: Expecting 41600 events.
[17:22:50.350] <TB2>     INFO: 41600 events read in total (3545ms).
[17:22:50.350] <TB2>     INFO: Test took 4677ms.
[17:22:50.353] <TB2>     INFO: scanning low vcal = 90
[17:22:50.768] <TB2>     INFO: Expecting 41600 events.
[17:22:54.980] <TB2>     INFO: 41600 events read in total (3497ms).
[17:22:54.981] <TB2>     INFO: Test took 4627ms.
[17:22:54.984] <TB2>     INFO: scanning low vcal = 100
[17:22:55.405] <TB2>     INFO: Expecting 41600 events.
[17:22:59.777] <TB2>     INFO: 41600 events read in total (3658ms).
[17:22:59.778] <TB2>     INFO: Test took 4794ms.
[17:22:59.781] <TB2>     INFO: scanning low vcal = 110
[17:23:00.201] <TB2>     INFO: Expecting 41600 events.
[17:23:04.427] <TB2>     INFO: 41600 events read in total (3510ms).
[17:23:04.428] <TB2>     INFO: Test took 4647ms.
[17:23:04.430] <TB2>     INFO: scanning low vcal = 120
[17:23:04.851] <TB2>     INFO: Expecting 41600 events.
[17:23:09.093] <TB2>     INFO: 41600 events read in total (3526ms).
[17:23:09.094] <TB2>     INFO: Test took 4664ms.
[17:23:09.097] <TB2>     INFO: scanning low vcal = 130
[17:23:09.516] <TB2>     INFO: Expecting 41600 events.
[17:23:13.745] <TB2>     INFO: 41600 events read in total (3514ms).
[17:23:13.745] <TB2>     INFO: Test took 4648ms.
[17:23:13.748] <TB2>     INFO: scanning low vcal = 140
[17:23:14.168] <TB2>     INFO: Expecting 41600 events.
[17:23:18.405] <TB2>     INFO: 41600 events read in total (3522ms).
[17:23:18.405] <TB2>     INFO: Test took 4657ms.
[17:23:18.408] <TB2>     INFO: scanning low vcal = 150
[17:23:18.824] <TB2>     INFO: Expecting 41600 events.
[17:23:23.070] <TB2>     INFO: 41600 events read in total (3532ms).
[17:23:23.071] <TB2>     INFO: Test took 4663ms.
[17:23:23.075] <TB2>     INFO: scanning low vcal = 160
[17:23:23.494] <TB2>     INFO: Expecting 41600 events.
[17:23:27.718] <TB2>     INFO: 41600 events read in total (3509ms).
[17:23:27.719] <TB2>     INFO: Test took 4644ms.
[17:23:27.722] <TB2>     INFO: scanning low vcal = 170
[17:23:28.140] <TB2>     INFO: Expecting 41600 events.
[17:23:32.377] <TB2>     INFO: 41600 events read in total (3522ms).
[17:23:32.378] <TB2>     INFO: Test took 4656ms.
[17:23:32.384] <TB2>     INFO: scanning low vcal = 180
[17:23:32.797] <TB2>     INFO: Expecting 41600 events.
[17:23:37.062] <TB2>     INFO: 41600 events read in total (3550ms).
[17:23:37.063] <TB2>     INFO: Test took 4679ms.
[17:23:37.066] <TB2>     INFO: scanning low vcal = 190
[17:23:37.480] <TB2>     INFO: Expecting 41600 events.
[17:23:41.736] <TB2>     INFO: 41600 events read in total (3541ms).
[17:23:41.737] <TB2>     INFO: Test took 4671ms.
[17:23:41.739] <TB2>     INFO: scanning low vcal = 200
[17:23:42.158] <TB2>     INFO: Expecting 41600 events.
[17:23:46.398] <TB2>     INFO: 41600 events read in total (3525ms).
[17:23:46.398] <TB2>     INFO: Test took 4659ms.
[17:23:46.401] <TB2>     INFO: scanning low vcal = 210
[17:23:46.819] <TB2>     INFO: Expecting 41600 events.
[17:23:51.088] <TB2>     INFO: 41600 events read in total (3554ms).
[17:23:51.089] <TB2>     INFO: Test took 4688ms.
[17:23:51.092] <TB2>     INFO: scanning low vcal = 220
[17:23:51.509] <TB2>     INFO: Expecting 41600 events.
[17:23:55.781] <TB2>     INFO: 41600 events read in total (3557ms).
[17:23:55.781] <TB2>     INFO: Test took 4689ms.
[17:23:55.784] <TB2>     INFO: scanning low vcal = 230
[17:23:56.200] <TB2>     INFO: Expecting 41600 events.
[17:24:00.467] <TB2>     INFO: 41600 events read in total (3552ms).
[17:24:00.468] <TB2>     INFO: Test took 4684ms.
[17:24:00.472] <TB2>     INFO: scanning low vcal = 240
[17:24:00.884] <TB2>     INFO: Expecting 41600 events.
[17:24:05.135] <TB2>     INFO: 41600 events read in total (3536ms).
[17:24:05.135] <TB2>     INFO: Test took 4663ms.
[17:24:05.138] <TB2>     INFO: scanning low vcal = 250
[17:24:05.553] <TB2>     INFO: Expecting 41600 events.
[17:24:09.807] <TB2>     INFO: 41600 events read in total (3539ms).
[17:24:09.808] <TB2>     INFO: Test took 4670ms.
[17:24:09.812] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:24:10.229] <TB2>     INFO: Expecting 41600 events.
[17:24:14.475] <TB2>     INFO: 41600 events read in total (3531ms).
[17:24:14.476] <TB2>     INFO: Test took 4664ms.
[17:24:14.480] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:24:14.898] <TB2>     INFO: Expecting 41600 events.
[17:24:19.144] <TB2>     INFO: 41600 events read in total (3532ms).
[17:24:19.145] <TB2>     INFO: Test took 4665ms.
[17:24:19.148] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:24:19.562] <TB2>     INFO: Expecting 41600 events.
[17:24:23.814] <TB2>     INFO: 41600 events read in total (3537ms).
[17:24:23.815] <TB2>     INFO: Test took 4667ms.
[17:24:23.818] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:24:24.233] <TB2>     INFO: Expecting 41600 events.
[17:24:28.493] <TB2>     INFO: 41600 events read in total (3545ms).
[17:24:28.493] <TB2>     INFO: Test took 4675ms.
[17:24:28.496] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:24:28.913] <TB2>     INFO: Expecting 41600 events.
[17:24:33.161] <TB2>     INFO: 41600 events read in total (3533ms).
[17:24:33.162] <TB2>     INFO: Test took 4665ms.
[17:24:33.692] <TB2>     INFO: PixTestGainPedestal::measure() done 
[17:24:33.695] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:24:33.695] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:24:33.695] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:24:33.696] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:24:33.696] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:24:33.696] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:24:33.696] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:24:33.696] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:24:33.696] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:24:33.697] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:24:33.697] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:24:33.697] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:24:33.697] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:24:33.697] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:24:33.697] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:24:33.697] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:25:11.427] <TB2>     INFO: PixTestGainPedestal::fit() done
[17:25:11.428] <TB2>     INFO: non-linearity mean:  0.952 0.956 0.951 0.957 0.956 0.959 0.962 0.957 0.956 0.957 0.964 0.962 0.953 0.958 0.954 0.968
[17:25:11.428] <TB2>     INFO: non-linearity RMS:   0.006 0.007 0.008 0.006 0.006 0.007 0.005 0.006 0.007 0.006 0.005 0.005 0.006 0.006 0.007 0.004
[17:25:11.428] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:25:11.450] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:25:11.473] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:25:11.495] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:25:11.517] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:25:11.540] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:25:11.562] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:25:11.585] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:25:11.607] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:25:11.630] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:25:11.652] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:25:11.674] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:25:11.696] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:25:11.719] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:25:11.741] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:25:11.763] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-08_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:25:11.785] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[17:25:11.785] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:25:11.792] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:25:11.792] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:25:11.795] <TB2>     INFO: ######################################################################
[17:25:11.796] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:25:11.796] <TB2>     INFO: ######################################################################
[17:25:11.798] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:25:11.808] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:25:11.808] <TB2>     INFO:     run 1 of 1
[17:25:11.808] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:25:12.155] <TB2>     INFO: Expecting 3120000 events.
[17:26:01.277] <TB2>     INFO: 1283875 events read in total (48407ms).
[17:26:50.874] <TB2>     INFO: 2564840 events read in total (98004ms).
[17:27:12.455] <TB2>     INFO: 3120000 events read in total (119585ms).
[17:27:12.495] <TB2>     INFO: Test took 120688ms.
[17:27:12.568] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:27:12.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:27:14.111] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:27:15.584] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:27:16.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:27:18.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:27:19.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:27:21.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:27:22.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:27:24.206] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:27:25.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:27:27.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:27:28.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:27:30.090] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:27:31.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:27:32.882] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:27:34.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:27:35.720] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389390336
[17:27:35.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:27:35.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8599, RMS = 1.09402
[17:27:35.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:27:35.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:27:35.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5236, RMS = 1.14423
[17:27:35.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:27:35.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:27:35.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7485, RMS = 1.24568
[17:27:35.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:27:35.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:27:35.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6406, RMS = 1.81093
[17:27:35.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[17:27:35.755] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:27:35.755] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8001, RMS = 1.35612
[17:27:35.755] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[17:27:35.755] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:27:35.755] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6197, RMS = 1.84458
[17:27:35.755] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[17:27:35.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:27:35.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3474, RMS = 1.11478
[17:27:35.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:27:35.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:27:35.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.544, RMS = 1.08559
[17:27:35.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:27:35.757] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:27:35.757] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9038, RMS = 1.55757
[17:27:35.757] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[17:27:35.757] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:27:35.757] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.3578, RMS = 2.09593
[17:27:35.757] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[17:27:35.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:27:35.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5114, RMS = 1.26812
[17:27:35.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:27:35.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:27:35.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8431, RMS = 1.39101
[17:27:35.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:27:35.759] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:27:35.759] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.48, RMS = 1.69658
[17:27:35.759] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[17:27:35.759] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:27:35.759] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.9652, RMS = 1.91579
[17:27:35.759] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[17:27:35.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:27:35.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0392, RMS = 1.47156
[17:27:35.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[17:27:35.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:27:35.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.8275, RMS = 1.85903
[17:27:35.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[17:27:35.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:27:35.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.8249, RMS = 1.61745
[17:27:35.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[17:27:35.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:27:35.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.2114, RMS = 1.91501
[17:27:35.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[17:27:35.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:27:35.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0348, RMS = 1.54657
[17:27:35.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[17:27:35.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:27:35.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2947, RMS = 1.57541
[17:27:35.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[17:27:35.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:27:35.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7815, RMS = 1.22368
[17:27:35.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:27:35.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:27:35.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1306, RMS = 1.33436
[17:27:35.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:27:35.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:27:35.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5723, RMS = 1.75656
[17:27:35.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[17:27:35.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:27:35.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.9289, RMS = 2.15213
[17:27:35.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[17:27:35.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:27:35.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.0743, RMS = 2.26722
[17:27:35.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[17:27:35.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:27:35.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.8645, RMS = 2.34516
[17:27:35.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:27:35.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:27:35.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7508, RMS = 1.00386
[17:27:35.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:27:35.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:27:35.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3913, RMS = 1.30497
[17:27:35.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:27:35.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:27:35.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2276, RMS = 1.42252
[17:27:35.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:27:35.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:27:35.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4167, RMS = 1.42664
[17:27:35.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:27:35.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:27:35.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2964, RMS = 1.07868
[17:27:35.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:27:35.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:27:35.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2215, RMS = 1.38922
[17:27:35.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:27:35.772] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[17:27:35.772] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
[17:27:35.773] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:27:35.871] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:27:35.871] <TB2>     INFO: enter test to run
[17:27:35.871] <TB2>     INFO:   test:  no parameter change
[17:27:35.872] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[17:27:35.873] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[17:27:35.873] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[17:27:35.873] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:27:36.408] <TB2>    QUIET: Connection to board 141 closed.
[17:27:36.409] <TB2>     INFO: pXar: this is the end, my friend
[17:27:36.409] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
