// IWDG
pub const IWDG = struct {
    // Key register
    KR: packed struct(u32) {
        // Key value (write only, read 0x0000)
        // These bits must be written by software at regular
        // intervals with the key value 0xAAAA, otherwise the
        // watchdog generates a reset when the counter reaches
        // 0. Writing the key value 0x5555 to enable access to
        // the IWDG_PR, IWDG_RLR and IWDG_WINR registers (see
        // Section23.3.6: Register access protection) Writing
        // the key value CCCCh starts the watchdog (except if
        // the hardware watchdog option is
        // selected)
        KEY: u16,
        // Reserved
        _reserved_16: u16,
    },
    // Prescaler register
    PR: packed struct(u32) {
        // Prescaler divider These bits are write
        // access protected see Section23.3.6: Register access
        // protection. They are written by software to select
        // the prescaler divider feeding the counter clock. PVU
        // bit of IWDG_SR must be reset in order to be able to
        // change the prescaler divider. Note: Reading this
        // register returns the prescaler value from the VDD
        // voltage domain. This value may not be up to
        // date/valid if a write operation to this register is
        // ongoing. For this reason the value read from this
        // register is valid only when the PVU bit in the
        // IWDG_SR register is reset.
        PR: u3,
        // Reserved
        _reserved_3: u29,
    },
    // Reload register
    RLR: packed struct(u32) {
        // Watchdog counter reload value These bits
        // are write access protected see Section23.3.6. They
        // are written by software to define the value to be
        // loaded in the watchdog counter each time the value
        // 0xAAAA is written in the IWDG_KR register. The
        // watchdog counter counts down from this value. The
        // timeout period is a function of this value and the
        // clock prescaler. Refer to the datasheet for the
        // timeout information. The RVU bit in the IWDG_SR
        // register must be reset in order to be able to change
        // the reload value. Note: Reading this register returns
        // the reload value from the VDD voltage domain. This
        // value may not be up to date/valid if a write
        // operation to this register is ongoing on this
        // register. For this reason the value read from this
        // register is valid only when the RVU bit in the
        // IWDG_SR register is reset.
        RL: u12,
        // Reserved
        _reserved_12: u20,
    },
    // Status register
    SR: packed struct(u32) {
        // Watchdog prescaler value update This bit
        // is set by hardware to indicate that an update of the
        // prescaler value is ongoing. It is reset by hardware
        // when the prescaler update operation is completed in
        // the VDD voltage domain (takes up to 5 RC 40 kHz
        // cycles). Prescaler value can be updated only when PVU
        // bit is reset.
        PVU: u1,
        // Watchdog counter reload value update
        // This bit is set by hardware to indicate that an
        // update of the reload value is ongoing. It is reset by
        // hardware when the reload value update operation is
        // completed in the VDD voltage domain (takes up to 5 RC
        // 40 kHz cycles). Reload value can be updated only when
        // RVU bit is reset.
        RVU: u1,
        // Watchdog counter window value update
        // This bit is set by hardware to indicate that an
        // update of the window value is ongoing. It is reset by
        // hardware when the reload value update operation is
        // completed in the VDD voltage domain (takes up to 5 RC
        // 40 kHz cycles). Window value can be updated only when
        // WVU bit is reset. This bit is generated only if
        // generic window = 1
        WVU: u1,
        // Reserved
        _reserved_3: u29,
    },
    // Window register
    WINR: packed struct(u32) {
        // Watchdog counter window value These bits
        // are write access protected see Section23.3.6. These
        // bits contain the high limit of the window value to be
        // compared to the downcounter. To prevent a reset, the
        // downcounter must be reloaded when its value is lower
        // than the window register value and greater than 0x0
        // The WVU bit in the IWDG_SR register must be reset in
        // order to be able to change the reload value. Note:
        // Reading this register returns the reload value from
        // the VDD voltage domain. This value may not be valid
        // if a write operation to this register is ongoing. For
        // this reason the value read from this register is
        // valid only when the WVU bit in the IWDG_SR register
        // is reset.
        WIN: u12,
        // Reserved
        _reserved_12: u20,
    },
};

pub const IWDG_BASE_ADDRESS: usize = 0x58004800;
pub const IWDG_REGISTERS: *volatile IWDG = @ptrFromInt(IWDG_BASE_ADDRESS);
