Metric,Value
design__instance__count, 34
design__instance_unmapped__count, 0
synthesis__check_error__count, 0
clock__max_slew_violation__count__corner:nom_tt_025C_1v80, 0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80, 0
design__max_cap_violation__count__corner:nom_tt_025C_1v80, 0
clock__skew__worst_hold__corner:nom_tt_025C_1v80, 0.000506
clock__skew__worst_setup__corner:nom_tt_025C_1v80, 0.000506
timing__hold__ws__corner:nom_tt_025C_1v80, 0.421698
timing__setup__ws__corner:nom_tt_025C_1v80, 5.582517
timing__hold__tns__corner:nom_tt_025C_1v80, 0.0
timing__setup__tns__corner:nom_tt_025C_1v80, 0.0
timing__hold__wns__corner:nom_tt_025C_1v80, 0.0
timing__setup__wns__corner:nom_tt_025C_1v80, 0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80, 0
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80, 0
timing__setup_vio__count__corner:nom_tt_025C_1v80, 0
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80, 0
clock__max_slew_violation__count, 0
design__max_fanout_violation__count, 0
design__max_cap_violation__count, 0
clock__skew__worst_hold, 0.000296
clock__skew__worst_setup, 0.000296
timing__hold__ws, 0.174585
timing__setup__ws, 3.440486
timing__hold__tns, 0.0
timing__setup__tns, 0.0
timing__hold__wns, 0.0
timing__setup__wns, 0.0
timing__hold_vio__count, 0
timing__hold_r2r_vio__count, 0
timing__setup_vio__count, 0
timing__setup_r2r_vio__count, 0
design__die__bbox, 0.0 0.0 120.0 120.0
design__core__bbox, 5.52 10.88 114.08 108.8
design__instance__displacement__total, 0
design__instance__displacement__mean, 0
design__instance__displacement__max, 0
route__wirelength__estimated, 2058.15
design__violations, 0
design__instance__count__setup_buffer, 0
design__instance__count__hold_buffer, 0
antenna__violating__nets, 0
antenna__violating__pins, 0
antenna__count, 0
route__net, 72
route__net__special, 2
route__drc_errors__iter:1, 5
route__wirelength__iter:1, 1991
route__drc_errors__iter:2, 16
route__wirelength__iter:2, 1986
route__drc_errors__iter:3, 16
route__wirelength__iter:3, 1985
route__drc_errors__iter:4, 0
route__wirelength__iter:4, 1985
route__drc_errors, 0
route__wirelength, 1985
route__vias, 301
route__vias__singlecut, 301
route__vias__multicut, 0
design__disconnected_pins__count, 0
route__wirelength__max, 167.04
clock__max_slew_violation__count__corner:nom_ss_100C_1v60, 0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60, 0
design__max_cap_violation__count__corner:nom_ss_100C_1v60, 0
clock__skew__worst_hold__corner:nom_ss_100C_1v60, 0.000835
clock__skew__worst_setup__corner:nom_ss_100C_1v60, 0.000835
timing__hold__ws__corner:nom_ss_100C_1v60, 1.065655
timing__setup__ws__corner:nom_ss_100C_1v60, 3.522099
timing__hold__tns__corner:nom_ss_100C_1v60, 0.0
timing__setup__tns__corner:nom_ss_100C_1v60, 0.0
timing__hold__wns__corner:nom_ss_100C_1v60, 0.0
timing__setup__wns__corner:nom_ss_100C_1v60, 0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60, 0
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60, 0
timing__setup_vio__count__corner:nom_ss_100C_1v60, 0
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60, 0
clock__max_slew_violation__count__corner:nom_ff_n40C_1v95, 0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95, 0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95, 0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95, 0.000356
clock__skew__worst_setup__corner:nom_ff_n40C_1v95, 0.000356
timing__hold__ws__corner:nom_ff_n40C_1v95, 0.182413
timing__setup__ws__corner:nom_ff_n40C_1v95, 6.432914
timing__hold__tns__corner:nom_ff_n40C_1v95, 0.0
timing__setup__tns__corner:nom_ff_n40C_1v95, 0.0
timing__hold__wns__corner:nom_ff_n40C_1v95, 0.0
timing__setup__wns__corner:nom_ff_n40C_1v95, 0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95, 0
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95, 0
timing__setup_vio__count__corner:nom_ff_n40C_1v95, 0
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95, 0
clock__max_slew_violation__count__corner:min_tt_025C_1v80, 0
design__max_fanout_violation__count__corner:min_tt_025C_1v80, 0
design__max_cap_violation__count__corner:min_tt_025C_1v80, 0
clock__skew__worst_hold__corner:min_tt_025C_1v80, 0.00042
clock__skew__worst_setup__corner:min_tt_025C_1v80, 0.00042
timing__hold__ws__corner:min_tt_025C_1v80, 0.410239
timing__setup__ws__corner:min_tt_025C_1v80, 5.629493
timing__hold__tns__corner:min_tt_025C_1v80, 0.0
timing__setup__tns__corner:min_tt_025C_1v80, 0.0
timing__hold__wns__corner:min_tt_025C_1v80, 0.0
timing__setup__wns__corner:min_tt_025C_1v80, 0.0
timing__hold_vio__count__corner:min_tt_025C_1v80, 0
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80, 0
timing__setup_vio__count__corner:min_tt_025C_1v80, 0
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80, 0
clock__max_slew_violation__count__corner:min_ss_100C_1v60, 0
design__max_fanout_violation__count__corner:min_ss_100C_1v60, 0
design__max_cap_violation__count__corner:min_ss_100C_1v60, 0
clock__skew__worst_hold__corner:min_ss_100C_1v60, 0.000695
clock__skew__worst_setup__corner:min_ss_100C_1v60, 0.000695
timing__hold__ws__corner:min_ss_100C_1v60, 1.043698
timing__setup__ws__corner:min_ss_100C_1v60, 3.601764
timing__hold__tns__corner:min_ss_100C_1v60, 0.0
timing__setup__tns__corner:min_ss_100C_1v60, 0.0
timing__hold__wns__corner:min_ss_100C_1v60, 0.0
timing__setup__wns__corner:min_ss_100C_1v60, 0.0
timing__hold_vio__count__corner:min_ss_100C_1v60, 0
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60, 0
timing__setup_vio__count__corner:min_ss_100C_1v60, 0
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60, 0
clock__max_slew_violation__count__corner:min_ff_n40C_1v95, 0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95, 0
design__max_cap_violation__count__corner:min_ff_n40C_1v95, 0
clock__skew__worst_hold__corner:min_ff_n40C_1v95, 0.000296
clock__skew__worst_setup__corner:min_ff_n40C_1v95, 0.000296
timing__hold__ws__corner:min_ff_n40C_1v95, 0.174585
timing__setup__ws__corner:min_ff_n40C_1v95, 6.463308
timing__hold__tns__corner:min_ff_n40C_1v95, 0.0
timing__setup__tns__corner:min_ff_n40C_1v95, 0.0
timing__hold__wns__corner:min_ff_n40C_1v95, 0.0
timing__setup__wns__corner:min_ff_n40C_1v95, 0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95, 0
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95, 0
timing__setup_vio__count__corner:min_ff_n40C_1v95, 0
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95, 0
clock__max_slew_violation__count__corner:max_tt_025C_1v80, 0
design__max_fanout_violation__count__corner:max_tt_025C_1v80, 0
design__max_cap_violation__count__corner:max_tt_025C_1v80, 0
clock__skew__worst_hold__corner:max_tt_025C_1v80, 0.000528
clock__skew__worst_setup__corner:max_tt_025C_1v80, 0.000528
timing__hold__ws__corner:max_tt_025C_1v80, 0.431371
timing__setup__ws__corner:max_tt_025C_1v80, 5.537776
timing__hold__tns__corner:max_tt_025C_1v80, 0.0
timing__setup__tns__corner:max_tt_025C_1v80, 0.0
timing__hold__wns__corner:max_tt_025C_1v80, 0.0
timing__setup__wns__corner:max_tt_025C_1v80, 0.0
timing__hold_vio__count__corner:max_tt_025C_1v80, 0
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80, 0
timing__setup_vio__count__corner:max_tt_025C_1v80, 0
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80, 0
clock__max_slew_violation__count__corner:max_ss_100C_1v60, 0
design__max_fanout_violation__count__corner:max_ss_100C_1v60, 0
design__max_cap_violation__count__corner:max_ss_100C_1v60, 0
clock__skew__worst_hold__corner:max_ss_100C_1v60, 0.000863
clock__skew__worst_setup__corner:max_ss_100C_1v60, 0.000863
timing__hold__ws__corner:max_ss_100C_1v60, 1.083002
timing__setup__ws__corner:max_ss_100C_1v60, 3.440486
timing__hold__tns__corner:max_ss_100C_1v60, 0.0
timing__setup__tns__corner:max_ss_100C_1v60, 0.0
timing__hold__wns__corner:max_ss_100C_1v60, 0.0
timing__setup__wns__corner:max_ss_100C_1v60, 0.0
timing__hold_vio__count__corner:max_ss_100C_1v60, 0
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60, 0
timing__setup_vio__count__corner:max_ss_100C_1v60, 0
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60, 0
clock__max_slew_violation__count__corner:max_ff_n40C_1v95, 0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95, 0
design__max_cap_violation__count__corner:max_ff_n40C_1v95, 0
clock__skew__worst_hold__corner:max_ff_n40C_1v95, 0.000377
clock__skew__worst_setup__corner:max_ff_n40C_1v95, 0.000377
timing__hold__ws__corner:max_ff_n40C_1v95, 0.189104
timing__setup__ws__corner:max_ff_n40C_1v95, 6.403419
timing__hold__tns__corner:max_ff_n40C_1v95, 0.0
timing__setup__tns__corner:max_ff_n40C_1v95, 0.0
timing__hold__wns__corner:max_ff_n40C_1v95, 0.0
timing__setup__wns__corner:max_ff_n40C_1v95, 0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95, 0
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95, 0
timing__setup_vio__count__corner:max_ff_n40C_1v95, 0
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95, 0
ir__voltage__worst, 1.8000000000000000444089209850062616169452667236328125
ir__drop__avg, 5.0400000000000001732785168131957716231017485597476479597389698028564453125E-10
ir__drop__worst, 1.5500000000000000241581631611688558980421959176965174265205860137939453125E-9
design__xor_difference__count, 0
magic__drc_error__count, 0
magic__illegal_overlap__count, 0
design__lvs_device_difference__count, 0
design__lvs_net_differences__count, 0
design__lvs_property_fails__count, 0
design__lvs_errors__count, 0
design__lvs_unmatched_devices__count, 0
design__lvs_unmatched_nets__count, 0
design__lvs_unmatched_pins__count, 0
