<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro J-2015.03L-SP1, Build 123R, Aug 18 2015
#install: C:\lscc\diamond\3.6_x64\synpbase
#OS: Windows 8 6.2
#Hostname: LUKAS_PC

#Implementation: LD3

Synopsys HDL Compiler, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\lscc\diamond\3.6_x64\synpbase\lib\lucent\xp2.v"
@I::"C:\lscc\diamond\3.6_x64\synpbase\lib\lucent\pmi_def.v"
@I::"C:\lscc\diamond\3.6_x64\synpbase\lib\vlog\hypermods.v"
@I::"C:\lscc\diamond\3.6_x64\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\diamond\3.6_x64\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\diamond\3.6_x64\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\Z585\Desktop\LD2sl\LD3\SchemaUNI.v"
Verilog syntax check successful!
Selecting top level module SchemaUNI
@N: CG364 :"C:\lscc\diamond\3.6_x64\synpbase\lib\lucent\xp2.v":147:7:147:10|Synthesizing module AND2

@N: CG364 :"C:\lscc\diamond\3.6_x64\synpbase\lib\lucent\xp2.v":424:7:424:13|Synthesizing module FD1S3AX

@N: CG364 :"C:\lscc\diamond\3.6_x64\synpbase\lib\lucent\xp2.v":885:7:885:11|Synthesizing module MUX41

@N: CG364 :"C:\Users\Z585\Desktop\LD2sl\LD3\SchemaUNI.v":3:7:3:15|Synthesizing module SchemaUNI


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 09 00:19:54 2016

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 09 00:19:56 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sat Apr 09 00:19:56 2016

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 09 00:19:57 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1264R, Built Aug 18 2015 10:39:57
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\Users\Z585\Desktop\LD2sl\LD3\LD3sl_LD3_scck.rpt 
Printing clock  summary report in "C:\Users\Z585\Desktop\LD2sl\LD3\LD3sl_LD3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=9  set on top level netlist SchemaUNI

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



@S |Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                
Clock               Frequency     Period        Type         Group                
----------------------------------------------------------------------------------
SchemaUNI|clock     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0
System              1.0 MHz       1000.000      system       system_clkgroup      
==================================================================================

@W: MT529 :"c:\users\z585\desktop\ld2sl\ld3\schemauni.v":54:8:54:9|Found inferred clock SchemaUNI|clock which controls 0 sequential elements including I9. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 09 00:19:59 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1264R, Built Aug 18 2015 10:39:57
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clock               port                   8          I9             
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 140MB)

Writing Analyst data base C:\Users\Z585\Desktop\LD2sl\LD3\synwork\LD3sl_LD3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 140MB)

Writing EDIF Netlist and constraint files
J-2015.03L-SP1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)

@W: MT420 |Found inferred clock SchemaUNI|clock with period 1000.00ns. Please declare a user-defined clock on object "p:clock"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sat Apr 09 00:20:02 2016
#


Top view:               SchemaUNI
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 998.390

                    Requested     Estimated       Requested     Estimated                 Clock        Clock                
Starting Clock      Frequency     Frequency       Period        Period        Slack       Type         Group                
----------------------------------------------------------------------------------------------------------------------------
SchemaUNI|clock     1.0 MHz       621.2 MHz       1000.000      1.610         998.390     inferred     Autoconstr_clkgroup_0
System              1.0 MHz       10857.8 MHz     1000.000      0.092         999.908     system       system_clkgroup      
============================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------
System           SchemaUNI|clock  |  1000.000    999.908  |  No paths    -      |  No paths    -      |  No paths    -    
SchemaUNI|clock  System           |  1000.000    998.390  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: SchemaUNI|clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                         Arrival            
Instance     Reference           Type        Pin     Net      Time        Slack  
             Clock                                                               
---------------------------------------------------------------------------------
I9           SchemaUNI|clock     FD1S3AX     Q       Q1_c     1.035       998.390
I11          SchemaUNI|clock     FD1S3AX     Q       Q5_c     1.035       998.390
I12          SchemaUNI|clock     FD1S3AX     Q       Q6_c     1.035       998.390
I14          SchemaUNI|clock     FD1S3AX     Q       Q2_c     1.035       998.390
I15          SchemaUNI|clock     FD1S3AX     Q       Q3_c     1.035       998.390
I16          SchemaUNI|clock     FD1S3AX     Q       Q4_c     1.035       998.390
I10          SchemaUNI|clock     FD1S3AX     Q       Q0_c     0.994       998.431
I13          SchemaUNI|clock     FD1S3AX     Q       Q7_c     0.994       998.431
=================================================================================


Ending Points with Worst Slack
******************************

             Starting                                      Required            
Instance     Reference           Type     Pin     Net      Time         Slack  
             Clock                                                             
-------------------------------------------------------------------------------
I1           SchemaUNI|clock     AND2     A       N_1      1000.000     998.390
I2           SchemaUNI|clock     AND2     A       N_2      1000.000     998.390
I3           SchemaUNI|clock     AND2     A       N_6      1000.000     998.390
I4           SchemaUNI|clock     AND2     A       N_8      1000.000     998.390
I5           SchemaUNI|clock     AND2     A       N_10     1000.000     998.390
I6           SchemaUNI|clock     AND2     A       N_12     1000.000     998.390
I7           SchemaUNI|clock     AND2     A       N_14     1000.000     998.390
I8           SchemaUNI|clock     AND2     A       N_16     1000.000     998.390
===============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      1.610
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     998.390

    Number of logic level(s):                1
    Starting point:                          I9 / Q
    Ending point:                            I1 / A
    The start point is clocked by            SchemaUNI|clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
I9                 FD1S3AX     Q        Out     1.035     1.035       -         
Q1_c               Net         -        -       -         -           4         
I17                MUX41       D0       In      0.000     1.035       -         
I17                MUX41       Z        Out     0.575     1.610       -         
N_1                Net         -        -       -         -           1         
I1                 AND2        A        In      0.000     1.610       -         
================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                Arrival            
Instance     Reference     Type     Pin     Net      Time        Slack  
             Clock                                                      
------------------------------------------------------------------------
I1           System        AND2     Z       N_4      0.000       999.908
I2           System        AND2     Z       N_3      0.000       999.908
I3           System        AND2     Z       N_5      0.000       999.908
I4           System        AND2     Z       N_7      0.000       999.908
I5           System        AND2     Z       N_9      0.000       999.908
I6           System        AND2     Z       N_11     0.000       999.908
I7           System        AND2     Z       N_13     0.000       999.908
I8           System        AND2     Z       N_15     0.000       999.908
========================================================================


Ending Points with Worst Slack
******************************

             Starting                                   Required            
Instance     Reference     Type        Pin     Net      Time         Slack  
             Clock                                                          
----------------------------------------------------------------------------
I9           System        FD1S3AX     D       N_4      999.908      999.908
I10          System        FD1S3AX     D       N_3      999.908      999.908
I11          System        FD1S3AX     D       N_5      999.908      999.908
I12          System        FD1S3AX     D       N_7      999.908      999.908
I13          System        FD1S3AX     D       N_9      999.908      999.908
I14          System        FD1S3AX     D       N_11     999.908      999.908
I15          System        FD1S3AX     D       N_13     999.908      999.908
I16          System        FD1S3AX     D       N_15     999.908      999.908
============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.092
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.908

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 999.908

    Number of logic level(s):                0
    Starting point:                          I1 / Z
    Ending point:                            I9 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            SchemaUNI|clock [rising] on pin CK

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
I1                 AND2        Z        Out     0.000     0.000       -         
N_4                Net         -        -       -         -           1         
I9                 FD1S3AX     D        In      0.000     0.000       -         
================================================================================



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)

---------------------------------------
Resource Usage Report
Part: lfxp2_5e-6

Register bits: 8 of 4752 (0%)
PIC Latch:       0
I/O cells:       22


Details:
AND2:           8
FD1S3AX:        8
GSR:            1
IB:             14
MUX41:          8
OB:             8
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 52MB peak: 143MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Apr 09 00:20:02 2016

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
