Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 27 19:40:58 2020
| Host         : DESKTOP-6IO763U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: sw[15] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ctrl/enable_snes_clk_output_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: div/tff1/Q_reg/Q (HIGH)

 There are 2504 register/latch pins with no clock driven by root clock pin: div/tff2/Q_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[1]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[2]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[3]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[4]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[5]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[6]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[7]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[8]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[26]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[27]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1154 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.870        0.000                      0                  113        0.261        0.000                      0                  113        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.870        0.000                      0                  113        0.261        0.000                      0                  113        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.952ns (20.507%)  route 3.690ns (79.493%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.558     5.079    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ctrl/clkdiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.807     6.342    ctrl/clkdiv/counter_reg[23]
    SLICE_X40Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.466 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.647     7.114    ctrl/clkdiv/snes_clk_OBUF_inst_i_7_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.238 f  ctrl/clkdiv/snes_clk_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.649     7.887    ctrl/clkdiv/snes_clk_OBUF_inst_i_5_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.011 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.641     8.652    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.776 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.945     9.722    ctrl/clkdiv/clear
    SLICE_X41Y34         FDRE                                         r  ctrl/clkdiv/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    14.782    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  ctrl/clkdiv/counter_reg[24]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429    14.592    ctrl/clkdiv/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.952ns (20.507%)  route 3.690ns (79.493%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.558     5.079    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ctrl/clkdiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.807     6.342    ctrl/clkdiv/counter_reg[23]
    SLICE_X40Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.466 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.647     7.114    ctrl/clkdiv/snes_clk_OBUF_inst_i_7_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.238 f  ctrl/clkdiv/snes_clk_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.649     7.887    ctrl/clkdiv/snes_clk_OBUF_inst_i_5_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.011 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.641     8.652    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.776 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.945     9.722    ctrl/clkdiv/clear
    SLICE_X41Y34         FDRE                                         r  ctrl/clkdiv/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    14.782    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  ctrl/clkdiv/counter_reg[25]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429    14.592    ctrl/clkdiv/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.952ns (20.507%)  route 3.690ns (79.493%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.558     5.079    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ctrl/clkdiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.807     6.342    ctrl/clkdiv/counter_reg[23]
    SLICE_X40Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.466 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.647     7.114    ctrl/clkdiv/snes_clk_OBUF_inst_i_7_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.238 f  ctrl/clkdiv/snes_clk_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.649     7.887    ctrl/clkdiv/snes_clk_OBUF_inst_i_5_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.011 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.641     8.652    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.776 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.945     9.722    ctrl/clkdiv/clear
    SLICE_X41Y34         FDRE                                         r  ctrl/clkdiv/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    14.782    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  ctrl/clkdiv/counter_reg[26]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429    14.592    ctrl/clkdiv/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.952ns (20.507%)  route 3.690ns (79.493%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.558     5.079    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ctrl/clkdiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.807     6.342    ctrl/clkdiv/counter_reg[23]
    SLICE_X40Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.466 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.647     7.114    ctrl/clkdiv/snes_clk_OBUF_inst_i_7_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.238 f  ctrl/clkdiv/snes_clk_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.649     7.887    ctrl/clkdiv/snes_clk_OBUF_inst_i_5_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.011 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.641     8.652    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.776 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.945     9.722    ctrl/clkdiv/clear
    SLICE_X41Y34         FDRE                                         r  ctrl/clkdiv/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    14.782    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  ctrl/clkdiv/counter_reg[27]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429    14.592    ctrl/clkdiv/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.952ns (21.171%)  route 3.545ns (78.829%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.554     5.075    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  ctrl/clkdiv/counter_reg[10]/Q
                         net (fo=2, routed)           0.800     6.331    ctrl/clkdiv/counter_reg[10]
    SLICE_X40Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.455 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.647     7.103    ctrl/clkdiv/snes_clk_OBUF_inst_i_7_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.227 f  ctrl/clkdiv/snes_clk_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.649     7.876    ctrl/clkdiv/snes_clk_OBUF_inst_i_5_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.641     8.641    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.765 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.807     9.572    ctrl/clkdiv/clear
    SLICE_X41Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.440    14.781    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[20]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X41Y33         FDRE (Setup_fdre_C_R)       -0.429    14.591    ctrl/clkdiv/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.952ns (21.171%)  route 3.545ns (78.829%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.554     5.075    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  ctrl/clkdiv/counter_reg[10]/Q
                         net (fo=2, routed)           0.800     6.331    ctrl/clkdiv/counter_reg[10]
    SLICE_X40Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.455 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.647     7.103    ctrl/clkdiv/snes_clk_OBUF_inst_i_7_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.227 f  ctrl/clkdiv/snes_clk_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.649     7.876    ctrl/clkdiv/snes_clk_OBUF_inst_i_5_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.641     8.641    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.765 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.807     9.572    ctrl/clkdiv/clear
    SLICE_X41Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.440    14.781    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[21]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X41Y33         FDRE (Setup_fdre_C_R)       -0.429    14.591    ctrl/clkdiv/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.952ns (21.171%)  route 3.545ns (78.829%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.554     5.075    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  ctrl/clkdiv/counter_reg[10]/Q
                         net (fo=2, routed)           0.800     6.331    ctrl/clkdiv/counter_reg[10]
    SLICE_X40Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.455 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.647     7.103    ctrl/clkdiv/snes_clk_OBUF_inst_i_7_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.227 f  ctrl/clkdiv/snes_clk_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.649     7.876    ctrl/clkdiv/snes_clk_OBUF_inst_i_5_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.641     8.641    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.765 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.807     9.572    ctrl/clkdiv/clear
    SLICE_X41Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.440    14.781    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[22]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X41Y33         FDRE (Setup_fdre_C_R)       -0.429    14.591    ctrl/clkdiv/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.952ns (21.171%)  route 3.545ns (78.829%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.554     5.075    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  ctrl/clkdiv/counter_reg[10]/Q
                         net (fo=2, routed)           0.800     6.331    ctrl/clkdiv/counter_reg[10]
    SLICE_X40Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.455 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.647     7.103    ctrl/clkdiv/snes_clk_OBUF_inst_i_7_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.227 f  ctrl/clkdiv/snes_clk_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.649     7.876    ctrl/clkdiv/snes_clk_OBUF_inst_i_5_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.641     8.641    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.765 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.807     9.572    ctrl/clkdiv/clear
    SLICE_X41Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.440    14.781    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[23]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X41Y33         FDRE (Setup_fdre_C_R)       -0.429    14.591    ctrl/clkdiv/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.952ns (21.857%)  route 3.404ns (78.143%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.558     5.079    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ctrl/clkdiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.807     6.342    ctrl/clkdiv/counter_reg[23]
    SLICE_X40Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.466 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.647     7.114    ctrl/clkdiv/snes_clk_OBUF_inst_i_7_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.238 f  ctrl/clkdiv/snes_clk_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.649     7.887    ctrl/clkdiv/snes_clk_OBUF_inst_i_5_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.011 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.641     8.652    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.776 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.659     9.435    ctrl/clkdiv/clear
    SLICE_X41Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.439    14.780    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[16]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y32         FDRE (Setup_fdre_C_R)       -0.429    14.590    ctrl/clkdiv/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.435    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.952ns (21.857%)  route 3.404ns (78.143%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.558     5.079    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ctrl/clkdiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.807     6.342    ctrl/clkdiv/counter_reg[23]
    SLICE_X40Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.466 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.647     7.114    ctrl/clkdiv/snes_clk_OBUF_inst_i_7_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.238 f  ctrl/clkdiv/snes_clk_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.649     7.887    ctrl/clkdiv/snes_clk_OBUF_inst_i_5_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.011 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.641     8.652    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.776 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.659     9.435    ctrl/clkdiv/clear
    SLICE_X41Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.439    14.780    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[17]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y32         FDRE (Setup_fdre_C_R)       -0.429    14.590    ctrl/clkdiv/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.435    
  -------------------------------------------------------------------
                         slack                                  5.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ctrl/clkdiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.117     1.699    ctrl/clkdiv/counter_reg[23]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  ctrl/clkdiv/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.807    ctrl/clkdiv/counter_reg[20]_i_1__0_n_4
    SLICE_X41Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.826     1.953    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[23]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    ctrl/clkdiv/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  ctrl/clkdiv/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ctrl/clkdiv/counter_reg[27]/Q
                         net (fo=2, routed)           0.117     1.700    ctrl/clkdiv/counter_reg[27]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  ctrl/clkdiv/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.808    ctrl/clkdiv/counter_reg[24]_i_1__0_n_4
    SLICE_X41Y34         FDRE                                         r  ctrl/clkdiv/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.827     1.954    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  ctrl/clkdiv/counter_reg[27]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    ctrl/clkdiv/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.556     1.439    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ctrl/clkdiv/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.700    ctrl/clkdiv/counter_reg[15]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  ctrl/clkdiv/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.808    ctrl/clkdiv/counter_reg[12]_i_1__0_n_4
    SLICE_X41Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.824     1.951    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[15]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105     1.544    ctrl/clkdiv/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.557     1.440    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ctrl/clkdiv/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.701    ctrl/clkdiv/counter_reg[19]
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  ctrl/clkdiv/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.809    ctrl/clkdiv/counter_reg[16]_i_1__0_n_4
    SLICE_X41Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[19]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    ctrl/clkdiv/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.555     1.438    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  ctrl/clkdiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.699    ctrl/clkdiv/counter_reg[11]
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  ctrl/clkdiv/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.807    ctrl/clkdiv/counter_reg[8]_i_1__0_n_4
    SLICE_X41Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.823     1.950    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[11]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    ctrl/clkdiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.557     1.440    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ctrl/clkdiv/counter_reg[16]/Q
                         net (fo=2, routed)           0.114     1.695    ctrl/clkdiv/counter_reg[16]
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.810 r  ctrl/clkdiv/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.810    ctrl/clkdiv/counter_reg[16]_i_1__0_n_7
    SLICE_X41Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[16]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    ctrl/clkdiv/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 div/tff1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/tff1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    div/tff1/sys_clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  div/tff1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  div/tff1/Q_reg/Q
                         net (fo=2, routed)           0.170     1.754    div/tff1/Q
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.799 r  div/tff1/Q_i_1__2/O
                         net (fo=1, routed)           0.000     1.799    div/tff1/p_0_in
    SLICE_X37Y35         FDRE                                         r  div/tff1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.827     1.954    div/tff1/sys_clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  div/tff1/Q_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.091     1.533    div/tff1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg/div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.589     1.472    seg/div/sys_clk_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  seg/div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  seg/div/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.762    seg/div/counter_reg[2]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  seg/div/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.872    seg/div/counter_reg[0]_i_2_n_5
    SLICE_X60Y16         FDRE                                         r  seg/div/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.857     1.984    seg/div/sys_clk_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  seg/div/counter_reg[2]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.134     1.606    seg/div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg/div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    seg/div/sys_clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  seg/div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  seg/div/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.758    seg/div/counter_reg[18]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  seg/div/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    seg/div/counter_reg[16]_i_1_n_5
    SLICE_X60Y20         FDRE                                         r  seg/div/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    seg/div/sys_clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  seg/div/counter_reg[18]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.134     1.602    seg/div/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 seg/div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.467    seg/div/sys_clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  seg/div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  seg/div/counter_reg[22]/Q
                         net (fo=2, routed)           0.126     1.757    seg/div/counter_reg[22]
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  seg/div/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    seg/div/counter_reg[20]_i_1_n_5
    SLICE_X60Y21         FDRE                                         r  seg/div/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.852     1.979    seg/div/sys_clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  seg/div/counter_reg[22]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.134     1.601    seg/div/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y28   ctrl/clkdiv/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y30   ctrl/clkdiv/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y30   ctrl/clkdiv/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y31   ctrl/clkdiv/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y31   ctrl/clkdiv/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y31   ctrl/clkdiv/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y31   ctrl/clkdiv/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y32   ctrl/clkdiv/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y32   ctrl/clkdiv/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   seg/div/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   seg/div/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   seg/div/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   seg/div/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   seg/div/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   seg/div/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   seg/div/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   seg/div/counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y28   ctrl/clkdiv/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y30   ctrl/clkdiv/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31   ctrl/clkdiv/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31   ctrl/clkdiv/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31   ctrl/clkdiv/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31   ctrl/clkdiv/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y32   ctrl/clkdiv/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y32   ctrl/clkdiv/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y32   ctrl/clkdiv/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y32   ctrl/clkdiv/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33   ctrl/clkdiv/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33   ctrl/clkdiv/counter_reg[21]/C



