<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Processor_Titan.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_TestBench_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CharacterDisplayRAM_TestBench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CharacterDisplayRAM_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CharacterDisplayRAM_TestBench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CharacterDisplayRAM_TestBench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CharacterDisplayRAM_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DataRAM_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DisplayVGA.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DisplayVGA.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DisplayVGA.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DisplayVGA.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DisplayVGA.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DisplayVGA.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DisplayVGA.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DisplayVGA.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DisplayVGA.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DisplayVGA.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DisplayVGA.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DisplayVGA.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DisplayVGA.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DisplayVGA.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DisplayVGA.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DisplayVGA.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DisplayVGA.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="DisplayVGA.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DisplayVGA.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DisplayVGA.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DisplayVGA_TestBench_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DisplayVGA_TestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DisplayVGA_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DisplayVGA_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DisplayVGA_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DisplayVGA_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DisplayVGA_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DisplayVGA_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DisplayVGA_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DisplayVGA_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DisplayVGA_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DisplayVGA_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DisplayVGA_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DisplayVGA_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DisplayVGA_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DisplayVGA_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DisplayVGA_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ExecutionStage.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ExecutionStage.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ExecutionStage.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ExecutionStage.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ExecutionStage.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ExecutionStage.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ExecutionStage.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ExecutionStage.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ExecutionStage_TestBench02_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ExecutionStage_TestBench02_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ExecutionStage_TestBench_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ExecutionStage_TestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ExecutionStage_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ExecutionStage_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstructionDecoder_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionDecoder_TestBench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstructionDecoder_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstructionROM_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionROM_TestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ProgramCounter_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProgramCounter_TestBench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ProgramCounter_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ProgramStatusRegister_TestBench02_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ProgramStatusRegister_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProgramStatusRegister_TestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFile.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegFile.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegFile.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegFile_TestBench2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFile_TestBench2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegFile_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFile_TestBench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegFile_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFile_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Shifter_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shifter_TestBench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SignExtender_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignExtender_TestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Titan.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Titan.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Titan.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Titan.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Titan.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Titan_TestBench02_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Titan_TestBench02_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Titan_TestBench02_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Titan_TestBench03_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Titan_TestBench03_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Titan_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Titan_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Titan_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="displayvga.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="displayvga.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="displayvga.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vgaControl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="vgaControl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="vgaControl.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vgaControl_TestBenchS_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="vgaControl_TestBenchS_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="vgaControl_TestBenchS_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="vgaControl_TestBench_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="vgaControl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vgaControl_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="vga_Control_TestBenchM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_Control_TestBenchM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1415640168" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1415640168">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415656473" xil_pn:in_ck="278227445775775938" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1415656473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_TestBench.v"/>
      <outfile xil_pn:name="CharacterDisplayRAM.v"/>
      <outfile xil_pn:name="CharacterDisplayRAM_TestBench.v"/>
      <outfile xil_pn:name="CharacterROM.v"/>
      <outfile xil_pn:name="DataRAM.v"/>
      <outfile xil_pn:name="DataRAM_TestBench.v"/>
      <outfile xil_pn:name="DisplayVGA.v"/>
      <outfile xil_pn:name="DisplayVGA_TestBench.v"/>
      <outfile xil_pn:name="ExecutionStage.v"/>
      <outfile xil_pn:name="ExecutionStage_TestBench02.v"/>
      <outfile xil_pn:name="InstructionDecoder.v"/>
      <outfile xil_pn:name="InstructionDecoder_TestBench.v"/>
      <outfile xil_pn:name="InstructionROM.v"/>
      <outfile xil_pn:name="InstructionROM_TestBench.v"/>
      <outfile xil_pn:name="LogicController.v"/>
      <outfile xil_pn:name="LogicController_TestBench.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="ProgramCounter.v"/>
      <outfile xil_pn:name="ProgramCounter_TestBench.v"/>
      <outfile xil_pn:name="ProgramStatusRegister.v"/>
      <outfile xil_pn:name="ProgramStatusRegister_TestBench02.v"/>
      <outfile xil_pn:name="RegFile.v"/>
      <outfile xil_pn:name="RegFile_TestBench2.v"/>
      <outfile xil_pn:name="Shifter.v"/>
      <outfile xil_pn:name="Shifter_TestBench.v"/>
      <outfile xil_pn:name="SignExtender.v"/>
      <outfile xil_pn:name="SignExtender_TestBench.v"/>
      <outfile xil_pn:name="Titan.v"/>
      <outfile xil_pn:name="Titan_TestBench03.v"/>
      <outfile xil_pn:name="ZeroPad.v"/>
      <outfile xil_pn:name="ZeroPad_TestBench.v"/>
      <outfile xil_pn:name="counter.v"/>
      <outfile xil_pn:name="vgaControl.v"/>
      <outfile xil_pn:name="vgaControl_TestBench.v"/>
      <outfile xil_pn:name="vga_Control_TestBenchM.v"/>
    </transform>
    <transform xil_pn:end_ts="1415656342" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6833507790888374567" xil_pn:start_ts="1415656342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415656342" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6280805755734104215" xil_pn:start_ts="1415656342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415640168" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8485242741332796616" xil_pn:start_ts="1415640168">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415656473" xil_pn:in_ck="278227445775775938" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1415656473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_TestBench.v"/>
      <outfile xil_pn:name="CharacterDisplayRAM.v"/>
      <outfile xil_pn:name="CharacterDisplayRAM_TestBench.v"/>
      <outfile xil_pn:name="CharacterROM.v"/>
      <outfile xil_pn:name="DataRAM.v"/>
      <outfile xil_pn:name="DataRAM_TestBench.v"/>
      <outfile xil_pn:name="DisplayVGA.v"/>
      <outfile xil_pn:name="DisplayVGA_TestBench.v"/>
      <outfile xil_pn:name="ExecutionStage.v"/>
      <outfile xil_pn:name="ExecutionStage_TestBench02.v"/>
      <outfile xil_pn:name="InstructionDecoder.v"/>
      <outfile xil_pn:name="InstructionDecoder_TestBench.v"/>
      <outfile xil_pn:name="InstructionROM.v"/>
      <outfile xil_pn:name="InstructionROM_TestBench.v"/>
      <outfile xil_pn:name="LogicController.v"/>
      <outfile xil_pn:name="LogicController_TestBench.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="ProgramCounter.v"/>
      <outfile xil_pn:name="ProgramCounter_TestBench.v"/>
      <outfile xil_pn:name="ProgramStatusRegister.v"/>
      <outfile xil_pn:name="ProgramStatusRegister_TestBench02.v"/>
      <outfile xil_pn:name="RegFile.v"/>
      <outfile xil_pn:name="RegFile_TestBench2.v"/>
      <outfile xil_pn:name="Shifter.v"/>
      <outfile xil_pn:name="Shifter_TestBench.v"/>
      <outfile xil_pn:name="SignExtender.v"/>
      <outfile xil_pn:name="SignExtender_TestBench.v"/>
      <outfile xil_pn:name="Titan.v"/>
      <outfile xil_pn:name="Titan_TestBench03.v"/>
      <outfile xil_pn:name="ZeroPad.v"/>
      <outfile xil_pn:name="ZeroPad_TestBench.v"/>
      <outfile xil_pn:name="counter.v"/>
      <outfile xil_pn:name="vgaControl.v"/>
      <outfile xil_pn:name="vgaControl_TestBench.v"/>
      <outfile xil_pn:name="vga_Control_TestBenchM.v"/>
    </transform>
    <transform xil_pn:end_ts="1415656476" xil_pn:in_ck="278227445775775938" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7008338676475022513" xil_pn:start_ts="1415656473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CharacterDisplayRAM_TestBench_beh.prj"/>
      <outfile xil_pn:name="CharacterDisplayRAM_TestBench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1415656476" xil_pn:in_ck="-8574356202413593039" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8580521070466378924" xil_pn:start_ts="1415656476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CharacterDisplayRAM_TestBench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1413304315" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1413304315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415148476" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3387861754456867095" xil_pn:start_ts="1415148476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415148476" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8485242741332796616" xil_pn:start_ts="1415148476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415148476" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1415148476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415148476" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3852564831997466261" xil_pn:start_ts="1415148476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415149402" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1415149402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415149402" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4750460174440014530" xil_pn:start_ts="1415149402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415656561" xil_pn:in_ck="4049469241919347808" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2616636384815346439" xil_pn:start_ts="1415656548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DisplayVGA.lso"/>
      <outfile xil_pn:name="DisplayVGA.ngc"/>
      <outfile xil_pn:name="DisplayVGA.ngr"/>
      <outfile xil_pn:name="DisplayVGA.prj"/>
      <outfile xil_pn:name="DisplayVGA.stx"/>
      <outfile xil_pn:name="DisplayVGA.syr"/>
      <outfile xil_pn:name="DisplayVGA.xst"/>
      <outfile xil_pn:name="DisplayVGA_TestBench_stx_beh.prj"/>
      <outfile xil_pn:name="DisplayVGA_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1415317212" xil_pn:in_ck="-5294983847437911072" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8765754216716934038" xil_pn:start_ts="1415317212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415656569" xil_pn:in_ck="-6705696878083169400" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2868169580531557145" xil_pn:start_ts="1415656561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DisplayVGA.bld"/>
      <outfile xil_pn:name="DisplayVGA.ngd"/>
      <outfile xil_pn:name="DisplayVGA_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1415656579" xil_pn:in_ck="233921277003058619" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1415656569">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DisplayVGA.pcf"/>
      <outfile xil_pn:name="DisplayVGA_map.map"/>
      <outfile xil_pn:name="DisplayVGA_map.mrp"/>
      <outfile xil_pn:name="DisplayVGA_map.ncd"/>
      <outfile xil_pn:name="DisplayVGA_map.ngm"/>
      <outfile xil_pn:name="DisplayVGA_map.xrpt"/>
      <outfile xil_pn:name="DisplayVGA_summary.xml"/>
      <outfile xil_pn:name="DisplayVGA_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1415656595" xil_pn:in_ck="-8068368804966353132" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1415656579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DisplayVGA.ncd"/>
      <outfile xil_pn:name="DisplayVGA.pad"/>
      <outfile xil_pn:name="DisplayVGA.par"/>
      <outfile xil_pn:name="DisplayVGA.ptwx"/>
      <outfile xil_pn:name="DisplayVGA.unroutes"/>
      <outfile xil_pn:name="DisplayVGA.xpi"/>
      <outfile xil_pn:name="DisplayVGA_pad.csv"/>
      <outfile xil_pn:name="DisplayVGA_pad.txt"/>
      <outfile xil_pn:name="DisplayVGA_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1415656610" xil_pn:in_ck="-5294983847437918697" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1415656595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DisplayVGA.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="displayvga.bgn"/>
      <outfile xil_pn:name="displayvga.bit"/>
      <outfile xil_pn:name="displayvga.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1415656611" xil_pn:in_ck="3555656983124040801" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1415656610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415656595" xil_pn:in_ck="-3215348181636762057" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1415656589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DisplayVGA.twr"/>
      <outfile xil_pn:name="DisplayVGA.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
