

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c21026540e9e45d29a0fc095a3a82d3e  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_2IlCa5"
Parsing file _cuobjdump_complete_output_2IlCa5
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401580, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_oyG7rf"
Running: cat _ptx_oyG7rf | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_gd3KJp
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_gd3KJp --output-file  /dev/null 2> _ptx_oyG7rfinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_oyG7rf _ptx2_gd3KJp _ptx_oyG7rfinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401590, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x404320, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_AF7ClA"
Running: cat _ptx_AF7ClA | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_6AYxXK
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_6AYxXK --output-file  /dev/null 2> _ptx_AF7ClAinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_AF7ClA _ptx2_6AYxXK _ptx_AF7ClAinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x404310, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402b20, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402c10, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402d00, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404af0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_U3duNV"
Running: cat _ptx_U3duNV | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_7jagE6
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_7jagE6 --output-file  /dev/null 2> _ptx_U3duNVinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_U3duNV _ptx2_7jagE6 _ptx_U3duNVinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404b00, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405aa0, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_mWI6Kh"
Running: cat _ptx_mWI6Kh | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_gd7FSs
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_gd7FSs --output-file  /dev/null 2> _ptx_mWI6Khinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_mWI6Kh _ptx2_gd7FSs _ptx_mWI6Khinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405a90, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406440, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_kJwXjE"
Running: cat _ptx_kJwXjE | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_B2rhLP
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_B2rhLP --output-file  /dev/null 2> _ptx_kJwXjEinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_kJwXjE _ptx2_B2rhLP _ptx_kJwXjEinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x4063c0, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406330, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x402d00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,1,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(3,0,0) tid=(31,18,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 135328 (ipc=270.7) sim_rate=135328 (inst/sec) elapsed = 0:0:00:01 / Wed Jul 25 12:06:38 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(4,0,0) tid=(31,20,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 254142 (ipc=254.1) sim_rate=127071 (inst/sec) elapsed = 0:0:00:02 / Wed Jul 25 12:06:39 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(13,0,0) tid=(25,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1327,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1328,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1333,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1339,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1345,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1351,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1357,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1363,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1369,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1381,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1387,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1393,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1399,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1405,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1741,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2416,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 1.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 2417
gpu_sim_insn = 354304
gpu_ipc =     146.5883
gpu_tot_sim_cycle = 2417
gpu_tot_sim_insn = 354304
gpu_tot_ipc =     146.5883
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 336
gpu_stall_icnt2sh    = 203
gpu_total_sim_rate=177152

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8105
	L1I_total_cache_misses = 1449
	L1I_total_cache_miss_rate = 0.1788
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 144, Miss = 41, Miss_rate = 0.285, Pending_hits = 39, Reservation_fails = 244
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 144
	L1D_total_cache_misses = 41
	L1D_total_cache_miss_rate = 0.2847
	L1D_total_cache_pending_hits = 39
	L1D_total_cache_reservation_fails = 244
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 1152
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.4167
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 244
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 672
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6656
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1449
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 379904
gpgpu_n_tot_w_icount = 11872
gpgpu_n_stall_shd_mem = 3275
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14
gpgpu_n_mem_write_global = 40
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 960
gpgpu_n_store_insn = 320
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6390	W0_Idle:24167	W0_Scoreboard:1509	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:1120	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2880 {40:16,72:16,136:8,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1904 {136:14,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 320 {8:40,}
traffic_breakdown_memtocore[INST_ACC_R] = 6256 {136:46,}
maxmrqlatency = 9 
maxdqlatency = 0 
maxmflatency = 274 
averagemflatency = 252 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 2416 
mrq_lat_table:15 	0 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	53 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	70 	41 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11 	18 	0 	0 	0 	0 	0 	15 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       232         0         0      2169         0      1790         0         0         0         0         0         0         0         0         0 
dram[1]:         0       915         0         0         0         0      1791         0         0         0         0         0         0         0         0         0 
dram[2]:         0      1253         0         0         0      1779         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0      1797         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0      1813         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      2162         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  2.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 17/10 = 1.700000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0         2         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         0         2         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 17
min_bank_accesses = 0!
chip skew: 5/2 = 2.50
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3765         0    none      none         881    none         269    none      none      none      none      none      none      none      none      none  
dram[1]:     none           0    none      none      none      none         274    none      none      none      none      none      none      none      none      none  
dram[2]:     none           0    none      none      none         877    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none         955    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none         924    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         868    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        269         0         0         0       273         0       269         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0       274         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0       270         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0       273         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0       270         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       270         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190 n_nop=3176 n_act=4 n_pre=0 n_req=5 n_rd=10 n_write=0 bw_util=0.00627
n_activity=175 dram_eff=0.1143
bk0: 2a 3174i bk1: 2a 3173i bk2: 0a 3190i bk3: 0a 3192i bk4: 4a 3171i bk5: 0a 3190i bk6: 2a 3173i bk7: 0a 3188i bk8: 0a 3189i bk9: 0a 3189i bk10: 0a 3189i bk11: 0a 3189i bk12: 0a 3190i bk13: 0a 3190i bk14: 0a 3190i bk15: 0a 3191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190 n_nop=3182 n_act=2 n_pre=0 n_req=3 n_rd=6 n_write=0 bw_util=0.003762
n_activity=95 dram_eff=0.1263
bk0: 0a 3190i bk1: 4a 3170i bk2: 0a 3189i bk3: 0a 3190i bk4: 0a 3191i bk5: 0a 3191i bk6: 2a 3174i bk7: 0a 3189i bk8: 0a 3189i bk9: 0a 3189i bk10: 0a 3190i bk11: 0a 3190i bk12: 0a 3190i bk13: 0a 3190i bk14: 0a 3190i bk15: 0a 3190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190 n_nop=3182 n_act=2 n_pre=0 n_req=3 n_rd=6 n_write=0 bw_util=0.003762
n_activity=80 dram_eff=0.15
bk0: 0a 3190i bk1: 2a 3174i bk2: 0a 3189i bk3: 0a 3191i bk4: 0a 3191i bk5: 4a 3168i bk6: 0a 3189i bk7: 0a 3189i bk8: 0a 3189i bk9: 0a 3190i bk10: 0a 3190i bk11: 0a 3190i bk12: 0a 3190i bk13: 0a 3190i bk14: 0a 3190i bk15: 0a 3190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00344828
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190 n_nop=3185 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=0.002508
n_activity=40 dram_eff=0.2
bk0: 0a 3190i bk1: 0a 3191i bk2: 0a 3191i bk3: 0a 3191i bk4: 0a 3191i bk5: 4a 3169i bk6: 0a 3189i bk7: 0a 3189i bk8: 0a 3189i bk9: 0a 3189i bk10: 0a 3189i bk11: 0a 3190i bk12: 0a 3190i bk13: 0a 3190i bk14: 0a 3190i bk15: 0a 3190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190 n_nop=3185 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=0.002508
n_activity=55 dram_eff=0.1455
bk0: 0a 3190i bk1: 0a 3191i bk2: 0a 3191i bk3: 0a 3191i bk4: 0a 3191i bk5: 4a 3170i bk6: 0a 3189i bk7: 0a 3189i bk8: 0a 3189i bk9: 0a 3189i bk10: 0a 3189i bk11: 0a 3190i bk12: 0a 3190i bk13: 0a 3190i bk14: 0a 3190i bk15: 0a 3190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190 n_nop=3185 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=0.002508
n_activity=40 dram_eff=0.2
bk0: 0a 3190i bk1: 0a 3191i bk2: 0a 3191i bk3: 0a 3191i bk4: 0a 3191i bk5: 4a 3168i bk6: 0a 3189i bk7: 0a 3189i bk8: 0a 3189i bk9: 0a 3189i bk10: 0a 3189i bk11: 0a 3190i bk12: 0a 3190i bk13: 0a 3190i bk14: 0a 3190i bk15: 0a 3190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250784

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26, Miss = 4, Miss_rate = 0.154, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[1]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 3, Reservation_fails = 116
L2_cache_bank[2]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 25, Miss = 3, Miss_rate = 0.120, Pending_hits = 3, Reservation_fails = 106
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 2, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 11, Miss = 2, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 10, Miss = 2, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 115
L2_total_cache_misses = 17
L2_total_cache_miss_rate = 0.1478
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 430
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=385
icnt_total_pkts_simt_to_mem=195
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.4652
	minimum = 6
	maximum = 34
Network latency average = 10.4391
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 9.18621
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00352442
	minimum = 0 (at node 19)
	maximum = 0.0244104 (at node 1)
Accepted packet rate average = 0.00352442
	minimum = 0 (at node 19)
	maximum = 0.0244104 (at node 1)
Injected flit rate average = 0.00888766
	minimum = 0 (at node 19)
	maximum = 0.0575093 (at node 1)
Accepted flit rate average= 0.00888766
	minimum = 0 (at node 19)
	maximum = 0.0550269 (at node 1)
Injected packet length average = 2.52174
Accepted packet length average = 2.52174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.4652 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 10.4391 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 9.18621 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00352442 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0244104 (1 samples)
Accepted packet rate average = 0.00352442 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0244104 (1 samples)
Injected flit rate average = 0.00888766 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0575093 (1 samples)
Accepted flit rate average = 0.00888766 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0550269 (1 samples)
Injected packet size average = 2.52174 (1 samples)
Accepted packet size average = 2.52174 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 177152 (inst/sec)
gpgpu_simulation_rate = 1208 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402d00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,16,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,2417)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,8,0) tid=(31,14,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,7,0) tid=(31,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,13,0) tid=(25,18,0)
GPGPU-Sim uArch: cycles simulated: 2917  inst.: 644962 (ipc=581.3) sim_rate=214987 (inst/sec) elapsed = 0:0:00:03 / Wed Jul 25 12:06:40 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,5,0) tid=(10,10,0)
GPGPU-Sim uArch: cycles simulated: 4417  inst.: 704059 (ipc=174.9) sim_rate=176014 (inst/sec) elapsed = 0:0:00:04 / Wed Jul 25 12:06:41 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2943,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2944,2417)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2947,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3138,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3139,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3154,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3164,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3172,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3211,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3229,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3232,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3234,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3237,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3237,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3240,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3289,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 5917  inst.: 747806 (ipc=112.4) sim_rate=149561 (inst/sec) elapsed = 0:0:00:05 / Wed Jul 25 12:06:42 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5142,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 7.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 5143
gpu_sim_insn = 400564
gpu_ipc =      77.8853
gpu_tot_sim_cycle = 7560
gpu_tot_sim_insn = 754868
gpu_tot_ipc =      99.8503
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 336
gpu_stall_icnt2sh    = 374
gpu_total_sim_rate=150973

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 44993
	L1I_total_cache_misses = 1693
	L1I_total_cache_miss_rate = 0.0376
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 992, Miss = 225, Miss_rate = 0.227, Pending_hits = 144, Reservation_fails = 725
	L1D_cache_core[1]: Access = 1136, Miss = 185, Miss_rate = 0.163, Pending_hits = 266, Reservation_fails = 591
	L1D_cache_core[2]: Access = 992, Miss = 225, Miss_rate = 0.227, Pending_hits = 144, Reservation_fails = 495
	L1D_cache_core[3]: Access = 992, Miss = 180, Miss_rate = 0.181, Pending_hits = 192, Reservation_fails = 564
	L1D_cache_core[4]: Access = 992, Miss = 193, Miss_rate = 0.195, Pending_hits = 180, Reservation_fails = 555
	L1D_cache_core[5]: Access = 992, Miss = 179, Miss_rate = 0.180, Pending_hits = 194, Reservation_fails = 515
	L1D_cache_core[6]: Access = 992, Miss = 247, Miss_rate = 0.249, Pending_hits = 125, Reservation_fails = 592
	L1D_cache_core[7]: Access = 1612, Miss = 341, Miss_rate = 0.212, Pending_hits = 260, Reservation_fails = 413
	L1D_cache_core[8]: Access = 992, Miss = 163, Miss_rate = 0.164, Pending_hits = 208, Reservation_fails = 570
	L1D_cache_core[9]: Access = 992, Miss = 221, Miss_rate = 0.223, Pending_hits = 152, Reservation_fails = 624
	L1D_cache_core[10]: Access = 992, Miss = 188, Miss_rate = 0.190, Pending_hits = 189, Reservation_fails = 482
	L1D_cache_core[11]: Access = 992, Miss = 227, Miss_rate = 0.229, Pending_hits = 147, Reservation_fails = 634
	L1D_cache_core[12]: Access = 992, Miss = 206, Miss_rate = 0.208, Pending_hits = 165, Reservation_fails = 530
	L1D_cache_core[13]: Access = 992, Miss = 181, Miss_rate = 0.182, Pending_hits = 187, Reservation_fails = 574
	L1D_cache_core[14]: Access = 992, Miss = 181, Miss_rate = 0.182, Pending_hits = 193, Reservation_fails = 534
	L1D_total_cache_accesses = 15644
	L1D_total_cache_misses = 3142
	L1D_total_cache_miss_rate = 0.2008
	L1D_total_cache_pending_hits = 2746
	L1D_total_cache_reservation_fails = 8398
	L1D_cache_data_port_util = 0.136
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 4176
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1149
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4310
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3696
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4088
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 43300
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1693
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 2579968
gpgpu_n_tot_w_icount = 80624
gpgpu_n_stall_shd_mem = 11429
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275
gpgpu_n_mem_write_global = 5040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 11460
gpgpu_n_store_insn = 5320
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 68816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8414
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20492	W0_Idle:32041	W0_Scoreboard:10341	W1:58000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:1120	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2200 {8:275,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 202880 {40:5016,72:16,136:8,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37400 {136:275,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 40320 {8:5040,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 22 
maxdqlatency = 0 
maxmflatency = 350 
averagemflatency = 194 
max_icnt2mem_latency = 107 
max_icnt2sh_latency = 7559 
mrq_lat_table:163 	11 	8 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5141 	189 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1622 	488 	496 	2784 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	200 	81 	9 	0 	0 	0 	0 	15 	1591 	3434 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       232         0         0      2169         0      1790       806         0         0         0         0         0         0         0         0 
dram[1]:         0       915         0         0         0         0      1791       619         0         0         0         0         0         0         0         0 
dram[2]:         0      1253         0         0         0      1779       868       812         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0      1797       794       793         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0      1813       791       829         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      2162       806       885         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan  2.000000      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  2.000000      -nan      -nan      -nan      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan      -nan  2.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan  2.000000 14.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  2.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 190/20 = 9.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0         2         0        15        14         0         0         0         0         0         0         0         0 
dram[1]:         0         2         0         0         0         0        15        14         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         2        14        14         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2        15        16         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2        14        16         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2        14        14         0         0         0         0         0         0         0         0 
total reads: 190
min_bank_accesses = 0!
chip skew: 33/30 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3765         0    none      none         881    none         407      9639    none      none      none      none      none      none      none      none  
dram[1]:     none           0    none      none      none      none         278      9012    none      none      none      none      none      none      none      none  
dram[2]:     none           0    none      none      none         877       271      9418    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none         955      8828      8450    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none         924      9277      4941    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         868      9538       284    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        269         0         0         0       273         0       318       350         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0       332       345         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0       270       344       341         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0       273       338       343         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0       270       340       327         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       270       322       343         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978 n_nop=9907 n_act=5 n_pre=0 n_req=33 n_rd=66 n_write=0 bw_util=0.01323
n_activity=537 dram_eff=0.2458
bk0: 2a 9962i bk1: 2a 9961i bk2: 0a 9978i bk3: 0a 9980i bk4: 4a 9959i bk5: 0a 9978i bk6: 30a 9903i bk7: 28a 9893i bk8: 0a 9976i bk9: 0a 9977i bk10: 0a 9977i bk11: 0a 9977i bk12: 0a 9978i bk13: 0a 9978i bk14: 0a 9978i bk15: 0a 9979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000501102
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978 n_nop=9913 n_act=3 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.01243
n_activity=469 dram_eff=0.2644
bk0: 0a 9978i bk1: 4a 9958i bk2: 0a 9977i bk3: 0a 9978i bk4: 0a 9979i bk5: 0a 9979i bk6: 30a 9901i bk7: 28a 9905i bk8: 0a 9977i bk9: 0a 9977i bk10: 0a 9978i bk11: 0a 9978i bk12: 0a 9978i bk13: 0a 9978i bk14: 0a 9978i bk15: 0a 9978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000501102
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978 n_nop=9912 n_act=4 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.01243
n_activity=422 dram_eff=0.2938
bk0: 0a 9978i bk1: 2a 9962i bk2: 0a 9977i bk3: 0a 9980i bk4: 0a 9980i bk5: 4a 9957i bk6: 28a 9896i bk7: 28a 9865i bk8: 0a 9976i bk9: 0a 9977i bk10: 0a 9977i bk11: 0a 9978i bk12: 0a 9978i bk13: 0a 9978i bk14: 0a 9978i bk15: 0a 9978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00571257
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978 n_nop=9909 n_act=3 n_pre=0 n_req=33 n_rd=66 n_write=0 bw_util=0.01323
n_activity=406 dram_eff=0.3251
bk0: 0a 9978i bk1: 0a 9979i bk2: 0a 9979i bk3: 0a 9979i bk4: 0a 9979i bk5: 4a 9958i bk6: 30a 9894i bk7: 32a 9884i bk8: 0a 9976i bk9: 0a 9977i bk10: 0a 9977i bk11: 0a 9978i bk12: 0a 9978i bk13: 0a 9978i bk14: 0a 9978i bk15: 0a 9978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00280617
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978 n_nop=9911 n_act=3 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.01283
n_activity=408 dram_eff=0.3137
bk0: 0a 9978i bk1: 0a 9979i bk2: 0a 9979i bk3: 0a 9979i bk4: 0a 9979i bk5: 4a 9958i bk6: 28a 9899i bk7: 32a 9863i bk8: 0a 9977i bk9: 0a 9977i bk10: 0a 9977i bk11: 0a 9978i bk12: 0a 9978i bk13: 0a 9978i bk14: 0a 9978i bk15: 0a 9978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250551
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978 n_nop=9915 n_act=3 n_pre=0 n_req=30 n_rd=60 n_write=0 bw_util=0.01203
n_activity=386 dram_eff=0.3109
bk0: 0a 9978i bk1: 0a 9979i bk2: 0a 9979i bk3: 0a 9979i bk4: 0a 9979i bk5: 4a 9956i bk6: 28a 9902i bk7: 28a 9865i bk8: 0a 9976i bk9: 0a 9976i bk10: 0a 9977i bk11: 0a 9978i bk12: 0a 9978i bk13: 0a 9978i bk14: 0a 9978i bk15: 0a 9978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0088194

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54, Miss = 18, Miss_rate = 0.333, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[1]: Access = 678, Miss = 15, Miss_rate = 0.022, Pending_hits = 3, Reservation_fails = 116
L2_cache_bank[2]: Access = 15, Miss = 15, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 695, Miss = 16, Miss_rate = 0.023, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 689, Miss = 17, Miss_rate = 0.025, Pending_hits = 3, Reservation_fails = 106
L2_cache_bank[6]: Access = 665, Miss = 15, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 675, Miss = 18, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 663, Miss = 14, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 555, Miss = 18, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 663, Miss = 14, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5390
L2_total_cache_misses = 190
L2_total_cache_miss_rate = 0.0353
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 430
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 185
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5040
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=6760
icnt_total_pkts_simt_to_mem=10470
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.6896
	minimum = 6
	maximum = 56
Network latency average = 13.5133
	minimum = 6
	maximum = 35
Slowest packet = 474
Flit latency average = 14.5108
	minimum = 6
	maximum = 31
Slowest flit = 3224
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0759753
	minimum = 0.00272215 (at node 17)
	maximum = 0.132024 (at node 18)
Accepted packet rate average = 0.0759753
	minimum = 0.00272215 (at node 17)
	maximum = 0.132024 (at node 18)
Injected flit rate average = 0.119904
	minimum = 0.0136107 (at node 17)
	maximum = 0.207855 (at node 7)
Accepted flit rate average= 0.119904
	minimum = 0.00272215 (at node 17)
	maximum = 0.256465 (at node 18)
Injected packet length average = 1.5782
Accepted packet length average = 1.5782
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5774 (2 samples)
	minimum = 6 (2 samples)
	maximum = 45 (2 samples)
Network latency average = 11.9762 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Flit latency average = 11.8485 (2 samples)
	minimum = 6 (2 samples)
	maximum = 32.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0397498 (2 samples)
	minimum = 0.00136107 (2 samples)
	maximum = 0.0782173 (2 samples)
Accepted packet rate average = 0.0397498 (2 samples)
	minimum = 0.00136107 (2 samples)
	maximum = 0.0782173 (2 samples)
Injected flit rate average = 0.0643959 (2 samples)
	minimum = 0.00680537 (2 samples)
	maximum = 0.132682 (2 samples)
Accepted flit rate average = 0.0643959 (2 samples)
	minimum = 0.00136107 (2 samples)
	maximum = 0.155746 (2 samples)
Injected packet size average = 1.62003 (2 samples)
Accepted packet size average = 1.62003 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 150973 (inst/sec)
gpgpu_simulation_rate = 1512 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404320 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,7560)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1336,7560), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 8.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 1337
gpu_sim_insn = 5360
gpu_ipc =       4.0090
gpu_tot_sim_cycle = 8897
gpu_tot_sim_insn = 760228
gpu_tot_ipc =      85.4477
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 336
gpu_stall_icnt2sh    = 374
gpu_total_sim_rate=152045

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 45149
	L1I_total_cache_misses = 1741
	L1I_total_cache_miss_rate = 0.0386
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 992, Miss = 225, Miss_rate = 0.227, Pending_hits = 144, Reservation_fails = 725
	L1D_cache_core[1]: Access = 1136, Miss = 185, Miss_rate = 0.163, Pending_hits = 266, Reservation_fails = 591
	L1D_cache_core[2]: Access = 992, Miss = 225, Miss_rate = 0.227, Pending_hits = 144, Reservation_fails = 495
	L1D_cache_core[3]: Access = 992, Miss = 180, Miss_rate = 0.181, Pending_hits = 192, Reservation_fails = 564
	L1D_cache_core[4]: Access = 992, Miss = 193, Miss_rate = 0.195, Pending_hits = 180, Reservation_fails = 555
	L1D_cache_core[5]: Access = 992, Miss = 179, Miss_rate = 0.180, Pending_hits = 194, Reservation_fails = 515
	L1D_cache_core[6]: Access = 992, Miss = 247, Miss_rate = 0.249, Pending_hits = 125, Reservation_fails = 592
	L1D_cache_core[7]: Access = 1612, Miss = 341, Miss_rate = 0.212, Pending_hits = 260, Reservation_fails = 413
	L1D_cache_core[8]: Access = 995, Miss = 164, Miss_rate = 0.165, Pending_hits = 208, Reservation_fails = 570
	L1D_cache_core[9]: Access = 992, Miss = 221, Miss_rate = 0.223, Pending_hits = 152, Reservation_fails = 624
	L1D_cache_core[10]: Access = 992, Miss = 188, Miss_rate = 0.190, Pending_hits = 189, Reservation_fails = 482
	L1D_cache_core[11]: Access = 992, Miss = 227, Miss_rate = 0.229, Pending_hits = 147, Reservation_fails = 634
	L1D_cache_core[12]: Access = 992, Miss = 206, Miss_rate = 0.208, Pending_hits = 165, Reservation_fails = 530
	L1D_cache_core[13]: Access = 992, Miss = 181, Miss_rate = 0.182, Pending_hits = 187, Reservation_fails = 574
	L1D_cache_core[14]: Access = 992, Miss = 181, Miss_rate = 0.182, Pending_hits = 193, Reservation_fails = 534
	L1D_total_cache_accesses = 15647
	L1D_total_cache_misses = 3143
	L1D_total_cache_miss_rate = 0.2009
	L1D_total_cache_pending_hits = 2746
	L1D_total_cache_reservation_fails = 8398
	L1D_cache_data_port_util = 0.133
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 4195
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1144
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4310
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3715
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4088
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 43408
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1741
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 2585920
gpgpu_n_tot_w_icount = 80810
gpgpu_n_stall_shd_mem = 11429
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 276
gpgpu_n_mem_write_global = 5041
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 11480
gpgpu_n_store_insn = 5330
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 69358
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8414
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20494	W0_Idle:34193	W0_Scoreboard:10703	W1:58000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21664
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2208 {8:276,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 202952 {40:5016,72:17,136:8,}
traffic_breakdown_coretomem[INST_ACC_R] = 504 {8:63,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37536 {136:276,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 40328 {8:5041,}
traffic_breakdown_memtocore[INST_ACC_R] = 8568 {136:63,}
maxmrqlatency = 22 
maxdqlatency = 0 
maxmflatency = 350 
averagemflatency = 193 
max_icnt2mem_latency = 107 
max_icnt2sh_latency = 8896 
mrq_lat_table:167 	11 	8 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5142 	190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1627 	488 	496 	2784 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	201 	81 	9 	0 	0 	0 	0 	15 	1591 	3434 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       232       232         0         0      2169         0      1790       806         0         0         0         0         0         0         0         0 
dram[1]:       557       915         0         0         0         0      1791       619         0         0         0         0         0         0         0         0 
dram[2]:         0      1253         0         0         0      1779       868       812         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0      1797       794       793         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0      1813       791       829         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      2162       806       885         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  1.000000      -nan      -nan  2.000000      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan      -nan  2.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan  2.000000 14.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  2.000000 14.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 194/22 = 8.818182
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         1         0         0         2         0        15        14         0         0         0         0         0         0         0         0 
dram[1]:         2         2         0         0         0         0        15        14         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         2        14        14         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2        15        16         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2        14        16         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2        14        15         0         0         0         0         0         0         0         0 
total reads: 194
min_bank_accesses = 0!
chip skew: 34/31 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1882         0    none      none         881    none         407      9639    none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none      none      none         278      9012    none      none      none      none      none      none      none      none  
dram[2]:     none           0    none      none      none         877       271      9418    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none         955      8828      8450    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none         924      9277      4941    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         868      9538       292    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        269         0         0         0       273         0       318       350         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0       332       345         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0       270       344       341         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0       273       338       343         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0       270       340       327         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       270       322       343         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11742 n_nop=11667 n_act=6 n_pre=1 n_req=34 n_rd=68 n_write=0 bw_util=0.01158
n_activity=589 dram_eff=0.2309
bk0: 4a 11698i bk1: 2a 11724i bk2: 0a 11741i bk3: 0a 11743i bk4: 4a 11723i bk5: 0a 11742i bk6: 30a 11667i bk7: 28a 11657i bk8: 0a 11740i bk9: 0a 11741i bk10: 0a 11741i bk11: 0a 11741i bk12: 0a 11742i bk13: 0a 11742i bk14: 0a 11743i bk15: 0a 11744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000425822
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11742 n_nop=11672 n_act=4 n_pre=0 n_req=33 n_rd=66 n_write=0 bw_util=0.01124
n_activity=524 dram_eff=0.2519
bk0: 4a 11722i bk1: 4a 11721i bk2: 0a 11740i bk3: 0a 11741i bk4: 0a 11743i bk5: 0a 11743i bk6: 30a 11665i bk7: 28a 11669i bk8: 0a 11741i bk9: 0a 11741i bk10: 0a 11742i bk11: 0a 11742i bk12: 0a 11742i bk13: 0a 11742i bk14: 0a 11743i bk15: 0a 11743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000425822
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11742 n_nop=11676 n_act=4 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.01056
n_activity=422 dram_eff=0.2938
bk0: 0a 11742i bk1: 2a 11726i bk2: 0a 11741i bk3: 0a 11744i bk4: 0a 11744i bk5: 4a 11721i bk6: 28a 11660i bk7: 28a 11629i bk8: 0a 11740i bk9: 0a 11741i bk10: 0a 11741i bk11: 0a 11742i bk12: 0a 11742i bk13: 0a 11742i bk14: 0a 11742i bk15: 0a 11742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00485437
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11742 n_nop=11673 n_act=3 n_pre=0 n_req=33 n_rd=66 n_write=0 bw_util=0.01124
n_activity=406 dram_eff=0.3251
bk0: 0a 11742i bk1: 0a 11743i bk2: 0a 11743i bk3: 0a 11743i bk4: 0a 11743i bk5: 4a 11722i bk6: 30a 11658i bk7: 32a 11648i bk8: 0a 11740i bk9: 0a 11741i bk10: 0a 11741i bk11: 0a 11742i bk12: 0a 11742i bk13: 0a 11742i bk14: 0a 11742i bk15: 0a 11742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0023846
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11742 n_nop=11675 n_act=3 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.0109
n_activity=408 dram_eff=0.3137
bk0: 0a 11742i bk1: 0a 11743i bk2: 0a 11743i bk3: 0a 11743i bk4: 0a 11743i bk5: 4a 11722i bk6: 28a 11663i bk7: 32a 11627i bk8: 0a 11741i bk9: 0a 11741i bk10: 0a 11741i bk11: 0a 11742i bk12: 0a 11742i bk13: 0a 11742i bk14: 0a 11742i bk15: 0a 11742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00212911
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11742 n_nop=11677 n_act=3 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.01056
n_activity=401 dram_eff=0.3092
bk0: 0a 11742i bk1: 0a 11743i bk2: 0a 11743i bk3: 0a 11743i bk4: 0a 11743i bk5: 4a 11720i bk6: 28a 11666i bk7: 30a 11625i bk8: 0a 11740i bk9: 0a 11740i bk10: 0a 11741i bk11: 0a 11742i bk12: 0a 11742i bk13: 0a 11742i bk14: 0a 11742i bk15: 0a 11742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00749446

========= L2 cache stats =========
L2_cache_bank[0]: Access = 55, Miss = 19, Miss_rate = 0.345, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[1]: Access = 678, Miss = 15, Miss_rate = 0.022, Pending_hits = 3, Reservation_fails = 116
L2_cache_bank[2]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 695, Miss = 16, Miss_rate = 0.023, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 689, Miss = 17, Miss_rate = 0.025, Pending_hits = 3, Reservation_fails = 106
L2_cache_bank[6]: Access = 665, Miss = 15, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 675, Miss = 18, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 663, Miss = 14, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 555, Miss = 18, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 663, Miss = 14, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 26, Miss = 17, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5395
L2_total_cache_misses = 194
L2_total_cache_miss_rate = 0.0360
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 430
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 186
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5041
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=6781
icnt_total_pkts_simt_to_mem=10477
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.8
	minimum = 6
	maximum = 10
Network latency average = 7.8
	minimum = 6
	maximum = 10
Slowest packet = 10781
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 17230
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000277016
	minimum = 0 (at node 0)
	maximum = 0.00373972 (at node 8)
Accepted packet rate average = 0.000277016
	minimum = 0 (at node 0)
	maximum = 0.00373972 (at node 8)
Injected flit rate average = 0.000775645
	minimum = 0 (at node 0)
	maximum = 0.00747943 (at node 17)
Accepted flit rate average= 0.000775645
	minimum = 0 (at node 0)
	maximum = 0.0157068 (at node 8)
Injected packet length average = 2.8
Accepted packet length average = 2.8
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.6516 (3 samples)
	minimum = 6 (3 samples)
	maximum = 33.3333 (3 samples)
Network latency average = 10.5841 (3 samples)
	minimum = 6 (3 samples)
	maximum = 26.3333 (3 samples)
Flit latency average = 9.89899 (3 samples)
	minimum = 6 (3 samples)
	maximum = 23.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0265922 (3 samples)
	minimum = 0.000907382 (3 samples)
	maximum = 0.0533914 (3 samples)
Accepted packet rate average = 0.0265922 (3 samples)
	minimum = 0.000907382 (3 samples)
	maximum = 0.0533914 (3 samples)
Injected flit rate average = 0.0431891 (3 samples)
	minimum = 0.00453691 (3 samples)
	maximum = 0.090948 (3 samples)
Accepted flit rate average = 0.0431891 (3 samples)
	minimum = 0.000907382 (3 samples)
	maximum = 0.109066 (3 samples)
Injected packet size average = 1.62413 (3 samples)
Accepted packet size average = 1.62413 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 152045 (inst/sec)
gpgpu_simulation_rate = 1779 (cycle/sec)
