Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jan 13 02:52:28 2020
| Host         : travis-job-e9a0457a-83cb-4eed-be86-1224b0ac6a89 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.559        0.000                      0                13802        0.024        0.000                      0                13798        0.264        0.000                       0                  4531  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk       {0.000 20.000}       40.000          25.000          
eth_tx_clk       {0.000 20.000}       40.000          25.000          
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           2.515        0.000                      0                   13        0.309        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk            31.564        0.000                      0                  443        0.081        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk            29.957        0.000                      0                  223        0.156        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                0.559        0.000                      0                13119        0.024        0.000                      0                13119        3.750        0.000                       0                  4176  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.668        0.000                      0                    1                                                                        
              eth_rx_clk          2.451        0.000                      0                    1                                                                        
              eth_tx_clk          2.452        0.000                      0                    1                                                                        
              sys_clk             2.392        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.718ns (32.232%)  route 1.510ns (67.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.518    reset_counter[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.299     7.817 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612     8.429    reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_CE)      -0.205    10.944    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.718ns (32.232%)  route 1.510ns (67.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.518    reset_counter[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.299     7.817 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612     8.429    reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_CE)      -0.205    10.944    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.718ns (32.232%)  route 1.510ns (67.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.518    reset_counter[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.299     7.817 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612     8.429    reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_CE)      -0.205    10.944    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.718ns (32.232%)  route 1.510ns (67.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.518    reset_counter[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.299     7.817 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612     8.429    reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_CE)      -0.205    10.944    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.580ns (27.220%)  route 1.551ns (72.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.456     6.658 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.551     8.209    reset_counter[0]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.333 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.333    reset_counter[2]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_D)        0.031    11.180    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.180    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.580ns (27.284%)  route 1.546ns (72.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.456     6.658 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.546     8.204    reset_counter[0]
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.124     8.328 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.328    reset_counter0[0]
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_D)        0.029    11.178    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.178    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.608ns (28.164%)  route 1.551ns (71.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.456     6.658 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.551     8.209    reset_counter[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.152     8.361 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.361    reset_counter[3]_i_2_n_0
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_D)        0.075    11.224    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.606ns (28.163%)  route 1.546ns (71.837%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.456     6.658 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.546     8.204    reset_counter[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.150     8.354 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.354    reset_counter[1]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_D)        0.075    11.224    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.419ns (32.165%)  route 0.884ns (67.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.419     6.630 r  FDPE_3/Q
                         net (fo=5, routed)           0.884     7.513    clk200_rst
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X65Y24         FDSE (Setup_fdse_C_S)       -0.604    10.509    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.419ns (32.165%)  route 0.884ns (67.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.419     6.630 r  FDPE_3/Q
                         net (fo=5, routed)           0.884     7.513    clk200_rst
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X65Y24         FDSE (Setup_fdse_C_S)       -0.604    10.509    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  2.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.231ns (55.484%)  route 0.185ns (44.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.171    reset_counter[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.103     2.274 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.274    reset_counter[3]_i_2_n_0
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_D)         0.107     1.964    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.227ns (55.053%)  route 0.185ns (44.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.171    reset_counter[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I0_O)        0.099     2.270 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.270    reset_counter[2]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_D)         0.092     1.949    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.429%)  route 0.233ns (55.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X63Y24         FDRE                                         r  ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.998 r  ic_reset_reg/Q
                         net (fo=2, routed)           0.233     2.231    ic_reset
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.045     2.276 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.276    ic_reset_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X63Y24         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.548     1.857    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.092     1.949    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.291%)  route 0.321ns (58.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.321     2.307    reset_counter[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.098     2.405 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.405    reset_counter[1]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_D)         0.107     1.964    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.727%)  route 0.334ns (72.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.128     1.991 r  FDPE_3/Q
                         net (fo=5, routed)           0.334     2.325    clk200_rst
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.514     1.891    
    SLICE_X65Y24         FDSE (Hold_fdse_C_S)        -0.072     1.819    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.727%)  route 0.334ns (72.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.128     1.991 r  FDPE_3/Q
                         net (fo=5, routed)           0.334     2.325    clk200_rst
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.514     1.891    
    SLICE_X65Y24         FDSE (Hold_fdse_C_S)        -0.072     1.819    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.727%)  route 0.334ns (72.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.128     1.991 r  FDPE_3/Q
                         net (fo=5, routed)           0.334     2.325    clk200_rst
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.514     1.891    
    SLICE_X65Y24         FDSE (Hold_fdse_C_S)        -0.072     1.819    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.727%)  route 0.334ns (72.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.128     1.991 r  FDPE_3/Q
                         net (fo=5, routed)           0.334     2.325    clk200_rst
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.514     1.891    
    SLICE_X65Y24         FDSE (Hold_fdse_C_S)        -0.072     1.819    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.226ns (41.837%)  route 0.314ns (58.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.101    reset_counter[3]
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.098     2.199 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.198     2.398    reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_CE)       -0.039     1.818    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.226ns (41.837%)  route 0.314ns (58.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.101    reset_counter[3]
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.098     2.199 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.198     2.398    reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_CE)       -0.039     1.818    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.579    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y31     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y31     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X63Y24     ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y24     ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y24     ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y24     ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y24     ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.564ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.216ns  (logic 1.436ns (17.479%)  route 6.780ns (82.521%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X15Y29         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.456     2.014 r  liteethphymiirx_converter_converter_source_payload_data_reg[3]/Q
                         net (fo=17, routed)          1.619     3.633    liteethphymiirx_converter_converter_source_payload_data[3]
    SLICE_X31Y29         LUT2 (Prop_lut2_I1_O)        0.152     3.785 r  rx_converter_converter_source_payload_data[39]_i_23/O
                         net (fo=1, routed)           0.810     4.595    rx_converter_converter_source_payload_data[39]_i_23_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I3_O)        0.332     4.927 r  rx_converter_converter_source_payload_data[39]_i_19/O
                         net (fo=1, routed)           0.670     5.597    rx_converter_converter_source_payload_data[39]_i_19_n_0
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.721 r  rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.808     6.529    rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.653 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.797     7.451    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.669     8.244    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.368 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.406     9.774    crc32_checker_source_source_payload_error
    SLICE_X39Y23         FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.433    41.433    eth_rx_clk
    SLICE_X39Y23         FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.440    
                         clock uncertainty           -0.035    41.405    
    SLICE_X39Y23         FDRE (Setup_fdre_C_D)       -0.067    41.338    rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.338    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                 31.564    

Slack (MET) :             31.699ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 1.436ns (17.754%)  route 6.652ns (82.246%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X15Y29         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.456     2.014 r  liteethphymiirx_converter_converter_source_payload_data_reg[3]/Q
                         net (fo=17, routed)          1.619     3.633    liteethphymiirx_converter_converter_source_payload_data[3]
    SLICE_X31Y29         LUT2 (Prop_lut2_I1_O)        0.152     3.785 r  rx_converter_converter_source_payload_data[39]_i_23/O
                         net (fo=1, routed)           0.810     4.595    rx_converter_converter_source_payload_data[39]_i_23_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I3_O)        0.332     4.927 r  rx_converter_converter_source_payload_data[39]_i_19/O
                         net (fo=1, routed)           0.670     5.597    rx_converter_converter_source_payload_data[39]_i_19_n_0
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.721 r  rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.808     6.529    rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.653 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.797     7.451    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.669     8.244    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.368 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.279     9.647    crc32_checker_source_source_payload_error
    SLICE_X39Y21         FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X39Y21         FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X39Y21         FDRE (Setup_fdre_C_D)       -0.062    41.346    rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.346    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                 31.699    

Slack (MET) :             31.911ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.881ns  (logic 1.436ns (18.222%)  route 6.445ns (81.778%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X15Y29         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.456     2.014 r  liteethphymiirx_converter_converter_source_payload_data_reg[3]/Q
                         net (fo=17, routed)          1.619     3.633    liteethphymiirx_converter_converter_source_payload_data[3]
    SLICE_X31Y29         LUT2 (Prop_lut2_I1_O)        0.152     3.785 r  rx_converter_converter_source_payload_data[39]_i_23/O
                         net (fo=1, routed)           0.810     4.595    rx_converter_converter_source_payload_data[39]_i_23_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I3_O)        0.332     4.927 r  rx_converter_converter_source_payload_data[39]_i_19/O
                         net (fo=1, routed)           0.670     5.597    rx_converter_converter_source_payload_data[39]_i_19_n_0
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.721 r  rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.808     6.529    rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.653 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.797     7.451    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.669     8.244    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.368 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.071     9.439    crc32_checker_source_source_payload_error
    SLICE_X37Y21         FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X37Y21         FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X37Y21         FDRE (Setup_fdre_C_D)       -0.058    41.350    rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.350    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                 31.911    

Slack (MET) :             31.983ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 1.560ns (19.588%)  route 6.404ns (80.412%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X15Y29         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.456     2.014 r  liteethphymiirx_converter_converter_source_payload_data_reg[3]/Q
                         net (fo=17, routed)          1.619     3.633    liteethphymiirx_converter_converter_source_payload_data[3]
    SLICE_X31Y29         LUT2 (Prop_lut2_I1_O)        0.152     3.785 r  rx_converter_converter_source_payload_data[39]_i_23/O
                         net (fo=1, routed)           0.810     4.595    rx_converter_converter_source_payload_data[39]_i_23_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I3_O)        0.332     4.927 r  rx_converter_converter_source_payload_data[39]_i_19/O
                         net (fo=1, routed)           0.670     5.597    rx_converter_converter_source_payload_data[39]_i_19_n_0
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.721 r  rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.808     6.529    rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.653 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.797     7.451    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.669     8.244    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.368 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.030     9.398    crc32_checker_source_source_payload_error
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.124     9.522 r  ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     9.522    ps_crc_error_toggle_i_i_1_n_0
    SLICE_X35Y26         FDRE                                         r  ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.432    41.432    eth_rx_clk
    SLICE_X35Y26         FDRE                                         r  ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.079    41.511    
                         clock uncertainty           -0.035    41.476    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.029    41.505    ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.505    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                 31.983    

Slack (MET) :             32.140ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.746ns  (logic 1.687ns (21.778%)  route 6.059ns (78.222%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X39Y20         FDRE                                         r  rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419     1.973 r  rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.812     2.785    rx_cdc_graycounter0_q[2]
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.296     3.081 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           0.599     3.680    storage_13_reg_i_8_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.124     3.804 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.038     4.843    rx_cdc_asyncfifo_writable
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.348     5.314    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.124     5.438 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.821     6.260    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.384 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           1.581     7.965    liteethphymiirx_converter_converter_load_part
    SLICE_X14Y29         LUT3 (Prop_lut3_I0_O)        0.148     8.113 r  liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.859     8.973    liteethphymiirx_converter_converter_strobe_all88_out
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.328     9.301 r  liteethphymiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     9.301    liteethphymiirx_converter_converter_strobe_all_i_1_n_0
    SLICE_X28Y28         FDRE                                         r  liteethphymiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.438    41.438    eth_rx_clk
    SLICE_X28Y28         FDRE                                         r  liteethphymiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.007    41.445    
                         clock uncertainty           -0.035    41.410    
    SLICE_X28Y28         FDRE (Setup_fdre_C_D)        0.031    41.441    liteethphymiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         41.441    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                 32.140    

Slack (MET) :             32.495ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 1.436ns (19.419%)  route 5.959ns (80.581%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X15Y29         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.456     2.014 r  liteethphymiirx_converter_converter_source_payload_data_reg[3]/Q
                         net (fo=17, routed)          1.619     3.633    liteethphymiirx_converter_converter_source_payload_data[3]
    SLICE_X31Y29         LUT2 (Prop_lut2_I1_O)        0.152     3.785 r  rx_converter_converter_source_payload_data[39]_i_23/O
                         net (fo=1, routed)           0.810     4.595    rx_converter_converter_source_payload_data[39]_i_23_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I3_O)        0.332     4.927 r  rx_converter_converter_source_payload_data[39]_i_19/O
                         net (fo=1, routed)           0.670     5.597    rx_converter_converter_source_payload_data[39]_i_19_n_0
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.721 r  rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.808     6.529    rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.653 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.797     7.451    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.669     8.244    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.368 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.585     8.953    crc32_checker_source_source_payload_error
    SLICE_X34Y23         FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.432    41.432    eth_rx_clk
    SLICE_X34Y23         FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.079    41.511    
                         clock uncertainty           -0.035    41.476    
    SLICE_X34Y23         FDRE (Setup_fdre_C_D)       -0.028    41.448    rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.448    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                 32.495    

Slack (MET) :             32.497ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 1.335ns (18.651%)  route 5.823ns (81.349%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X39Y20         FDRE                                         r  rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419     1.973 r  rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.812     2.785    rx_cdc_graycounter0_q[2]
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.296     3.081 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           0.599     3.680    storage_13_reg_i_8_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.124     3.804 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.038     4.843    rx_cdc_asyncfifo_writable
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.348     5.314    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.124     5.438 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.821     6.260    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.384 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           1.730     8.114    liteethphymiirx_converter_converter_load_part
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.238 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.474     8.712    liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X15Y30         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X15Y30         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.007    41.449    
                         clock uncertainty           -0.035    41.414    
    SLICE_X15Y30         FDRE (Setup_fdre_C_CE)      -0.205    41.209    liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.209    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 32.497    

Slack (MET) :             32.497ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 1.335ns (18.651%)  route 5.823ns (81.349%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X39Y20         FDRE                                         r  rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419     1.973 r  rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.812     2.785    rx_cdc_graycounter0_q[2]
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.296     3.081 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           0.599     3.680    storage_13_reg_i_8_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.124     3.804 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.038     4.843    rx_cdc_asyncfifo_writable
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.348     5.314    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.124     5.438 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.821     6.260    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.384 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           1.730     8.114    liteethphymiirx_converter_converter_load_part
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.238 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.474     8.712    liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X15Y30         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X15Y30         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.007    41.449    
                         clock uncertainty           -0.035    41.414    
    SLICE_X15Y30         FDRE (Setup_fdre_C_CE)      -0.205    41.209    liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.209    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 32.497    

Slack (MET) :             32.497ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 1.335ns (18.651%)  route 5.823ns (81.349%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X39Y20         FDRE                                         r  rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419     1.973 r  rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.812     2.785    rx_cdc_graycounter0_q[2]
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.296     3.081 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           0.599     3.680    storage_13_reg_i_8_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.124     3.804 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.038     4.843    rx_cdc_asyncfifo_writable
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.348     5.314    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.124     5.438 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.821     6.260    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.384 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           1.730     8.114    liteethphymiirx_converter_converter_load_part
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.238 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.474     8.712    liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X15Y30         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X15Y30         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.007    41.449    
                         clock uncertainty           -0.035    41.414    
    SLICE_X15Y30         FDRE (Setup_fdre_C_CE)      -0.205    41.209    liteethphymiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         41.209    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 32.497    

Slack (MET) :             32.497ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 1.335ns (18.651%)  route 5.823ns (81.349%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X39Y20         FDRE                                         r  rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419     1.973 r  rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.812     2.785    rx_cdc_graycounter0_q[2]
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.296     3.081 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           0.599     3.680    storage_13_reg_i_8_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.124     3.804 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.038     4.843    rx_cdc_asyncfifo_writable
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.348     5.314    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.124     5.438 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.821     6.260    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.384 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           1.730     8.114    liteethphymiirx_converter_converter_load_part
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.238 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.474     8.712    liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X15Y30         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X15Y30         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.007    41.449    
                         clock uncertainty           -0.035    41.414    
    SLICE_X15Y30         FDRE (Setup_fdre_C_CE)      -0.205    41.209    liteethphymiirx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.209    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 32.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rx_converter_converter_source_payload_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_13_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.917%)  route 0.315ns (69.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X37Y21         FDRE                                         r  rx_converter_converter_source_payload_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  rx_converter_converter_source_payload_data_reg[28]/Q
                         net (fo=1, routed)           0.315     1.011    rx_converter_converter_source_payload_data[28]
    RAMB36_X1Y4          RAMB36E1                                     r  storage_13_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.868     0.868    eth_rx_clk
    RAMB36_X1Y4          RAMB36E1                                     r  storage_13_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.634    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     0.930    storage_13_reg
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.553     0.553    eth_rx_clk
    SLICE_X31Y26         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.977    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X30Y26         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.819     0.819    storage_11_reg_0_7_6_7/WCLK
    SLICE_X30Y26         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X30Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.876    storage_11_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.553     0.553    eth_rx_clk
    SLICE_X31Y26         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.977    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X30Y26         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.819     0.819    storage_11_reg_0_7_6_7/WCLK
    SLICE_X30Y26         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X30Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.876    storage_11_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.553     0.553    eth_rx_clk
    SLICE_X31Y26         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.977    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X30Y26         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.819     0.819    storage_11_reg_0_7_6_7/WCLK
    SLICE_X30Y26         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X30Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.876    storage_11_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.553     0.553    eth_rx_clk
    SLICE_X31Y26         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.977    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X30Y26         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.819     0.819    storage_11_reg_0_7_6_7/WCLK
    SLICE_X30Y26         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X30Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.876    storage_11_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.553     0.553    eth_rx_clk
    SLICE_X31Y26         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.977    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X30Y26         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.819     0.819    storage_11_reg_0_7_6_7/WCLK
    SLICE_X30Y26         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X30Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.876    storage_11_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.553     0.553    eth_rx_clk
    SLICE_X31Y26         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.977    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X30Y26         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.819     0.819    storage_11_reg_0_7_6_7/WCLK
    SLICE_X30Y26         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X30Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.876    storage_11_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.553     0.553    eth_rx_clk
    SLICE_X31Y26         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.977    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X30Y26         RAMS32                                       r  storage_11_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.819     0.819    storage_11_reg_0_7_6_7/WCLK
    SLICE_X30Y26         RAMS32                                       r  storage_11_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X30Y26         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.876    storage_11_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.553     0.553    eth_rx_clk
    SLICE_X31Y26         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.977    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X30Y26         RAMS32                                       r  storage_11_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.819     0.819    storage_11_reg_0_7_6_7/WCLK
    SLICE_X30Y26         RAMS32                                       r  storage_11_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X30Y26         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.876    storage_11_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl8_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl8_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.556     0.556    eth_rx_clk
    SLICE_X37Y20         FDRE                                         r  xilinxmultiregimpl8_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  xilinxmultiregimpl8_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.752    xilinxmultiregimpl8_regs0[2]
    SLICE_X37Y20         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    eth_rx_clk
    SLICE_X37Y20         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[2]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.076     0.632    xilinxmultiregimpl8_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4   storage_13_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y30  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y30  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y20  xilinxmultiregimpl8_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y20  xilinxmultiregimpl8_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y20  xilinxmultiregimpl8_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y19  xilinxmultiregimpl8_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y21  xilinxmultiregimpl8_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y19  xilinxmultiregimpl8_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y19  xilinxmultiregimpl8_regs0_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y26  storage_11_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y26  storage_11_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.957ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 1.641ns (17.364%)  route 7.810ns (82.636%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X10Y26         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     2.031 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.195     3.226    tx_cdc_graycounter1_q[2]
    SLICE_X12Y23         LUT4 (Prop_lut4_I0_O)        0.295     3.521 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.140     4.661    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.785 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.762     5.547    tx_cdc_asyncfifo_readable
    SLICE_X12Y30         LUT3 (Prop_lut3_I0_O)        0.124     5.671 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.434     6.105    padding_inserter_source_valid
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.229 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.611     6.840    crc32_inserter_source_valid
    SLICE_X13Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.964 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.661     7.624    preamble_inserter_sink_ready
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.082     8.830    tx_converter_converter_mux0
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.954 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.116    10.071    tx_converter_converter_mux__0
    SLICE_X9Y26          LUT6 (Prop_lut6_I1_O)        0.124    10.195 r  storage_12_reg_i_3/O
                         net (fo=2, routed)           0.810    11.004    tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.962    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                 29.957    

Slack (MET) :             30.104ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 1.641ns (17.638%)  route 7.663ns (82.362%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X10Y26         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     2.031 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.195     3.226    tx_cdc_graycounter1_q[2]
    SLICE_X12Y23         LUT4 (Prop_lut4_I0_O)        0.295     3.521 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.140     4.661    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.785 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.762     5.547    tx_cdc_asyncfifo_readable
    SLICE_X12Y30         LUT3 (Prop_lut3_I0_O)        0.124     5.671 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.434     6.105    padding_inserter_source_valid
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.229 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.611     6.840    crc32_inserter_source_valid
    SLICE_X13Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.964 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.661     7.624    preamble_inserter_sink_ready
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.082     8.830    tx_converter_converter_mux0
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.954 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.107    10.062    tx_converter_converter_mux__0
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.124    10.186 r  storage_12_reg_i_5/O
                         net (fo=2, routed)           0.672    10.857    tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.962    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                 30.104    

Slack (MET) :             30.340ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.068ns  (logic 1.641ns (18.096%)  route 7.427ns (81.904%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X10Y26         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     2.031 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.195     3.226    tx_cdc_graycounter1_q[2]
    SLICE_X12Y23         LUT4 (Prop_lut4_I0_O)        0.295     3.521 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.140     4.661    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.785 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.762     5.547    tx_cdc_asyncfifo_readable
    SLICE_X12Y30         LUT3 (Prop_lut3_I0_O)        0.124     5.671 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.434     6.105    padding_inserter_source_valid
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.229 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.611     6.840    crc32_inserter_source_valid
    SLICE_X13Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.964 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.661     7.624    preamble_inserter_sink_ready
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.211     8.959    tx_converter_converter_mux0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.124     9.083 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.596     9.679    storage_12_reg_i_46_n_0
    SLICE_X9Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.803 r  storage_12_reg_i_2/O
                         net (fo=2, routed)           0.819    10.622    tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.962    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                 30.340    

Slack (MET) :             30.511ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 1.667ns (18.198%)  route 7.493ns (81.802%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X10Y26         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     2.031 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.195     3.226    tx_cdc_graycounter1_q[2]
    SLICE_X12Y23         LUT4 (Prop_lut4_I0_O)        0.295     3.521 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.140     4.661    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.785 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.762     5.547    tx_cdc_asyncfifo_readable
    SLICE_X12Y30         LUT3 (Prop_lut3_I0_O)        0.124     5.671 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.434     6.105    padding_inserter_source_valid
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.229 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.611     6.840    crc32_inserter_source_valid
    SLICE_X13Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.964 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.661     7.624    preamble_inserter_sink_ready
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.211     8.959    tx_converter_converter_mux0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.124     9.083 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.905     9.988    storage_12_reg_i_46_n_0
    SLICE_X9Y25          LUT5 (Prop_lut5_I1_O)        0.150    10.138 r  tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.576    10.714    tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X9Y25          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.436    41.436    eth_tx_clk
    SLICE_X9Y25          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.079    41.515    
                         clock uncertainty           -0.035    41.480    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)       -0.255    41.225    tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.225    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                 30.511    

Slack (MET) :             30.620ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.248ns  (logic 1.641ns (17.745%)  route 7.607ns (82.255%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X10Y26         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     2.031 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.195     3.226    tx_cdc_graycounter1_q[2]
    SLICE_X12Y23         LUT4 (Prop_lut4_I0_O)        0.295     3.521 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.140     4.661    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.785 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.762     5.547    tx_cdc_asyncfifo_readable
    SLICE_X12Y30         LUT3 (Prop_lut3_I0_O)        0.124     5.671 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.434     6.105    padding_inserter_source_valid
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.229 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.611     6.840    crc32_inserter_source_valid
    SLICE_X13Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.964 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.661     7.624    preamble_inserter_sink_ready
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.082     8.830    tx_converter_converter_mux0
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.954 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.116    10.071    tx_converter_converter_mux__0
    SLICE_X9Y26          LUT6 (Prop_lut6_I1_O)        0.124    10.195 r  storage_12_reg_i_3/O
                         net (fo=2, routed)           0.606    10.801    tx_cdc_graycounter1_q_next_binary[4]
    SLICE_X9Y26          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.438    41.438    eth_tx_clk
    SLICE_X9Y26          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.079    41.517    
                         clock uncertainty           -0.035    41.482    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)       -0.061    41.421    tx_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         41.421    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                 30.620    

Slack (MET) :             30.641ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 1.641ns (17.758%)  route 7.600ns (82.242%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X10Y26         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     2.031 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.195     3.226    tx_cdc_graycounter1_q[2]
    SLICE_X12Y23         LUT4 (Prop_lut4_I0_O)        0.295     3.521 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.140     4.661    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.785 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.762     5.547    tx_cdc_asyncfifo_readable
    SLICE_X12Y30         LUT3 (Prop_lut3_I0_O)        0.124     5.671 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.434     6.105    padding_inserter_source_valid
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.229 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.611     6.840    crc32_inserter_source_valid
    SLICE_X13Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.964 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.661     7.624    preamble_inserter_sink_ready
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.082     8.830    tx_converter_converter_mux0
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.954 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.107    10.062    tx_converter_converter_mux__0
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.124    10.186 r  storage_12_reg_i_5/O
                         net (fo=2, routed)           0.609    10.794    tx_cdc_graycounter1_q_next_binary[2]
    SLICE_X9Y26          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.438    41.438    eth_tx_clk
    SLICE_X9Y26          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.079    41.517    
                         clock uncertainty           -0.035    41.482    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)       -0.047    41.435    tx_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         41.435    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 30.641    

Slack (MET) :             30.675ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 1.667ns (18.558%)  route 7.316ns (81.442%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X10Y26         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     2.031 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.195     3.226    tx_cdc_graycounter1_q[2]
    SLICE_X12Y23         LUT4 (Prop_lut4_I0_O)        0.295     3.521 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.140     4.661    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.785 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.762     5.547    tx_cdc_asyncfifo_readable
    SLICE_X12Y30         LUT3 (Prop_lut3_I0_O)        0.124     5.671 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.434     6.105    padding_inserter_source_valid
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.229 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.611     6.840    crc32_inserter_source_valid
    SLICE_X13Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.964 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.661     7.624    preamble_inserter_sink_ready
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.211     8.959    tx_converter_converter_mux0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.124     9.083 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.905     9.988    storage_12_reg_i_46_n_0
    SLICE_X9Y25          LUT5 (Prop_lut5_I1_O)        0.150    10.138 r  tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.399    10.536    tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X9Y25          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.436    41.436    eth_tx_clk
    SLICE_X9Y25          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.079    41.515    
                         clock uncertainty           -0.035    41.480    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)       -0.269    41.211    tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.211    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                 30.675    

Slack (MET) :             30.705ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 1.641ns (18.855%)  route 7.062ns (81.145%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X10Y26         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     2.031 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.195     3.226    tx_cdc_graycounter1_q[2]
    SLICE_X12Y23         LUT4 (Prop_lut4_I0_O)        0.295     3.521 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.140     4.661    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.785 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.762     5.547    tx_cdc_asyncfifo_readable
    SLICE_X12Y30         LUT3 (Prop_lut3_I0_O)        0.124     5.671 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.434     6.105    padding_inserter_source_valid
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.229 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.611     6.840    crc32_inserter_source_valid
    SLICE_X13Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.964 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.661     7.624    preamble_inserter_sink_ready
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.082     8.830    tx_converter_converter_mux0
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.954 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.585     9.539    tx_converter_converter_mux__0
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.124     9.663 r  storage_12_reg_i_6/O
                         net (fo=2, routed)           0.594    10.257    tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.962    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                 30.705    

Slack (MET) :             30.721ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 1.641ns (18.891%)  route 7.046ns (81.109%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X10Y26         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     2.031 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.195     3.226    tx_cdc_graycounter1_q[2]
    SLICE_X12Y23         LUT4 (Prop_lut4_I0_O)        0.295     3.521 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.140     4.661    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.785 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.762     5.547    tx_cdc_asyncfifo_readable
    SLICE_X12Y30         LUT3 (Prop_lut3_I0_O)        0.124     5.671 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.434     6.105    padding_inserter_source_valid
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.229 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.611     6.840    crc32_inserter_source_valid
    SLICE_X13Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.964 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.661     7.624    preamble_inserter_sink_ready
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.082     8.830    tx_converter_converter_mux0
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.954 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.425     9.380    tx_converter_converter_mux__0
    SLICE_X9Y26          LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  storage_12_reg_i_4/O
                         net (fo=2, routed)           0.736    10.240    tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.962    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                 30.721    

Slack (MET) :             30.834ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 1.641ns (19.138%)  route 6.934ns (80.862%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     1.553    eth_tx_clk
    SLICE_X10Y26         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     2.031 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.195     3.226    tx_cdc_graycounter1_q[2]
    SLICE_X12Y23         LUT4 (Prop_lut4_I0_O)        0.295     3.521 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.140     4.661    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.785 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.762     5.547    tx_cdc_asyncfifo_readable
    SLICE_X12Y30         LUT3 (Prop_lut3_I0_O)        0.124     5.671 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.434     6.105    padding_inserter_source_valid
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.229 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.611     6.840    crc32_inserter_source_valid
    SLICE_X13Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.964 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.661     7.624    preamble_inserter_sink_ready
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.082     8.830    tx_converter_converter_mux0
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.954 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.595     9.549    tx_converter_converter_mux__0
    SLICE_X8Y27          LUT2 (Prop_lut2_I1_O)        0.124     9.673 r  storage_12_reg_i_7/O
                         net (fo=2, routed)           0.455    10.128    tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.962    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                 30.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X12Y23         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.775    xilinxmultiregimpl5_regs0[5]
    SLICE_X12Y23         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X12Y23         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.064     0.620    xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X12Y24         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.774    xilinxmultiregimpl5_regs0[0]
    SLICE_X12Y24         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X12Y24         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.060     0.615    xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X12Y23         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.775    xilinxmultiregimpl5_regs0[1]
    SLICE_X12Y23         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X12Y23         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.060     0.616    xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X12Y26         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.775    xilinxmultiregimpl5_regs0[3]
    SLICE_X12Y26         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X12Y26         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X12Y26         FDRE (Hold_fdre_C_D)         0.060     0.616    xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X12Y22         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.777    xilinxmultiregimpl5_regs0[6]
    SLICE_X12Y22         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X12Y22         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.060     0.618    xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X12Y23         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.775    xilinxmultiregimpl5_regs0[2]
    SLICE_X12Y23         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X12Y23         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.053     0.609    xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X12Y26         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.775    xilinxmultiregimpl5_regs0[4]
    SLICE_X12Y26         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X12Y26         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X12Y26         FDRE (Hold_fdre_C_D)         0.053     0.609    xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X29Y27         FDRE                                         r  tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.121     0.817    tx_gap_inserter_counter_reg__0[0]
    SLICE_X28Y27         LUT6 (Prop_lut6_I3_O)        0.045     0.862 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.862    liteethmacgap_state_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X28Y27         FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.254     0.568    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.092     0.660    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X11Y32         FDSE                                         r  crc32_inserter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDSE (Prop_fdse_C_Q)         0.141     0.703 r  crc32_inserter_reg_reg[8]/Q
                         net (fo=2, routed)           0.151     0.854    p_23_in
    SLICE_X10Y32         LUT4 (Prop_lut4_I3_O)        0.045     0.899 r  crc32_inserter_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.899    crc32_inserter_next_reg[16]
    SLICE_X10Y32         FDSE                                         r  crc32_inserter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X10Y32         FDSE                                         r  crc32_inserter_reg_reg[16]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X10Y32         FDSE (Hold_fdse_C_D)         0.120     0.695    crc32_inserter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tx_cdc_graycounter1_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X8Y25          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     0.719 r  tx_cdc_graycounter1_q_binary_reg[5]/Q
                         net (fo=4, routed)           0.105     0.824    tx_cdc_graycounter1_q_binary_reg__0[5]
    SLICE_X9Y25          LUT5 (Prop_lut5_I1_O)        0.045     0.869 r  tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.869    tx_cdc_graycounter1_q_next[5]
    SLICE_X9Y25          FDRE                                         r  tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X9Y25          FDRE                                         r  tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism             -0.254     0.568    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.092     0.660    tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5   storage_12_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y31  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y31  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y24  xilinxmultiregimpl5_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y23  xilinxmultiregimpl5_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y23  xilinxmultiregimpl5_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y26  xilinxmultiregimpl5_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y26  xilinxmultiregimpl5_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y23  xilinxmultiregimpl5_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y22  xilinxmultiregimpl5_regs0_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y23  xilinxmultiregimpl5_regs0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y23  xilinxmultiregimpl5_regs0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26  xilinxmultiregimpl5_regs0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26  xilinxmultiregimpl5_regs0_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y23  xilinxmultiregimpl5_regs0_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y22  xilinxmultiregimpl5_regs0_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y23  xilinxmultiregimpl5_regs1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y23  xilinxmultiregimpl5_regs1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26  xilinxmultiregimpl5_regs1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26  xilinxmultiregimpl5_regs1_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y31  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y31  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y31  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y31  FDPE_9/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y24  xilinxmultiregimpl5_regs0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y23  xilinxmultiregimpl5_regs0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y23  xilinxmultiregimpl5_regs0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y23  xilinxmultiregimpl5_regs0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y23  xilinxmultiregimpl5_regs0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26  xilinxmultiregimpl5_regs0_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_cdc_graycounter0_q_binary_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 0.419ns (4.932%)  route 8.077ns (95.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        1.633     1.633    sys_clk
    SLICE_X65Y34         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDPE (Prop_fdpe_C_Q)         0.419     2.052 r  FDPE_1/Q
                         net (fo=3186, routed)        8.077    10.129    sys_rst
    SLICE_X10Y24         FDRE                                         r  tx_cdc_graycounter0_q_binary_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4176, routed)        1.437    11.437    sys_clk
    SLICE_X10Y24         FDRE                                         r  tx_cdc_graycounter0_q_binary_reg[2]/C
                         clock pessimism              0.007    11.444    
                         clock uncertainty           -0.057    11.388    
    SLICE_X10Y24         FDRE (Setup_fdre_C_R)       -0.699    10.689    tx_cdc_graycounter0_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         10.689    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_cdc_graycounter0_q_binary_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 0.419ns (4.932%)  route 8.077ns (95.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        1.633     1.633    sys_clk
    SLICE_X65Y34         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDPE (Prop_fdpe_C_Q)         0.419     2.052 r  FDPE_1/Q
                         net (fo=3186, routed)        8.077    10.129    sys_rst
    SLICE_X10Y24         FDRE                                         r  tx_cdc_graycounter0_q_binary_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4176, routed)        1.437    11.437    sys_clk
    SLICE_X10Y24         FDRE                                         r  tx_cdc_graycounter0_q_binary_reg[3]/C
                         clock pessimism              0.007    11.444    
                         clock uncertainty           -0.057    11.388    
    SLICE_X10Y24         FDRE (Setup_fdre_C_R)       -0.699    10.689    tx_cdc_graycounter0_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         10.689    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_cdc_graycounter0_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 0.419ns (4.932%)  route 8.077ns (95.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        1.633     1.633    sys_clk
    SLICE_X65Y34         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDPE (Prop_fdpe_C_Q)         0.419     2.052 r  FDPE_1/Q
                         net (fo=3186, routed)        8.077    10.129    sys_rst
    SLICE_X10Y24         FDRE                                         r  tx_cdc_graycounter0_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4176, routed)        1.437    11.437    sys_clk
    SLICE_X10Y24         FDRE                                         r  tx_cdc_graycounter0_q_reg[0]/C
                         clock pessimism              0.007    11.444    
                         clock uncertainty           -0.057    11.388    
    SLICE_X10Y24         FDRE (Setup_fdre_C_R)       -0.699    10.689    tx_cdc_graycounter0_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.689    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_cdc_graycounter0_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 0.419ns (4.932%)  route 8.077ns (95.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        1.633     1.633    sys_clk
    SLICE_X65Y34         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDPE (Prop_fdpe_C_Q)         0.419     2.052 r  FDPE_1/Q
                         net (fo=3186, routed)        8.077    10.129    sys_rst
    SLICE_X10Y24         FDRE                                         r  tx_cdc_graycounter0_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4176, routed)        1.437    11.437    sys_clk
    SLICE_X10Y24         FDRE                                         r  tx_cdc_graycounter0_q_reg[1]/C
                         clock pessimism              0.007    11.444    
                         clock uncertainty           -0.057    11.388    
    SLICE_X10Y24         FDRE (Setup_fdre_C_R)       -0.699    10.689    tx_cdc_graycounter0_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.689    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_cdc_graycounter0_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 0.419ns (4.932%)  route 8.077ns (95.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        1.633     1.633    sys_clk
    SLICE_X65Y34         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDPE (Prop_fdpe_C_Q)         0.419     2.052 r  FDPE_1/Q
                         net (fo=3186, routed)        8.077    10.129    sys_rst
    SLICE_X11Y24         FDRE                                         r  tx_cdc_graycounter0_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4176, routed)        1.437    11.437    sys_clk
    SLICE_X11Y24         FDRE                                         r  tx_cdc_graycounter0_q_reg[2]/C
                         clock pessimism              0.007    11.444    
                         clock uncertainty           -0.057    11.388    
    SLICE_X11Y24         FDRE (Setup_fdre_C_R)       -0.604    10.784    tx_cdc_graycounter0_q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.784    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_cdc_graycounter0_q_binary_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.491ns  (logic 0.419ns (4.935%)  route 8.072ns (95.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        1.633     1.633    sys_clk
    SLICE_X65Y34         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDPE (Prop_fdpe_C_Q)         0.419     2.052 r  FDPE_1/Q
                         net (fo=3186, routed)        8.072    10.125    sys_rst
    SLICE_X9Y23          FDRE                                         r  tx_cdc_graycounter0_q_binary_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4176, routed)        1.438    11.438    sys_clk
    SLICE_X9Y23          FDRE                                         r  tx_cdc_graycounter0_q_binary_reg[5]/C
                         clock pessimism              0.007    11.445    
                         clock uncertainty           -0.057    11.389    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.604    10.785    tx_cdc_graycounter0_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_cdc_graycounter0_q_binary_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.491ns  (logic 0.419ns (4.935%)  route 8.072ns (95.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        1.633     1.633    sys_clk
    SLICE_X65Y34         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDPE (Prop_fdpe_C_Q)         0.419     2.052 r  FDPE_1/Q
                         net (fo=3186, routed)        8.072    10.125    sys_rst
    SLICE_X9Y23          FDRE                                         r  tx_cdc_graycounter0_q_binary_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4176, routed)        1.438    11.438    sys_clk
    SLICE_X9Y23          FDRE                                         r  tx_cdc_graycounter0_q_binary_reg[6]/C
                         clock pessimism              0.007    11.445    
                         clock uncertainty           -0.057    11.389    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.604    10.785    tx_cdc_graycounter0_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_cdc_graycounter0_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.491ns  (logic 0.419ns (4.935%)  route 8.072ns (95.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        1.633     1.633    sys_clk
    SLICE_X65Y34         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDPE (Prop_fdpe_C_Q)         0.419     2.052 r  FDPE_1/Q
                         net (fo=3186, routed)        8.072    10.125    sys_rst
    SLICE_X9Y23          FDRE                                         r  tx_cdc_graycounter0_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4176, routed)        1.438    11.438    sys_clk
    SLICE_X9Y23          FDRE                                         r  tx_cdc_graycounter0_q_reg[6]/C
                         clock pessimism              0.007    11.445    
                         clock uncertainty           -0.057    11.389    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.604    10.785    tx_cdc_graycounter0_q_reg[6]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 2.464ns (28.175%)  route 6.281ns (71.825%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        1.568     1.568    sys_clk
    SLICE_X42Y3          FDRE                                         r  netsoc_sdram_bankmachine3_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  netsoc_sdram_bankmachine3_row_reg[0]/Q
                         net (fo=1, routed)           1.035     3.121    netsoc_sdram_bankmachine3_row_reg_n_0_[0]
    SLICE_X43Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.245 r  netsoc_sdram_bankmachine3_twtpcon_ready_i_11/O
                         net (fo=1, routed)           0.000     3.245    netsoc_sdram_bankmachine3_twtpcon_ready_i_11_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.777 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.777    netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.048 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           0.567     4.615    netsoc_sdram_bankmachine3_row_hit
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.373     4.988 r  netsoc_sdram_choose_req_grant[2]_i_19/O
                         net (fo=3, routed)           1.013     6.001    netsoc_sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I3_O)        0.124     6.125 f  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=8, routed)           0.947     7.072    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I0_O)        0.124     7.196 f  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.449     7.645    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X59Y11         LUT4 (Prop_lut4_I0_O)        0.124     7.769 f  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=43, routed)          1.032     8.801    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.925 r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.667     9.592    minerva_cpu/loadstore/netsoc_sdram_choose_req_grant_reg[2]_2
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.150     9.742 r  minerva_cpu/loadstore/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.572    10.314    minerva_cpu_n_158
    SLICE_X49Y18         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4176, routed)        1.444    11.444    sys_clk
    SLICE_X49Y18         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X49Y18         FDRE (Setup_fdre_C_CE)      -0.407    11.060    netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.060    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 2.464ns (28.175%)  route 6.281ns (71.825%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        1.568     1.568    sys_clk
    SLICE_X42Y3          FDRE                                         r  netsoc_sdram_bankmachine3_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  netsoc_sdram_bankmachine3_row_reg[0]/Q
                         net (fo=1, routed)           1.035     3.121    netsoc_sdram_bankmachine3_row_reg_n_0_[0]
    SLICE_X43Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.245 r  netsoc_sdram_bankmachine3_twtpcon_ready_i_11/O
                         net (fo=1, routed)           0.000     3.245    netsoc_sdram_bankmachine3_twtpcon_ready_i_11_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.777 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.777    netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.048 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           0.567     4.615    netsoc_sdram_bankmachine3_row_hit
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.373     4.988 r  netsoc_sdram_choose_req_grant[2]_i_19/O
                         net (fo=3, routed)           1.013     6.001    netsoc_sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I3_O)        0.124     6.125 f  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=8, routed)           0.947     7.072    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I0_O)        0.124     7.196 f  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.449     7.645    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X59Y11         LUT4 (Prop_lut4_I0_O)        0.124     7.769 f  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=43, routed)          1.032     8.801    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.925 r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.667     9.592    minerva_cpu/loadstore/netsoc_sdram_choose_req_grant_reg[2]_2
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.150     9.742 r  minerva_cpu/loadstore/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.572    10.314    minerva_cpu_n_158
    SLICE_X49Y18         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4176, routed)        1.444    11.444    sys_clk
    SLICE_X49Y18         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X49Y18         FDRE (Setup_fdre_C_CE)      -0.407    11.060    netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.060    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                  0.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.559     0.559    sys_clk
    SLICE_X47Y59         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.906    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X46Y59         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.829     0.829    storage_2_reg_0_15_6_9/WCLK
    SLICE_X46Y59         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.257     0.572    
    SLICE_X46Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_2_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.559     0.559    sys_clk
    SLICE_X47Y59         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.906    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X46Y59         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.829     0.829    storage_2_reg_0_15_6_9/WCLK
    SLICE_X46Y59         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.257     0.572    
    SLICE_X46Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_2_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.559     0.559    sys_clk
    SLICE_X47Y59         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.906    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X46Y59         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.829     0.829    storage_2_reg_0_15_6_9/WCLK
    SLICE_X46Y59         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.257     0.572    
    SLICE_X46Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_2_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.559     0.559    sys_clk
    SLICE_X47Y59         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.906    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X46Y59         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.829     0.829    storage_2_reg_0_15_6_9/WCLK
    SLICE_X46Y59         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.257     0.572    
    SLICE_X46Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_2_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.559     0.559    sys_clk
    SLICE_X47Y59         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.906    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X46Y59         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.829     0.829    storage_2_reg_0_15_6_9/WCLK
    SLICE_X46Y59         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.257     0.572    
    SLICE_X46Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_2_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.559     0.559    sys_clk
    SLICE_X47Y59         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.906    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X46Y59         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.829     0.829    storage_2_reg_0_15_6_9/WCLK
    SLICE_X46Y59         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.257     0.572    
    SLICE_X46Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_2_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.559     0.559    sys_clk
    SLICE_X47Y59         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.906    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X46Y59         RAMS32                                       r  storage_2_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.829     0.829    storage_2_reg_0_15_6_9/WCLK
    SLICE_X46Y59         RAMS32                                       r  storage_2_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.257     0.572    
    SLICE_X46Y59         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.882    storage_2_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.559     0.559    sys_clk
    SLICE_X47Y59         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.906    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X46Y59         RAMS32                                       r  storage_2_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.829     0.829    storage_2_reg_0_15_6_9/WCLK
    SLICE_X46Y59         RAMS32                                       r  storage_2_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.257     0.572    
    SLICE_X46Y59         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.882    storage_2_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 netsoc_csrbankarray_interface5_bank_bus_dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_bus_wishbone_dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.381%)  route 0.206ns (49.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.571     0.571    sys_clk
    SLICE_X56Y49         FDRE                                         r  netsoc_csrbankarray_interface5_bank_bus_dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     0.735 r  netsoc_csrbankarray_interface5_bank_bus_dat_r_reg[4]/Q
                         net (fo=1, routed)           0.206     0.940    netsoc_csrbankarray_interface5_bank_bus_dat_r_reg_n_0_[4]
    SLICE_X56Y50         LUT6 (Prop_lut6_I4_O)        0.045     0.985 r  netsoc_bus_wishbone_dat_r[4]_i_1/O
                         net (fo=1, routed)           0.000     0.985    netsoc_csrcon_dat_r[4]
    SLICE_X56Y50         FDRE                                         r  netsoc_bus_wishbone_dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.833     0.833    sys_clk
    SLICE_X56Y50         FDRE                                         r  netsoc_bus_wishbone_dat_r_reg[4]/C
                         clock pessimism              0.000     0.833    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.120     0.953    netsoc_bus_wishbone_dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 minerva_cpu/payload__pc$34_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minerva_cpu/payload__pc$37_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.643%)  route 0.244ns (63.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.569     0.569    minerva_cpu/clk100
    SLICE_X49Y48         FDSE                                         r  minerva_cpu/payload__pc$34_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDSE (Prop_fdse_C_Q)         0.141     0.710 r  minerva_cpu/payload__pc$34_reg[26]/Q
                         net (fo=2, routed)           0.244     0.953    minerva_cpu/payload__pc$34[26]
    SLICE_X49Y51         FDRE                                         r  minerva_cpu/payload__pc$37_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4176, routed)        0.833     0.833    minerva_cpu/clk100
    SLICE_X49Y51         FDRE                                         r  minerva_cpu/payload__pc$37_reg[26]/C
                         clock pessimism              0.000     0.833    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.070     0.903    minerva_cpu/payload__pc$37_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y16  data_mem_grain14_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y7   data_mem_grain15_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  mem_1_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   mem_1_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  memadr_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y59  storage_2_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y59  storage_2_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y59  storage_2_reg_0_15_6_9/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y59  storage_2_reg_0_15_6_9/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y59  storage_2_reg_0_15_6_9/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y59  storage_2_reg_0_15_6_9/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y59  storage_2_reg_0_15_6_9/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y59  storage_2_reg_0_15_6_9/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_3_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_3_reg_0_7_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.668ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y31         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     3.863    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty           -0.125     3.739    
    SLICE_X65Y31         FDPE (Setup_fdpe_C_D)       -0.005     3.734    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.734    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.668    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.451ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X28Y30         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     2.557    eth_rx_clk
    SLICE_X28Y30         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.557    
                         clock uncertainty           -0.025     2.532    
    SLICE_X28Y30         FDPE (Setup_fdpe_C_D)       -0.005     2.527    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.527    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.451    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.452ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X28Y31         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     2.558    eth_tx_clk
    SLICE_X28Y31         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.558    
                         clock uncertainty           -0.025     2.533    
    SLICE_X28Y31         FDPE (Setup_fdpe_C_D)       -0.005     2.528    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.528    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.452    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X65Y34         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4176, routed)        0.593     2.593    sys_clk
    SLICE_X65Y34         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.593    
                         clock uncertainty           -0.129     2.463    
    SLICE_X65Y34         FDPE (Setup_fdpe_C_D)       -0.005     2.458    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.458    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.392    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100     | cpu_reset        | FDPE           | -        |     0.157 (r) | FAST    |     1.975 (r) | SLOW    | pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.276 (r) | SLOW    |    -0.320 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.662 (r) | SLOW    |    -0.476 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.128 (r) | SLOW    |    -0.271 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.439 (r) | SLOW    |    -0.378 (r) | FAST    |            |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     4.285 (r) | SLOW    |    -0.601 (r) | FAST    |            |
sys_clk    | cpu_reset        | FDPE           | -        |     3.150 (r) | SLOW    |    -0.607 (r) | FAST    |            |
sys_clk    | eth_mdio         | FDRE           | -        |     2.208 (r) | SLOW    |    -0.230 (r) | FAST    |            |
sys_clk    | serial_rx        | FDRE           | -        |     3.950 (r) | SLOW    |    -1.023 (r) | FAST    |            |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     3.331 (r) | SLOW    |     0.024 (r) | FAST    |            |
sys_clk    | user_btn0        | FDRE           | -        |     6.334 (r) | SLOW    |    -1.560 (r) | FAST    |            |
sys_clk    | user_btn1        | FDRE           | -        |     5.603 (r) | SLOW    |    -1.453 (r) | FAST    |            |
sys_clk    | user_btn2        | FDRE           | -        |     5.670 (r) | SLOW    |    -1.432 (r) | FAST    |            |
sys_clk    | user_btn3        | FDRE           | -        |     5.326 (r) | SLOW    |    -1.398 (r) | FAST    |            |
sys_clk    | user_sw0         | FDRE           | -        |     4.541 (r) | SLOW    |    -1.247 (r) | FAST    |            |
sys_clk    | user_sw1         | FDRE           | -        |     4.254 (r) | SLOW    |    -1.121 (r) | FAST    |            |
sys_clk    | user_sw2         | FDRE           | -        |     4.376 (r) | SLOW    |    -1.148 (r) | FAST    |            |
sys_clk    | user_sw3         | FDRE           | -        |     4.511 (r) | SLOW    |    -1.212 (r) | FAST    |            |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      8.543 (r) | SLOW    |      2.819 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      8.377 (r) | SLOW    |      2.750 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.571 (r) | SLOW    |      2.843 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      8.521 (r) | SLOW    |      2.805 (r) | FAST    |               |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.707 (r) | SLOW    |      2.882 (r) | FAST    |               |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.954 (r) | SLOW    |      1.758 (r) | FAST    |               |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.556 (r) | SLOW    |      2.027 (r) | FAST    |               |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.706 (r) | SLOW    |      2.091 (r) | FAST    |               |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.092 (r) | SLOW    |      1.800 (r) | FAST    |               |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.254 (r) | SLOW    |      1.891 (r) | FAST    |               |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.846 (r) | SLOW    |      2.162 (r) | FAST    |               |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.804 (r) | SLOW    |      1.696 (r) | FAST    |               |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.104 (r) | SLOW    |      1.826 (r) | FAST    |               |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.132 (r) | SLOW    |      1.440 (r) | FAST    |               |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.572 (r) | SLOW    |      1.596 (r) | FAST    |               |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.746 (r) | SLOW    |      1.725 (r) | FAST    |               |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.282 (r) | SLOW    |      1.500 (r) | FAST    |               |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.886 (r) | SLOW    |      1.767 (r) | FAST    |               |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.432 (r) | SLOW    |      1.539 (r) | FAST    |               |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.596 (r) | SLOW    |      1.660 (r) | FAST    |               |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.282 (r) | SLOW    |      1.475 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.405 (r) | SLOW    |      1.942 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.445 (r) | SLOW    |      1.551 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.406 (r) | SLOW    |      1.950 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.446 (r) | SLOW    |      1.546 (r) | FAST    |               |
sys_clk    | eth_mdc          | FDRE           | -     |      8.586 (r) | SLOW    |      2.705 (r) | FAST    |               |
sys_clk    | eth_mdio         | FDRE           | -     |      8.731 (r) | SLOW    |      2.495 (r) | FAST    |               |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.000 (r) | SLOW    |      2.766 (r) | FAST    |               |
sys_clk    | serial_tx        | FDSE           | -     |     10.083 (r) | SLOW    |      3.386 (r) | FAST    |               |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     10.300 (r) | SLOW    |      3.345 (r) | FAST    |               |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.492 (r) | SLOW    |      3.379 (r) | FAST    |               |
sys_clk    | user_led0        | FDRE           | -     |      8.066 (r) | SLOW    |      2.524 (r) | FAST    |               |
sys_clk    | user_led1        | FDRE           | -     |      8.063 (r) | SLOW    |      2.523 (r) | FAST    |               |
sys_clk    | user_led2        | FDRE           | -     |      9.584 (r) | SLOW    |      3.224 (r) | FAST    |               |
sys_clk    | user_led3        | FDRE           | -     |      9.865 (r) | SLOW    |      3.368 (r) | FAST    |               |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.485 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.436 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.964 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.043 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.822 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.971 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.736 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.441 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.391 ns
Ideal Clock Offset to Actual Clock: -1.467 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.276 (r) | SLOW    | -0.320 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.662 (r) | SLOW    | -0.476 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.128 (r) | SLOW    | -0.271 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.439 (r) | SLOW    | -0.378 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.662 (r) | SLOW    | -0.271 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.714 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.954 (r) | SLOW    |   1.758 (r) | FAST    |    0.822 |
ddram_dq[1]        |   7.556 (r) | SLOW    |   2.027 (r) | FAST    |    1.424 |
ddram_dq[2]        |   7.706 (r) | SLOW    |   2.091 (r) | FAST    |    1.574 |
ddram_dq[3]        |   7.092 (r) | SLOW    |   1.800 (r) | FAST    |    0.960 |
ddram_dq[4]        |   7.254 (r) | SLOW    |   1.891 (r) | FAST    |    1.122 |
ddram_dq[5]        |   7.846 (r) | SLOW    |   2.162 (r) | FAST    |    1.714 |
ddram_dq[6]        |   6.804 (r) | SLOW    |   1.696 (r) | FAST    |    0.672 |
ddram_dq[7]        |   7.104 (r) | SLOW    |   1.826 (r) | FAST    |    0.972 |
ddram_dq[8]        |   6.132 (r) | SLOW    |   1.440 (r) | FAST    |    0.000 |
ddram_dq[9]        |   6.572 (r) | SLOW    |   1.596 (r) | FAST    |    0.440 |
ddram_dq[10]       |   6.746 (r) | SLOW    |   1.725 (r) | FAST    |    0.614 |
ddram_dq[11]       |   6.282 (r) | SLOW    |   1.500 (r) | FAST    |    0.150 |
ddram_dq[12]       |   6.886 (r) | SLOW    |   1.767 (r) | FAST    |    0.754 |
ddram_dq[13]       |   6.432 (r) | SLOW    |   1.539 (r) | FAST    |    0.300 |
ddram_dq[14]       |   6.596 (r) | SLOW    |   1.660 (r) | FAST    |    0.464 |
ddram_dq[15]       |   6.282 (r) | SLOW    |   1.475 (r) | FAST    |    0.150 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.846 (r) | SLOW    |   1.440 (r) | FAST    |    1.714 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.961 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.405 (r) | SLOW    |   1.942 (r) | FAST    |    0.960 |
ddram_dqs_n[1]     |   6.445 (r) | SLOW    |   1.551 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.406 (r) | SLOW    |   1.950 (r) | FAST    |    0.961 |
ddram_dqs_p[1]     |   6.446 (r) | SLOW    |   1.546 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.406 (r) | SLOW    |   1.546 (r) | FAST    |    0.961 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.194 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   8.543 (r) | SLOW    |   2.819 (r) | FAST    |    0.166 |
eth_tx_data[1]     |   8.377 (r) | SLOW    |   2.750 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   8.571 (r) | SLOW    |   2.843 (r) | FAST    |    0.194 |
eth_tx_data[3]     |   8.521 (r) | SLOW    |   2.805 (r) | FAST    |    0.144 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.571 (r) | SLOW    |   2.750 (r) | FAST    |    0.194 |
-------------------+-------------+---------+-------------+---------+----------+




