{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538236957571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538236957572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 29 10:02:37 2018 " "Processing started: Sat Sep 29 10:02:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538236957572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1538236957572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project-ii -c project-ii --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off project-ii -c project-ii --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1538236957572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1538236958682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1538236958682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "testbench/counter_tb.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/testbench/counter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236979489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538236979489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "src/pll.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/pll.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236979495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538236979495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "src/register.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/register.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236979501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538236979501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "src/ram.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/ram.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236979507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538236979507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fsm_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_vga " "Found entity 1: fsm_vga" {  } { { "src/fsm_vga.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/fsm_vga.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236979513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538236979513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/counter.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/counter.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236979520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538236979520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "src/comparator.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/comparator.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236979526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538236979526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236979532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538236979532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/pll_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/pll_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll_tb " "Found entity 1: pll_tb" {  } { { "testbench/pll_tb.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/testbench/pll_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236979539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538236979539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/vga_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/vga_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller_tb " "Found entity 1: vga_controller_tb" {  } { { "testbench/vga_controller_tb.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/testbench/vga_controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236979546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538236979546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/fsm_vga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/fsm_vga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_vga_tb " "Found entity 1: fsm_vga_tb" {  } { { "testbench/fsm_vga_tb.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/testbench/fsm_vga_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538236979553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538236979553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_controller_tb " "Elaborating entity \"vga_controller_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1538236979643 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk_i vga_controller_tb.sv(17) " "Verilog HDL warning at vga_controller_tb.sv(17): assignments to clk_i create a combinational loop" {  } { { "testbench/vga_controller_tb.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/testbench/vga_controller_tb.sv" 17 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1538236979648 "|vga_controller_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:dut " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:dut\"" {  } { { "testbench/vga_controller_tb.sv" "dut" { Text "C:/Users/artmo/Documents/Workspace/project-ii/testbench/vga_controller_tb.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1538236979657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_controller.sv(29) " "Verilog HDL assignment warning at vga_controller.sv(29): truncated value with size 32 to match size of target (8)" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1538236979659 "|vga_controller_tb|vga_controller:dut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr_o vga_controller.sv(15) " "Output port \"addr_o\" at vga_controller.sv(15) has no driver" {  } { { "src/vga_controller.sv" "" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1538236979659 "|vga_controller_tb|vga_controller:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_vga vga_controller:dut\|fsm_vga:fsm " "Elaborating entity \"fsm_vga\" for hierarchy \"vga_controller:dut\|fsm_vga:fsm\"" {  } { { "src/vga_controller.sv" "fsm" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1538236979661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga_controller:dut\|pll:pxl_gen " "Elaborating entity \"pll\" for hierarchy \"vga_controller:dut\|pll:pxl_gen\"" {  } { { "src/vga_controller.sv" "pxl_gen" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1538236979671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter vga_controller:dut\|pll:pxl_gen\|counter:inner " "Elaborating entity \"counter\" for hierarchy \"vga_controller:dut\|pll:pxl_gen\|counter:inner\"" {  } { { "src/pll.sv" "inner" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/pll.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1538236979675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter vga_controller:dut\|counter:h_pixel_cnt " "Elaborating entity \"counter\" for hierarchy \"vga_controller:dut\|counter:h_pixel_cnt\"" {  } { { "src/vga_controller.sv" "h_pixel_cnt" { Text "C:/Users/artmo/Documents/Workspace/project-ii/src/vga_controller.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1538236979687 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_i " "Net \"clk_i\" is missing source, defaulting to GND" {  } { { "testbench/vga_controller_tb.sv" "clk_i" { Text "C:/Users/artmo/Documents/Workspace/project-ii/testbench/vga_controller_tb.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1538236979791 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1538236979791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538236980100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 29 10:03:00 2018 " "Processing ended: Sat Sep 29 10:03:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538236980100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538236980100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538236980100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1538236980100 ""}
