/*---------------------------------------------------------------------*/
/* --- STC MCU Limited ------------------------------------------------*/
/* --- STC 1T Series MCU Demo Programme -------------------------------*/
/* --- Mobile: (86)13922805190 ----------------------------------------*/
/* --- Fax: 86-0513-55012956,55012947,55012969 ------------------------*/
/* --- Tel: 86-0513-55012928,55012929,55012966 ------------------------*/
/* --- Web: www.STCMCU.com --------------------------------------------*/
/* --- Web: www.STCMCUDATA.com  ---------------------------------------*/
/* --- QQ:  800003751 -------------------------------------------------*/
/* å¦‚æœè¦åœ¨ç¨‹åºä¸?ä½¿ç”¨æ­¤ä»£ç ?,è¯·åœ¨ç¨‹åºä¸?æ³¨æ˜ä½¿ç”¨äº†STCçš„èµ„æ–™åŠç¨‹åº        */
/*---------------------------------------------------------------------*/

#ifndef _STC8X_H
#define _STC8X_H

#include <intrins.h>

/*  BYTE Registers  */
sfr P0 = 0x80;
sfr SP = 0x81;
sfr DPL = 0x82;
sfr DPH = 0x83;
sfr S4CON = 0x84;
sfr S4BUF = 0x85;
sfr PCON = 0x87;

sfr TCON = 0x88;
sfr TMOD = 0x89;
sfr TL0 = 0x8A;
sfr TL1 = 0x8B;
sfr TH0 = 0x8C;
sfr TH1 = 0x8D;
sfr AUXR = 0x8E;
sfr INT_CLKO = 0x8F;
sfr INTCLKO = 0x8F;

sfr P1 = 0x90;
sfr P1M1 = 0x91; // P1M1.n,P1M0.n 	=00--->Standard,	01--->push-pull		å®é™…ä¸?1Tçš„éƒ½ä¸€æ ?
sfr P1M0 = 0x92; //					=10--->pure input,	11--->open drain
sfr P0M1 = 0x93; // P0M1.n,P0M0.n 	=00--->Standard,	01--->push-pull
sfr P0M0 = 0x94; //					=10--->pure input,	11--->open drain
sfr P2M1 = 0x95; // P2M1.n,P2M0.n 	=00--->Standard,	01--->push-pull
sfr P2M0 = 0x96; //					=10--->pure input,	11--->open drain

sfr SCON = 0x98;
sfr SBUF = 0x99;
sfr S2CON = 0x9A;   //
sfr S2BUF = 0x9B;   //
sfr IRCBAND = 0x9D; // IRCé¢‘æ?µé€‰æ‹©æ£€æµ?
sfr LIRTRIM = 0x9E; // IRCé¢‘ç‡å¾?è°ƒå¯„å­˜å™¨
sfr IRTRIM = 0x9F;  // IRCé¢‘ç‡è°ƒæ•´å¯„å­˜å™?

sfr P2 = 0xA0;
sfr P_SW1 = 0xA2; // å¤–è?¾ç??å£åˆ‡æ¢å¯„å­˜å™¨1

sfr IE = 0xA8;
sfr SADDR = 0xA9;
sfr WKTCL = 0xAA; // å”¤é†’å®šæ—¶å™¨ä½å­—èŠ‚
sfr WKTCH = 0xAB; // å”¤é†’å®šæ—¶å™¨é«˜å­—èŠ‚
sfr S3CON = 0xAC;
sfr S3BUF = 0xAD;
sfr TA = 0xAE;  // DPTRæ—¶åºæ§åˆ¶å¯„å­˜å™?
sfr IE2 = 0xAF; // ä¸?æ–?å…è?¸å¯„å­˜å™¨2

sfr P3 = 0xB0;
sfr P3M1 = 0xB1; // P3M1.n,P3M0.n 	=00--->Standard,	01--->push-pull
sfr P3M0 = 0xB2; //					=10--->pure input,	11--->open drain
sfr P4M1 = 0xB3; // P4M1.n,P4M0.n 	=00--->Standard,	01--->push-pull
sfr P4M0 = 0xB4; //					=10--->pure input,	11--->open drain
sfr IP2 = 0xB5;  //
sfr IP2H = 0xB6; //
sfr IPH = 0xB7;

sfr IP = 0xB8;
sfr SADEN = 0xB9;
sfr P_SW2 = 0xBA;     // å¤–è?¾ç??å£åˆ‡æ¢å¯„å­˜å™¨2
sfr ADC_CONTR = 0xBC; // ADCæ§åˆ¶å¯„å­˜å™?
sfr ADC_RES = 0xBD;   // ADCç»“æœé«˜å­—èŠ?
sfr ADC_RESL = 0xBE;  // ADCç»“æœä½å­—èŠ?

sfr P4 = 0xC0;
sfr WDT_CONTR = 0xC1;
sfr IAP_DATA = 0xC2;
sfr IAP_ADDRH = 0xC3;
sfr IAP_ADDRL = 0xC4;
sfr IAP_CMD = 0xC5;
sfr IAP_TRIG = 0xC6;
sfr IAP_CONTR = 0xC7;

sfr ISP_DATA = 0xC2;
sfr ISP_ADDRH = 0xC3;
sfr ISP_ADDRL = 0xC4;
sfr ISP_CMD = 0xC5;
sfr ISP_TRIG = 0xC6;
sfr ISP_CONTR = 0xC7;

sfr P5 = 0xC8;     //
sfr P5M1 = 0xC9;   //	P5M1.n,P5M0.n 	=00--->Standard,	01--->push-pull
sfr P5M0 = 0xCA;   //					=10--->pure input,	11--->open drain
sfr P6M1 = 0xCB;   //	P6M1.n,P6M0.n 	=00--->Standard,	01--->push-pull
sfr P6M0 = 0xCC;   //					=10--->pure input,	11--->open drain
sfr SPSTAT = 0xCD; // SPIçŠ¶æ€å¯„å­˜å™¨
sfr SPCTL = 0xCE;  // SPIæ§åˆ¶å¯„å­˜å™?
sfr SPDAT = 0xCF;  // SPIæ•°æ®å¯„å­˜å™?

sfr PSW = 0xD0;
sfr T4T3M = 0xD1;
sfr T4H = 0xD2;
sfr T4L = 0xD3;
sfr T3H = 0xD4;
sfr T3L = 0xD5;
sfr T2H = 0xD6;
sfr T2L = 0xD7;

sfr TH4 = 0xD2;
sfr TL4 = 0xD3;
sfr TH3 = 0xD4;
sfr TL3 = 0xD5;
sfr TH2 = 0xD6;
sfr TL2 = 0xD7;

sfr USBCLK = 0xDC; // USBæ—¶é’Ÿæ§åˆ¶å¯„å­˜å™¨ã€?
sfr ADCCFG = 0xDE; // ADCé…ç½®å¯„å­˜å™?
sfr IP3 = 0xDF;    // ä¸?æ–?ä¼˜å…ˆçº§æ§åˆ¶å¯„å­˜å™¨3

sfr ACC = 0xE0;
sfr P7M1 = 0xE1;   //	P7M1.n,P7M0.n 	=00--->Standard,	01--->push-pull
sfr P7M0 = 0xE2;   //					=10--->pure input,	11--->open drain
sfr DPS = 0xE3;    // DPTRæŒ‡é’ˆé€‰æ‹©å¯„å­˜å™?
sfr DPL1 = 0xE4;   // ç¬?2ç»„æ•°æ?æŒ‡é’ˆä½å­—èŠ?
sfr DPH1 = 0xE5;   // ç¬?2ç»„æ•°æ?æŒ‡é’ˆé«˜å­—èŠ?
sfr CMPCR1 = 0xE6; // æ¯”è¾ƒå™¨æ§åˆ¶å¯„å­˜å™¨1
sfr CMPCR2 = 0xE7; // æ¯”è¾ƒå™¨æ§åˆ¶å¯„å­˜å™¨2

sfr P6 = 0xE8;
sfr USBDAT = 0xEC;   // USBæ•°æ®å¯„å­˜å™?
sfr IP3H = 0xEE;     // é«˜ä¸­æ–?ä¼˜å…ˆçº§æ§åˆ¶å¯„å­˜å™¨3
sfr AUXINTIF = 0xEF; // æ‰©å±•å¤–éƒ¨ä¸?æ–?æ ‡å¿—å¯„å­˜å™? B6-INT4IF, B5-INT3IF, B4-INT2IF, B2-T4IF, B1-T3IF, B0-T2IF

sfr B = 0xF0;
sfr USBCON = 0xF4;  // USBæ§åˆ¶å¯„å­˜å™¨ã€?
sfr IAP_TPS = 0xf5; // IAPç­‰å¾…æ—¶é—´æ§åˆ¶å¯„å­˜å™?

sfr P7 = 0xF8;
sfr USBADR = 0xFC; // USBåœ°å€å¯„å­˜å™?
sfr RSTCFG = 0xFF; // å¤ä½é…ç½®å¯„å­˜å™?

//=============================================================================================================
#define COMEN (*(unsigned char volatile xdata *)0xfb00)   /* COMä½¿èƒ½å¯„å­˜å™? */
#define SEGENL (*(unsigned char volatile xdata *)0xfb01)  /* SEGä½¿èƒ½å¯„å­˜å™? */
#define SEGENH (*(unsigned char volatile xdata *)0xfb02)  /* SEGä½¿èƒ½å¯„å­˜å™? */
#define LEDCTRL (*(unsigned char volatile xdata *)0xfb03) /* LEDæ§åˆ¶å¯„å­˜å™? */
#define LEDCKS (*(unsigned char volatile xdata *)0xfb04)  /* LEDæ—¶é’Ÿåˆ†é?‘å¯„å­˜å™¨ */

#define COM0_DAL (*(unsigned char volatile xdata *)0xfb10) /* å…±é˜³æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM1_DAL (*(unsigned char volatile xdata *)0xfb11) /* å…±é˜³æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM2_DAL (*(unsigned char volatile xdata *)0xfb12) /* å…±é˜³æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM3_DAL (*(unsigned char volatile xdata *)0xfb13) /* å…±é˜³æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM4_DAL (*(unsigned char volatile xdata *)0xfb14) /* å…±é˜³æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM5_DAL (*(unsigned char volatile xdata *)0xfb15) /* å…±é˜³æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM6_DAL (*(unsigned char volatile xdata *)0xfb16) /* å…±é˜³æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM7_DAL (*(unsigned char volatile xdata *)0xfb17) /* å…±é˜³æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM0_DAH (*(unsigned char volatile xdata *)0xfb18) /* å…±é˜³æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM1_DAH (*(unsigned char volatile xdata *)0xfb19) /* å…±é˜³æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM2_DAH (*(unsigned char volatile xdata *)0xfb1a) /* å…±é˜³æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM3_DAH (*(unsigned char volatile xdata *)0xfb1b) /* å…±é˜³æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM4_DAH (*(unsigned char volatile xdata *)0xfb1c) /* å…±é˜³æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM5_DAH (*(unsigned char volatile xdata *)0xfb1d) /* å…±é˜³æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM6_DAH (*(unsigned char volatile xdata *)0xfb1e) /* å…±é˜³æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM7_DAH (*(unsigned char volatile xdata *)0xfb1f) /* å…±é˜³æ¨¡å¼æ˜¾ç¤ºæ•°æ® */

#define COM0_DCL (*(unsigned char volatile xdata *)0xfb20) /* å…±é˜´æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM1_DCL (*(unsigned char volatile xdata *)0xfb21) /* å…±é˜´æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM2_DCL (*(unsigned char volatile xdata *)0xfb22) /* å…±é˜´æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM3_DCL (*(unsigned char volatile xdata *)0xfb23) /* å…±é˜´æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM4_DCL (*(unsigned char volatile xdata *)0xfb24) /* å…±é˜´æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM5_DCL (*(unsigned char volatile xdata *)0xfb25) /* å…±é˜´æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM6_DCL (*(unsigned char volatile xdata *)0xfb26) /* å…±é˜´æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM7_DCL (*(unsigned char volatile xdata *)0xfb27) /* å…±é˜´æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM0_DCH (*(unsigned char volatile xdata *)0xfb28) /* å…±é˜´æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM1_DCH (*(unsigned char volatile xdata *)0xfb29) /* å…±é˜´æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM2_DCH (*(unsigned char volatile xdata *)0xfb2a) /* å…±é˜´æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM3_DCH (*(unsigned char volatile xdata *)0xfb2b) /* å…±é˜´æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM4_DCH (*(unsigned char volatile xdata *)0xfb2c) /* å…±é˜´æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM5_DCH (*(unsigned char volatile xdata *)0xfb2d) /* å…±é˜´æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM6_DCH (*(unsigned char volatile xdata *)0xfb2e) /* å…±é˜´æ¨¡å¼æ˜¾ç¤ºæ•°æ® */
#define COM7_DCH (*(unsigned char volatile xdata *)0xfb2f) /* å…±é˜´æ¨¡å¼æ˜¾ç¤ºæ•°æ® */

#define TSCHEN (*(unsigned int volatile xdata *)0xfb40) /* è§¦æ‘¸æŒ‰é”®ä½¿èƒ½å¯„å­˜å™? */
#define TSCFG (*(unsigned int volatile xdata *)0xfb42)  /* è§¦æ‘¸æŒ‰é”®é…ç½®å¯„å­˜å™?1 */
#define TSSTA (*(unsigned int volatile xdata *)0xfb46)  /* è§¦æ‘¸æŒ‰é”®çŠ¶æ€å¯„å­˜å™¨1 */
#define TSDAT (*(unsigned int volatile xdata *)0xfb49)  /* è§¦æ‘¸æŒ‰é”®æ•°æ® */
#define TSTH00 (*(unsigned int volatile xdata *)0xfb50) /* è§¦æ‘¸æŒ‰é”®0é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH01 (*(unsigned int volatile xdata *)0xfb52) /* è§¦æ‘¸æŒ‰é”®1é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH02 (*(unsigned int volatile xdata *)0xfb54) /* è§¦æ‘¸æŒ‰é”®2é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH03 (*(unsigned int volatile xdata *)0xfb56) /* è§¦æ‘¸æŒ‰é”®3é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH04 (*(unsigned int volatile xdata *)0xfb58) /* è§¦æ‘¸æŒ‰é”®4é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH05 (*(unsigned int volatile xdata *)0xfb5a) /* è§¦æ‘¸æŒ‰é”®5é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH06 (*(unsigned int volatile xdata *)0xfb5c) /* è§¦æ‘¸æŒ‰é”®6é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH07 (*(unsigned int volatile xdata *)0xfb5e) /* è§¦æ‘¸æŒ‰é”®7é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH08 (*(unsigned int volatile xdata *)0xfb60) /* è§¦æ‘¸æŒ‰é”®8é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH09 (*(unsigned int volatile xdata *)0xfb62) /* è§¦æ‘¸æŒ‰é”®9é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH10 (*(unsigned int volatile xdata *)0xfb64) /* è§¦æ‘¸æŒ‰é”®10é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH11 (*(unsigned int volatile xdata *)0xfb66) /* è§¦æ‘¸æŒ‰é”®11é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH12 (*(unsigned int volatile xdata *)0xfb68) /* è§¦æ‘¸æŒ‰é”®12é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH13 (*(unsigned int volatile xdata *)0xfb6a) /* è§¦æ‘¸æŒ‰é”®13é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH14 (*(unsigned int volatile xdata *)0xfb6c) /* è§¦æ‘¸æŒ‰é”®14é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH15 (*(unsigned int volatile xdata *)0xfb6e) /* è§¦æ‘¸æŒ‰é”®15é—¨æ?›å€¼é«˜å­—èŠ‚ */

#define TSCHEN1 (*(unsigned char volatile xdata *)0xfb40) /* è§¦æ‘¸æŒ‰é”®ä½¿èƒ½å¯„å­˜å™?1 */
#define TSCHEN2 (*(unsigned char volatile xdata *)0xfb41) /* è§¦æ‘¸æŒ‰é”®ä½¿èƒ½å¯„å­˜å™?2 */
#define TSCFG1 (*(unsigned char volatile xdata *)0xfb42)  /* è§¦æ‘¸æŒ‰é”®é…ç½®å¯„å­˜å™?1 */
#define TSCFG2 (*(unsigned char volatile xdata *)0xfb43)  /* è§¦æ‘¸æŒ‰é”®é…ç½®å¯„å­˜å™?2 */
#define TSWUTC (*(unsigned char volatile xdata *)0xfb44)  /* è§¦æ‘¸æŒ‰é”®å”¤é†’æ§åˆ¶å¯„å­˜å™? */
#define TSCTRL (*(unsigned char volatile xdata *)0xfb45)  /* è§¦æ‘¸æŒ‰é”®æ§åˆ¶å¯„å­˜å™?  */
#define TSSTA1 (*(unsigned char volatile xdata *)0xfb46)  /* è§¦æ‘¸æŒ‰é”®çŠ¶æ€å¯„å­˜å™¨1 */
#define TSSTA2 (*(unsigned char volatile xdata *)0xfb47)  /* è§¦æ‘¸æŒ‰é”®çŠ¶æ€å¯„å­˜å™¨2 */

#define TSRT (*(unsigned char volatile xdata *)0xfb48)   /* è§¦æ‘¸æŒ‰é”®æ—¶é—´æ§åˆ¶å¯„å­˜å™? */
#define TSDATH (*(unsigned char volatile xdata *)0xfb49) /* è§¦æ‘¸æŒ‰é”®æ•°æ®é«˜å­—èŠ? */
#define TSDATL (*(unsigned char volatile xdata *)0xfb4a) /* è§¦æ‘¸æŒ‰é”®æ•°æ®ä½å­—èŠ? */

#define TSTH00H (*(unsigned char volatile xdata *)0xfb50) /* è§¦æ‘¸æŒ‰é”®0é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH00L (*(unsigned char volatile xdata *)0xfb51) /* è§¦æ‘¸æŒ‰é”®0é—¨æ?›å€¼ä½å­—èŠ‚ */
#define TSTH01H (*(unsigned char volatile xdata *)0xfb52) /* è§¦æ‘¸æŒ‰é”®1é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH01L (*(unsigned char volatile xdata *)0xfb53) /* è§¦æ‘¸æŒ‰é”®1é—¨æ?›å€¼ä½å­—èŠ‚ */
#define TSTH02H (*(unsigned char volatile xdata *)0xfb54) /* è§¦æ‘¸æŒ‰é”®2é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH02L (*(unsigned char volatile xdata *)0xfb55) /* è§¦æ‘¸æŒ‰é”®2é—¨æ?›å€¼ä½å­—èŠ‚ */
#define TSTH03H (*(unsigned char volatile xdata *)0xfb56) /* è§¦æ‘¸æŒ‰é”®3é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH03L (*(unsigned char volatile xdata *)0xfb57) /* è§¦æ‘¸æŒ‰é”®3é—¨æ?›å€¼ä½å­—èŠ‚ */
#define TSTH04H (*(unsigned char volatile xdata *)0xfb58) /* è§¦æ‘¸æŒ‰é”®4é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH04L (*(unsigned char volatile xdata *)0xfb59) /* è§¦æ‘¸æŒ‰é”®4é—¨æ?›å€¼ä½å­—èŠ‚ */
#define TSTH05H (*(unsigned char volatile xdata *)0xfb5a) /* è§¦æ‘¸æŒ‰é”®5é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH05L (*(unsigned char volatile xdata *)0xfb5b) /* è§¦æ‘¸æŒ‰é”®5é—¨æ?›å€¼ä½å­—èŠ‚ */
#define TSTH06H (*(unsigned char volatile xdata *)0xfb5c) /* è§¦æ‘¸æŒ‰é”®6é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH06L (*(unsigned char volatile xdata *)0xfb5d) /* è§¦æ‘¸æŒ‰é”®6é—¨æ?›å€¼ä½å­—èŠ‚ */
#define TSTH07H (*(unsigned char volatile xdata *)0xfb5e) /* è§¦æ‘¸æŒ‰é”®7é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH07L (*(unsigned char volatile xdata *)0xfb5f) /* è§¦æ‘¸æŒ‰é”®7é—¨æ?›å€¼ä½å­—èŠ‚ */
#define TSTH08H (*(unsigned char volatile xdata *)0xfb60) /* è§¦æ‘¸æŒ‰é”®8é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH08L (*(unsigned char volatile xdata *)0xfb61) /* è§¦æ‘¸æŒ‰é”®8é—¨æ?›å€¼ä½å­—èŠ‚ */
#define TSTH09H (*(unsigned char volatile xdata *)0xfb62) /* è§¦æ‘¸æŒ‰é”®9é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH09L (*(unsigned char volatile xdata *)0xfb63) /* è§¦æ‘¸æŒ‰é”®9é—¨æ?›å€¼ä½å­—èŠ‚ */
#define TSTH10H (*(unsigned char volatile xdata *)0xfb64) /* è§¦æ‘¸æŒ‰é”®10é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH10L (*(unsigned char volatile xdata *)0xfb65) /* è§¦æ‘¸æŒ‰é”®10é—¨æ?›å€¼ä½å­—èŠ‚ */
#define TSTH11H (*(unsigned char volatile xdata *)0xfb66) /* è§¦æ‘¸æŒ‰é”®11é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH11L (*(unsigned char volatile xdata *)0xfb67) /* è§¦æ‘¸æŒ‰é”®11é—¨æ?›å€¼ä½å­—èŠ‚ */
#define TSTH12H (*(unsigned char volatile xdata *)0xfb68) /* è§¦æ‘¸æŒ‰é”®12é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH12L (*(unsigned char volatile xdata *)0xfb69) /* è§¦æ‘¸æŒ‰é”®12é—¨æ?›å€¼ä½å­—èŠ‚ */
#define TSTH13H (*(unsigned char volatile xdata *)0xfb6a) /* è§¦æ‘¸æŒ‰é”®13é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH13L (*(unsigned char volatile xdata *)0xfb6b) /* è§¦æ‘¸æŒ‰é”®13é—¨æ?›å€¼ä½å­—èŠ‚ */
#define TSTH14H (*(unsigned char volatile xdata *)0xfb6c) /* è§¦æ‘¸æŒ‰é”®14é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH14L (*(unsigned char volatile xdata *)0xfb6d) /* è§¦æ‘¸æŒ‰é”®14é—¨æ?›å€¼ä½å­—èŠ‚ */
#define TSTH15H (*(unsigned char volatile xdata *)0xfb6e) /* è§¦æ‘¸æŒ‰é”®15é—¨æ?›å€¼é«˜å­—èŠ‚ */
#define TSTH15L (*(unsigned char volatile xdata *)0xfb6f) /* è§¦æ‘¸æŒ‰é”®15é—¨æ?›å€¼ä½å­—èŠ‚ */

#define MD3U32 (*(unsigned long volatile xdata *)0xfcf0) /* MDUæ•°æ®å¯„å­˜å™? */
#define MD3U16 (*(unsigned int volatile xdata *)0xfcf0)  /* MDUæ•°æ®å¯„å­˜å™? */
#define MD1U16 (*(unsigned int volatile xdata *)0xfcf2)  /* MDUæ•°æ®å¯„å­˜å™? */
#define MD5U16 (*(unsigned int volatile xdata *)0xfcf4)  /* MDUæ•°æ®å¯„å­˜å™? */

#define MD3 (*(unsigned char volatile xdata *)0xfcf0)   /* MDUæ•°æ®å¯„å­˜å™? */
#define MD2 (*(unsigned char volatile xdata *)0xfcf1)   /* MDUæ•°æ®å¯„å­˜å™? */
#define MD1 (*(unsigned char volatile xdata *)0xfcf2)   /* MDUæ•°æ®å¯„å­˜å™? */
#define MD0 (*(unsigned char volatile xdata *)0xfcf3)   /* MDUæ•°æ®å¯„å­˜å™? */
#define MD5 (*(unsigned char volatile xdata *)0xfcf4)   /* MDUæ•°æ®å¯„å­˜å™? */
#define MD4 (*(unsigned char volatile xdata *)0xfcf5)   /* MDUæ•°æ®å¯„å­˜å™? */
#define ARCON (*(unsigned char volatile xdata *)0xfcf6) /* MDUæ¨¡å¼æ§åˆ¶å¯„å­˜å™? */
#define OPCON (*(unsigned char volatile xdata *)0xfcf7) /* MDUæ“ä½œæ§åˆ¶å¯„å­˜å™? */

#define P0INTE (*(unsigned char volatile xdata *)0xfd00) /* P0å£ä¸­æ–?ä½¿èƒ½å¯„å­˜å™? */
#define P1INTE (*(unsigned char volatile xdata *)0xfd01) /* P1å£ä¸­æ–?ä½¿èƒ½å¯„å­˜å™? */
#define P2INTE (*(unsigned char volatile xdata *)0xfd02) /* P2å£ä¸­æ–?ä½¿èƒ½å¯„å­˜å™? */
#define P3INTE (*(unsigned char volatile xdata *)0xfd03) /* P3å£ä¸­æ–?ä½¿èƒ½å¯„å­˜å™? */
#define P4INTE (*(unsigned char volatile xdata *)0xfd04) /* P4å£ä¸­æ–?ä½¿èƒ½å¯„å­˜å™? */
#define P5INTE (*(unsigned char volatile xdata *)0xfd05) /* P5å£ä¸­æ–?ä½¿èƒ½å¯„å­˜å™? */
#define P6INTE (*(unsigned char volatile xdata *)0xfd06) /* P6å£ä¸­æ–?ä½¿èƒ½å¯„å­˜å™? */
#define P7INTE (*(unsigned char volatile xdata *)0xfd07) /* P7å£ä¸­æ–?ä½¿èƒ½å¯„å­˜å™? */

#define P0INTF (*(unsigned char volatile xdata *)0xfd10) /* P0å£ä¸­æ–?æ ‡å¿—å¯„å­˜å™? */
#define P1INTF (*(unsigned char volatile xdata *)0xfd11) /* P1å£ä¸­æ–?æ ‡å¿—å¯„å­˜å™? */
#define P2INTF (*(unsigned char volatile xdata *)0xfd12) /* P2å£ä¸­æ–?æ ‡å¿—å¯„å­˜å™? */
#define P3INTF (*(unsigned char volatile xdata *)0xfd13) /* P3å£ä¸­æ–?æ ‡å¿—å¯„å­˜å™? */
#define P4INTF (*(unsigned char volatile xdata *)0xfd14) /* P4å£ä¸­æ–?æ ‡å¿—å¯„å­˜å™? */
#define P5INTF (*(unsigned char volatile xdata *)0xfd15) /* P5å£ä¸­æ–?æ ‡å¿—å¯„å­˜å™? */
#define P6INTF (*(unsigned char volatile xdata *)0xfd16) /* P6å£ä¸­æ–?æ ‡å¿—å¯„å­˜å™? */
#define P7INTF (*(unsigned char volatile xdata *)0xfd17) /* P7å£ä¸­æ–?æ ‡å¿—å¯„å­˜å™? */

#define P0IM0 (*(unsigned char volatile xdata *)0xfd20) /* P0å£ä¸­æ–?æ¨¡å¼å¯„å­˜å™?0 */
#define P1IM0 (*(unsigned char volatile xdata *)0xfd21) /* P1å£ä¸­æ–?æ¨¡å¼å¯„å­˜å™?0 */
#define P2IM0 (*(unsigned char volatile xdata *)0xfd22) /* P2å£ä¸­æ–?æ¨¡å¼å¯„å­˜å™?0 */
#define P3IM0 (*(unsigned char volatile xdata *)0xfd23) /* P3å£ä¸­æ–?æ¨¡å¼å¯„å­˜å™?0 */
#define P4IM0 (*(unsigned char volatile xdata *)0xfd24) /* P4å£ä¸­æ–?æ¨¡å¼å¯„å­˜å™?0 */
#define P5IM0 (*(unsigned char volatile xdata *)0xfd25) /* P5å£ä¸­æ–?æ¨¡å¼å¯„å­˜å™?0 */
#define P6IM0 (*(unsigned char volatile xdata *)0xfd26) /* P6å£ä¸­æ–?æ¨¡å¼å¯„å­˜å™?0 */
#define P7IM0 (*(unsigned char volatile xdata *)0xfd27) /* P7å£ä¸­æ–?æ¨¡å¼å¯„å­˜å™?0 */

#define P0IM1 (*(unsigned char volatile xdata *)0xfd30) /* P0å£ä¸­æ–?æ¨¡å¼å¯„å­˜å™?1 */
#define P1IM1 (*(unsigned char volatile xdata *)0xfd31) /* P1å£ä¸­æ–?æ¨¡å¼å¯„å­˜å™?1 */
#define P2IM1 (*(unsigned char volatile xdata *)0xfd32) /* P2å£ä¸­æ–?æ¨¡å¼å¯„å­˜å™?1 */
#define P3IM1 (*(unsigned char volatile xdata *)0xfd33) /* P3å£ä¸­æ–?æ¨¡å¼å¯„å­˜å™?1 */
#define P4IM1 (*(unsigned char volatile xdata *)0xfd34) /* P4å£ä¸­æ–?æ¨¡å¼å¯„å­˜å™?1 */
#define P5IM1 (*(unsigned char volatile xdata *)0xfd35) /* P5å£ä¸­æ–?æ¨¡å¼å¯„å­˜å™?1 */
#define P6IM1 (*(unsigned char volatile xdata *)0xfd36) /* P6å£ä¸­æ–?æ¨¡å¼å¯„å­˜å™?1 */
#define P7IM1 (*(unsigned char volatile xdata *)0xfd37) /* P7å£ä¸­æ–?æ¨¡å¼å¯„å­˜å™?1 */

#define INTE_0 0x01 /* ä½¿èƒ½Px.0å£ä¸­æ–?åŠŸèƒ½ */
#define INTE_1 0x02 /* ä½¿èƒ½Px.1å£ä¸­æ–?åŠŸèƒ½ */
#define INTE_2 0x04 /* ä½¿èƒ½Px.2å£ä¸­æ–?åŠŸèƒ½ */
#define INTE_3 0x08 /* ä½¿èƒ½Px.3å£ä¸­æ–?åŠŸèƒ½ */
#define INTE_4 0x10 /* ä½¿èƒ½Px.4å£ä¸­æ–?åŠŸèƒ½ */
#define INTE_5 0x20 /* ä½¿èƒ½Px.5å£ä¸­æ–?åŠŸèƒ½ */
#define INTE_6 0x40 /* ä½¿èƒ½Px.6å£ä¸­æ–?åŠŸèƒ½ */
#define INTE_7 0x80 /* ä½¿èƒ½Px.7å£ä¸­æ–?åŠŸèƒ½ */

#define INTF_0 0x01 /* ä½¿èƒ½Px.0å£ä¸­æ–?æ ‡å¿— */
#define INTF_1 0x02 /* ä½¿èƒ½Px.1å£ä¸­æ–?æ ‡å¿— */
#define INTF_2 0x04 /* ä½¿èƒ½Px.2å£ä¸­æ–?æ ‡å¿— */
#define INTF_3 0x08 /* ä½¿èƒ½Px.3å£ä¸­æ–?æ ‡å¿— */
#define INTF_4 0x10 /* ä½¿èƒ½Px.4å£ä¸­æ–?æ ‡å¿— */
#define INTF_5 0x20 /* ä½¿èƒ½Px.5å£ä¸­æ–?æ ‡å¿— */
#define INTF_6 0x40 /* ä½¿èƒ½Px.6å£ä¸­æ–?æ ‡å¿— */
#define INTF_7 0x80 /* ä½¿èƒ½Px.7å£ä¸­æ–?æ ‡å¿— */

#define INT_FALL 0 /* ä¸‹é™æ²¿ä¸­æ–?   */
#define INT_RISE 1 /* ä¸Šå‡æ²¿ä¸­æ–?   */
#define INT_LOW 2  /* ä½ç”µå¹³ä¸­æ–?   */
#define INT_HIGH 3 /* é«˜ç”µå¹³ä¸­æ–?   */

#define CLKSEL (*(unsigned char volatile xdata *)0xfe00)
#define CKSEL (*(unsigned char volatile xdata *)0xfe00)  /* ä¸»æ—¶é’Ÿæºé€‰æ‹©    */
#define CLKDIV (*(unsigned char volatile xdata *)0xfe01) /* ä¸»æ—¶é’Ÿåˆ†é¢?      */
#define CKDIV (*(unsigned char volatile xdata *)0xfe01)  /* ä¸»æ—¶é’Ÿåˆ†é¢?      */
// #define	IRC24MCR	(*(unsigned char volatile xdata *)0xfe02)	/* IRC 24MHZæ§åˆ¶   */
#define HIRCCR (*(unsigned char volatile xdata *)0xfe02)   /* å†…éƒ¨é«˜é€ŸæŒ¯è¡å™¨æ§åˆ¶å¯„å­˜å™? */
#define XOSCCR (*(unsigned char volatile xdata *)0xfe03)   /* XOSCæ§åˆ¶        */
#define IRC32KCR (*(unsigned char volatile xdata *)0xfe04) /* IRC 32KHZæ§åˆ¶   */
#define MCLKOCR (*(unsigned char volatile xdata *)0xfe05)  /* ä¸»æ—¶é’Ÿè¾“å‡ºæ§åˆ¶å¯„å­˜å™¨  */
#define IRCDB (*(unsigned char volatile xdata *)0xfe06)    /* å†…éƒ¨é«˜é€ŸæŒ¯è¡å™¨å»æŠ–æ§åˆ¶å¯„å­˜å™?   */
#define IRC48MCR (*(unsigned char volatile xdata *)0xfe07) /* å†…éƒ¨48MæŒ?è¡å™¨æ§åˆ¶å¯„å­˜å™?  */
#define SPFUNC (*(unsigned char volatile xdata *)0xfe08)   /* ç‰¹æ®ŠåŠŸèƒ½æ§åˆ¶å¯„å­˜å™?   */
#define RSTFLAG (*(unsigned char volatile xdata *)0xfe09)  /* å¤ä½æ ‡å¿—å¯„å­˜å™?  */

#define P0PU (*(unsigned char volatile xdata *)0xfe10) /* P0å£å†…éƒ?3.7Kä¸Šæ‹‰ç”µé˜», 0: ç¦æ??(é»˜è??), 1: å…è??  */
#define P1PU (*(unsigned char volatile xdata *)0xfe11) /* P1å£å†…éƒ?3.7Kä¸Šæ‹‰ç”µé˜»  */
#define P2PU (*(unsigned char volatile xdata *)0xfe12) /* P2å£å†…éƒ?3.7Kä¸Šæ‹‰ç”µé˜»  */
#define P3PU (*(unsigned char volatile xdata *)0xfe13) /* P3å£å†…éƒ?3.7Kä¸Šæ‹‰ç”µé˜»  */
#define P4PU (*(unsigned char volatile xdata *)0xfe14) /* P4å£å†…éƒ?3.7Kä¸Šæ‹‰ç”µé˜»  */
#define P5PU (*(unsigned char volatile xdata *)0xfe15) /* P5å£å†…éƒ?3.7Kä¸Šæ‹‰ç”µé˜»  */
#define P6PU (*(unsigned char volatile xdata *)0xfe16) /* P6å£å†…éƒ?3.7Kä¸Šæ‹‰ç”µé˜»  */
#define P7PU (*(unsigned char volatile xdata *)0xfe17) /* P7å£å†…éƒ?3.7Kä¸Šæ‹‰ç”µé˜»  */

#define P0NCS (*(unsigned char volatile xdata *)0xfe18) /* P0 Non Schmit Trigger  0: ä½¿èƒ½ç«?å£æ–½å¯†ç‰¹è§¦å‘åŠŸèƒ½(é»˜è??), 1: ç¦æ??  */
#define P1NCS (*(unsigned char volatile xdata *)0xfe19) /* P1 Non Schmit Trigger  */
#define P2NCS (*(unsigned char volatile xdata *)0xfe1a) /* P2 Non Schmit Trigger  */
#define P3NCS (*(unsigned char volatile xdata *)0xfe1b) /* P3 Non Schmit Trigger  */
#define P4NCS (*(unsigned char volatile xdata *)0xfe1c) /* P4 Non Schmit Trigger  */
#define P5NCS (*(unsigned char volatile xdata *)0xfe1d) /* P5 Non Schmit Trigger  */
#define P6NCS (*(unsigned char volatile xdata *)0xfe1e) /* P6 Non Schmit Trigger  */
#define P7NCS (*(unsigned char volatile xdata *)0xfe1f) /* P7 Non Schmit Trigger  */

#define P0SR (*(unsigned char volatile xdata *)0xfe20) /* P0å£ç”µå¹³è½¬æ¢é€Ÿç‡å¯„å­˜å™? é»˜è??1: æ™?é€šæ¨¡å¼?, 0:é«˜é€Ÿæ¨¡å¼? */
#define P1SR (*(unsigned char volatile xdata *)0xfe21) /* P1å£ç”µå¹³è½¬æ¢é€Ÿç‡å¯„å­˜å™?  */
#define P2SR (*(unsigned char volatile xdata *)0xfe22) /* P2å£ç”µå¹³è½¬æ¢é€Ÿç‡å¯„å­˜å™?  */
#define P3SR (*(unsigned char volatile xdata *)0xfe23) /* P3å£ç”µå¹³è½¬æ¢é€Ÿç‡å¯„å­˜å™?  */
#define P4SR (*(unsigned char volatile xdata *)0xfe24) /* P4å£ç”µå¹³è½¬æ¢é€Ÿç‡å¯„å­˜å™?  */
#define P5SR (*(unsigned char volatile xdata *)0xfe25) /* P5å£ç”µå¹³è½¬æ¢é€Ÿç‡å¯„å­˜å™?  */
#define P6SR (*(unsigned char volatile xdata *)0xfe26) /* P6å£ç”µå¹³è½¬æ¢é€Ÿç‡å¯„å­˜å™?  */
#define P7SR (*(unsigned char volatile xdata *)0xfe27) /* P7å£ç”µå¹³è½¬æ¢é€Ÿç‡å¯„å­˜å™?  */

#define P0DR (*(unsigned char volatile xdata *)0xfe28) /* P0å£é©±åŠ¨ç”µæµæ§åˆ¶å¯„å­˜å™¨ é»˜è??1: æ™?é€šæ¨¡å¼?, 0:å¤§ç”µæµæ¨¡å¼?*/
#define P1DR (*(unsigned char volatile xdata *)0xfe29) /* P1å£é©±åŠ¨ç”µæµæ§åˆ¶å¯„å­˜å™¨ */
#define P2DR (*(unsigned char volatile xdata *)0xfe2a) /* P2å£é©±åŠ¨ç”µæµæ§åˆ¶å¯„å­˜å™¨ */
#define P3DR (*(unsigned char volatile xdata *)0xfe2b) /* P3å£é©±åŠ¨ç”µæµæ§åˆ¶å¯„å­˜å™¨ */
#define P4DR (*(unsigned char volatile xdata *)0xfe2c) /* P4å£é©±åŠ¨ç”µæµæ§åˆ¶å¯„å­˜å™¨ */
#define P5DR (*(unsigned char volatile xdata *)0xfe2d) /* P5å£é©±åŠ¨ç”µæµæ§åˆ¶å¯„å­˜å™¨ */
#define P6DR (*(unsigned char volatile xdata *)0xfe2e) /* P6å£é©±åŠ¨ç”µæµæ§åˆ¶å¯„å­˜å™¨ */
#define P7DR (*(unsigned char volatile xdata *)0xfe2f) /* P7å£é©±åŠ¨ç”µæµæ§åˆ¶å¯„å­˜å™¨ */

#define P0IE (*(unsigned char volatile xdata *)0xfe30) /* P0å£è¾“å…¥ä½¿èƒ½æ§åˆ¶å¯„å­˜å™¨ */
#define P1IE (*(unsigned char volatile xdata *)0xfe31) /* P1å£è¾“å…¥ä½¿èƒ½æ§åˆ¶å¯„å­˜å™¨ */
#define P3IE (*(unsigned char volatile xdata *)0xfe33) /* P3å£è¾“å…¥ä½¿èƒ½æ§åˆ¶å¯„å­˜å™¨ */

#define RTCCR (*(unsigned char volatile xdata *)0xfe60)    /* RTCæ§åˆ¶å¯„å­˜å™? */
#define RTCCFG (*(unsigned char volatile xdata *)0xfe61)   /* RTCé…ç½®å¯„å­˜å™? */
#define RTCIEN (*(unsigned char volatile xdata *)0xfe62)   /* RTCä¸?æ–?ä½¿èƒ½å¯„å­˜å™? */
#define RTCIF (*(unsigned char volatile xdata *)0xfe63)    /* RTCä¸?æ–?è¯·æ±‚å¯„å­˜å™? */
#define ALAHOUR (*(unsigned char volatile xdata *)0xfe64)  /* RTCé—¹é’Ÿçš„å°æ—¶å€? */
#define ALAMIN (*(unsigned char volatile xdata *)0xfe65)   /* RTCé—¹é’Ÿçš„åˆ†é’Ÿå€? */
#define ALASEC (*(unsigned char volatile xdata *)0xfe66)   /* RTCé—¹é’Ÿçš„ç?’å€? */
#define ALASSEC (*(unsigned char volatile xdata *)0xfe67)  /* RTCé—¹é’Ÿçš?1/128ç§’å€? */
#define INIYEAR (*(unsigned char volatile xdata *)0xfe68)  /* RTCå¹´åˆå§‹åŒ– */
#define INIMONTH (*(unsigned char volatile xdata *)0xfe69) /* RTCæœˆåˆå§‹åŒ– */
#define INIDAY (*(unsigned char volatile xdata *)0xfe6a)   /* RTCæ—¥åˆå§‹åŒ– */
#define INIHOUR (*(unsigned char volatile xdata *)0xfe6b)  /* RTCæ—¶åˆå§‹åŒ– */
#define INIMIN (*(unsigned char volatile xdata *)0xfe6c)   /* RTCåˆ†åˆå§‹åŒ– */
#define INISEC (*(unsigned char volatile xdata *)0xfe6d)   /* RTCç§’åˆå§‹åŒ– */
#define INISSEC (*(unsigned char volatile xdata *)0xfe6e)  /* RTC1/128ç§’åˆå§‹åŒ– */
#define YEAR (*(unsigned char volatile xdata *)0xfe70)     /* RTCçš„å¹´è®¡æ•°å€? */
#define MONTH (*(unsigned char volatile xdata *)0xfe71)    /* RTCçš„æœˆè®¡æ•°å€? */
#define DAY (*(unsigned char volatile xdata *)0xfe72)      /* RTCçš„æ—¥è®¡æ•°å€? */
#define HOUR (*(unsigned char volatile xdata *)0xfe73)     /* RTCçš„æ—¶è®¡æ•°å€? */
#define MIN (*(unsigned char volatile xdata *)0xfe74)      /* RTCçš„åˆ†è®¡æ•°å€? */
#define SEC (*(unsigned char volatile xdata *)0xfe75)      /* RTCçš„ç?’è?¡æ•°å€? */
#define SSEC (*(unsigned char volatile xdata *)0xfe76)     /* RTCçš?1/128ç§’è?¡æ•°å€? */

#define I2CCFG (*(unsigned char volatile xdata *)0xfe80)   /* I2Cé…ç½®å¯„å­˜å™?  */
#define I2CMSCR (*(unsigned char volatile xdata *)0xfe81)  /* I2Cä¸»æœºæ§åˆ¶å¯„å­˜å™?  */
#define I2CMSST (*(unsigned char volatile xdata *)0xfe82)  /* I2Cä¸»æœºçŠ¶æ€å¯„å­˜å™¨  */
#define I2CSLCR (*(unsigned char volatile xdata *)0xfe83)  /* I2Cä»æœºæ§åˆ¶å¯„å­˜å™?  */
#define I2CSLST (*(unsigned char volatile xdata *)0xfe84)  /* I2Cä»æœºçŠ¶æ€å¯„å­˜å™¨  */
#define I2CSLADR (*(unsigned char volatile xdata *)0xfe85) /* I2Cä»æœºåœ°å€å¯„å­˜å™?  */
#define I2CTXD (*(unsigned char volatile xdata *)0xfe86)   /* I2Cæ•°æ®å‘é€å¯„å­˜å™¨  */
#define I2CRXD (*(unsigned char volatile xdata *)0xfe87)   /* I2Cæ•°æ®æ¥æ”¶å¯„å­˜å™?  */
#define I2CMSAUX (*(unsigned char volatile xdata *)0xfe88) /* I2Cä¸»æœºè¾…åŠ©æ§åˆ¶å¯„å­˜å™?  */

#define TM2PS (*(unsigned char volatile xdata *)0xfea2)   /* å®šæ—¶å™?2æ—¶é’Ÿé¢„åˆ†é¢‘å¯„å­˜å™¨  */
#define TM3PS (*(unsigned char volatile xdata *)0xfea3)   /* å®šæ—¶å™?3æ—¶é’Ÿé¢„åˆ†é¢‘å¯„å­˜å™¨  */
#define TM4PS (*(unsigned char volatile xdata *)0xfea4)   /* å®šæ—¶å™?4æ—¶é’Ÿé¢„åˆ†é¢‘å¯„å­˜å™¨  */
#define ADCTIM (*(unsigned char volatile xdata *)0xfea8)  /* ADCæ—¶åºæ§åˆ¶å¯„å­˜å™?  */
#define T3T4PIN (*(unsigned char volatile xdata *)0xfeac) /* T3/T4é€‰æ‹©å¯„å­˜å™?  */

#define PWMA_ETRPS (*(unsigned char volatile xdata *)0xfeb0) /* PWMAçš„ETRé€‰æ‹©å¯„å­˜å™?  */
#define PWMA_ENO (*(unsigned char volatile xdata *)0xfeb1)   /* PWMAè¾“å‡ºä½¿èƒ½å¯„å­˜å™?   */
#define PWMA_PS (*(unsigned char volatile xdata *)0xfeb2)    /* PWMAè¾“å‡ºè„šé€‰æ‹©å¯„å­˜å™? */
#define PWMA_IOAUX (*(unsigned char volatile xdata *)0xfeb3) /* PWMAè¾…åŠ©å¯„å­˜å™?       */
#define PWMB_ETRPS (*(unsigned char volatile xdata *)0xfeb4) /* PWMBçš„ETRé€‰æ‹©å¯„å­˜å™?  */
#define PWMB_ENO (*(unsigned char volatile xdata *)0xfeb5)   /* PWMBè¾“å‡ºä½¿èƒ½å¯„å­˜å™?   */
#define PWMB_PS (*(unsigned char volatile xdata *)0xfeb6)    /* PWMBè¾“å‡ºè„šé€‰æ‹©å¯„å­˜å™? */
#define PWMB_IOAUX (*(unsigned char volatile xdata *)0xfeb7) /* PWMBè¾…åŠ©å¯„å­˜å™?       */

#define PWMA_CR1 (*(unsigned char volatile xdata *)0xfec0)  /* PWMAæ§åˆ¶å¯„å­˜å™?1  */
#define PWMA_CR2 (*(unsigned char volatile xdata *)0xfec1)  /* PWMAæ§åˆ¶å¯„å­˜å™?2  */
#define PWMA_SMCR (*(unsigned char volatile xdata *)0xfec2) /* PWMAä»æ¨¡å¼æ§åˆ¶å¯„å­˜å™¨  */
#define PWMA_ETR (*(unsigned char volatile xdata *)0xfec3)  /* PWMAå¤–éƒ¨è§¦å‘å¯„å­˜å™?  */
#define PWMA_IER (*(unsigned char volatile xdata *)0xfec4)  /* PWMAä¸?æ–?ä½¿èƒ½å¯„å­˜å™?  */
#define PWMA_SR1 (*(unsigned char volatile xdata *)0xfec5)  /* PWMAçŠ¶æ€å¯„å­˜å™¨1  */
#define PWMA_SR2 (*(unsigned char volatile xdata *)0xfec6)  /* PWMAçŠ¶æ€å¯„å­˜å™¨2  */
#define PWMA_EGR (*(unsigned char volatile xdata *)0xfec7)  /* PWMAæ—¶ä»¶å‘ç”Ÿå¯„å­˜å™?  */

#define PWMA_CCMR1 (*(unsigned char volatile xdata *)0xfec8) /* PWMAæ•è·/æ¯”è¾ƒæ¨¡å¼å¯„å­˜å™?1  */
#define PWMA_CCMR2 (*(unsigned char volatile xdata *)0xfec9) /* PWMAæ•è·/æ¯”è¾ƒæ¨¡å¼å¯„å­˜å™?2  */
#define PWMA_CCMR3 (*(unsigned char volatile xdata *)0xfeca) /* PWMAæ•è·/æ¯”è¾ƒæ¨¡å¼å¯„å­˜å™?3  */
#define PWMA_CCMR4 (*(unsigned char volatile xdata *)0xfecb) /* PWMAæ•è·/æ¯”è¾ƒæ¨¡å¼å¯„å­˜å™?4  */
#define PWMA_CCER1 (*(unsigned char volatile xdata *)0xfecc) /* PWMAæ•è·æ¯”è¾ƒä½¿èƒ½å¯„å­˜å™?1  */
#define PWMA_CCER2 (*(unsigned char volatile xdata *)0xfecd) /* PWMAæ•è·æ¯”è¾ƒä½¿èƒ½å¯„å­˜å™?2  */
#define PWMA_CNTRH (*(unsigned char volatile xdata *)0xfece) /* PWMAè®¡æ•°å™¨é«˜å­—èŠ‚   */
#define PWMA_CNTRL (*(unsigned char volatile xdata *)0xfecf) /* PWMAè®¡æ•°å™¨ä½å­—èŠ‚   */

#define PWMA_PSCRH (*(unsigned char volatile xdata *)0xfed0) /* PWMAé¢„åˆ†é¢‘å™¨é«˜å­—èŠ? */
#define PWMA_PSCRL (*(unsigned char volatile xdata *)0xfed1) /* PWMAé¢„åˆ†é¢‘å™¨ä½å­—èŠ? */
#define PWMA_ARRH (*(unsigned char volatile xdata *)0xfed2)  /* PWMAè‡?åŠ¨é‡è£…å¯„å­˜å™¨é«˜å­—èŠ? */
#define PWMA_ARRL (*(unsigned char volatile xdata *)0xfed3)  /* PWMAè‡?åŠ¨é‡è£…å¯„å­˜å™¨ä½å­—èŠ? */
#define PWMA_RCR (*(unsigned char volatile xdata *)0xfed4)   /* PWMAé‡å?è?¡æ•°å¯„å­˜å™? */
#define PWMA_CCR1H (*(unsigned char volatile xdata *)0xfed5) /* PWMAæ¯”è¾ƒæ•è·å¯„å­˜å™?1é«˜å­—èŠ? */
#define PWMA_CCR1L (*(unsigned char volatile xdata *)0xfed6) /* PWMAæ¯”è¾ƒæ•è·å¯„å­˜å™?1ä½å­—èŠ? */
#define PWMA_CCR2H (*(unsigned char volatile xdata *)0xfed7) /* PWMAæ¯”è¾ƒæ•è·å¯„å­˜å™?2é«˜å­—èŠ? */
#define PWMA_CCR2L (*(unsigned char volatile xdata *)0xfed8) /* PWMAæ¯”è¾ƒæ•è·å¯„å­˜å™?2ä½å­—èŠ? */
#define PWMA_CCR3H (*(unsigned char volatile xdata *)0xfed9) /* PWMAæ¯”è¾ƒæ•è·å¯„å­˜å™?3é«˜å­—èŠ? */
#define PWMA_CCR3L (*(unsigned char volatile xdata *)0xfeda) /* PWMAæ¯”è¾ƒæ•è·å¯„å­˜å™?3ä½å­—èŠ? */
#define PWMA_CCR4H (*(unsigned char volatile xdata *)0xfedb) /* PWMAæ¯”è¾ƒæ•è·å¯„å­˜å™?4é«˜å­—èŠ? */
#define PWMA_CCR4L (*(unsigned char volatile xdata *)0xfedc) /* PWMAæ¯”è¾ƒæ•è·å¯„å­˜å™?4ä½å­—èŠ? */
#define PWMA_BKR (*(unsigned char volatile xdata *)0xfedd)   /* PWMAåˆ¹è½¦å¯„å­˜å™? */
#define PWMA_DTR (*(unsigned char volatile xdata *)0xfede)   /* PWMAæ­»åŒºæ§åˆ¶å¯„å­˜å™? */
#define PWMA_OISR (*(unsigned char volatile xdata *)0xfedf)  /* PWMAè¾“å‡ºç©ºé—²çŠ¶æ€å¯„å­˜å™¨ */

#define PWMB_CR1 (*(unsigned char volatile xdata *)0xfee0)  /* PWMBæ§åˆ¶å¯„å­˜å™?1  */
#define PWMB_CR2 (*(unsigned char volatile xdata *)0xfee1)  /* PWMBæ§åˆ¶å¯„å­˜å™?2  */
#define PWMB_SMCR (*(unsigned char volatile xdata *)0xfee2) /* PWMBä»æ¨¡å¼æ§åˆ¶å¯„å­˜å™¨  */
#define PWMB_ETR (*(unsigned char volatile xdata *)0xfee3)  /* PWMBå¤–éƒ¨è§¦å‘å¯„å­˜å™?  */
#define PWMB_IER (*(unsigned char volatile xdata *)0xfee4)  /* PWMBä¸?æ–?ä½¿èƒ½å¯„å­˜å™?  */
#define PWMB_SR1 (*(unsigned char volatile xdata *)0xfee5)  /* PWMBçŠ¶æ€å¯„å­˜å™¨1  */
#define PWMB_SR2 (*(unsigned char volatile xdata *)0xfee6)  /* PWMBçŠ¶æ€å¯„å­˜å™¨2  */
#define PWMB_EGR (*(unsigned char volatile xdata *)0xfee7)  /* PWMBæ—¶é—´å‘ç”Ÿå¯„å­˜å™?  */

#define PWMB_CCMR1 (*(unsigned char volatile xdata *)0xfee8) /* PWMBæ•è·/æ¯”è¾ƒæ¨¡å¼å¯„å­˜å™?1  */
#define PWMB_CCMR2 (*(unsigned char volatile xdata *)0xfee9) /* PWMBæ•è·/æ¯”è¾ƒæ¨¡å¼å¯„å­˜å™?2  */
#define PWMB_CCMR3 (*(unsigned char volatile xdata *)0xfeea) /* PWMBæ•è·/æ¯”è¾ƒæ¨¡å¼å¯„å­˜å™?3  */
#define PWMB_CCMR4 (*(unsigned char volatile xdata *)0xfeeb) /* PWMBæ•è·/æ¯”è¾ƒæ¨¡å¼å¯„å­˜å™?4  */
#define PWMB_CCER1 (*(unsigned char volatile xdata *)0xfeec) /* PWMBæ•è·æ¯”è¾ƒä½¿èƒ½å¯„å­˜å™?1  */
#define PWMB_CCER2 (*(unsigned char volatile xdata *)0xfeed) /* PWMBæ•è·æ¯”è¾ƒä½¿èƒ½å¯„å­˜å™?2  */
#define PWMB_CNTRH (*(unsigned char volatile xdata *)0xfeee) /* PWMBè®¡æ•°å™¨é«˜å­—èŠ‚   */
#define PWMB_CNTRL (*(unsigned char volatile xdata *)0xfeef) /* PWMBè®¡æ•°å™¨ä½å­—èŠ‚   */

#define PWMB_PSCRH (*(unsigned char volatile xdata *)0xfef0) /* PWMBé¢„åˆ†é¢‘å™¨é«˜å­—èŠ? */
#define PWMB_PSCRL (*(unsigned char volatile xdata *)0xfef1) /* PWMBé¢„åˆ†é¢‘å™¨ä½å­—èŠ? */
#define PWMB_ARRH (*(unsigned char volatile xdata *)0xfef2)  /* PWMBè‡?åŠ¨é‡è£…å¯„å­˜å™¨é«˜å­—èŠ? */
#define PWMB_ARRL (*(unsigned char volatile xdata *)0xfef3)  /* PWMBè‡?åŠ¨é‡è£…å¯„å­˜å™¨ä½å­—èŠ? */
#define PWMB_RCR (*(unsigned char volatile xdata *)0xfef4)   /* PWMBé‡å?è?¡æ•°å¯„å­˜å™? */
#define PWMB_CCR1H (*(unsigned char volatile xdata *)0xfef5) /* PWMBæ¯”è¾ƒæ•è·å¯„å­˜å™?1é«˜å­—èŠ? */
#define PWMB_CCR1L (*(unsigned char volatile xdata *)0xfef6) /* PWMBæ¯”è¾ƒæ•è·å¯„å­˜å™?1ä½å­—èŠ? */
#define PWMB_CCR2H (*(unsigned char volatile xdata *)0xfef7) /* PWMBæ¯”è¾ƒæ•è·å¯„å­˜å™?2é«˜å­—èŠ? */
#define PWMB_CCR2L (*(unsigned char volatile xdata *)0xfef8) /* PWMBæ¯”è¾ƒæ•è·å¯„å­˜å™?2ä½å­—èŠ? */
#define PWMB_CCR3H (*(unsigned char volatile xdata *)0xfef9) /* PWMBæ¯”è¾ƒæ•è·å¯„å­˜å™?3é«˜å­—èŠ? */
#define PWMB_CCR3L (*(unsigned char volatile xdata *)0xfefa) /* PWMBæ¯”è¾ƒæ•è·å¯„å­˜å™?3ä½å­—èŠ? */
#define PWMB_CCR4H (*(unsigned char volatile xdata *)0xfefb) /* PWMBæ¯”è¾ƒæ•è·å¯„å­˜å™?4é«˜å­—èŠ? */
#define PWMB_CCR4L (*(unsigned char volatile xdata *)0xfefc) /* PWMBæ¯”è¾ƒæ•è·å¯„å­˜å™?4ä½å­—èŠ? */
#define PWMB_BKR (*(unsigned char volatile xdata *)0xfefd)   /* PWMBåˆ¹è½¦å¯„å­˜å™? */
#define PWMB_DTR (*(unsigned char volatile xdata *)0xfefe)   /* PWMBæ­»åŒºæ§åˆ¶å¯„å­˜å™? */
#define PWMB_OISR (*(unsigned char volatile xdata *)0xfeff)  /* PWMBè¾“å‡ºç©ºé—²çŠ¶æ€å¯„å­˜å™¨ */

#define PWMA_CNTR (*(unsigned int volatile xdata *)0xfece) /* PWMAè®¡æ•°å™?16ä½è?¿é—® */
#define PWMA_PSCR (*(unsigned int volatile xdata *)0xfed0) /* PWMAé¢„åˆ†é¢‘å™¨16ä½è?¿é—® */
#define PWMA_ARR (*(unsigned int volatile xdata *)0xfed2)  /* PWMAè‡?åŠ¨é‡è£…å¯„å­˜å™¨16ä½è?¿é—® */
#define PWMA_CCR1 (*(unsigned int volatile xdata *)0xfed5) /* PWMAæ¯”è¾ƒæ•è·å¯„å­˜å™?1 16ä½è?¿é—® */
#define PWMA_CCR2 (*(unsigned int volatile xdata *)0xfed7) /* PWMAæ¯”è¾ƒæ•è·å¯„å­˜å™?2 16ä½è?¿é—® */
#define PWMA_CCR3 (*(unsigned int volatile xdata *)0xfed9) /* PWMAæ¯”è¾ƒæ•è·å¯„å­˜å™?3 16ä½è?¿é—® */
#define PWMA_CCR4 (*(unsigned int volatile xdata *)0xfedB) /* PWMAæ¯”è¾ƒæ•è·å¯„å­˜å™?4 16ä½è?¿é—® */

#define PWMB_CNTR (*(unsigned int volatile xdata *)0xfeee) /* PWMAè®¡æ•°å™?16ä½è?¿é—® */
#define PWMB_PSCR (*(unsigned int volatile xdata *)0xfef0) /* PWMAé¢„åˆ†é¢‘å™¨16ä½è?¿é—® */
#define PWMB_ARR (*(unsigned int volatile xdata *)0xfef2)  /* PWMAè‡?åŠ¨é‡è£…å¯„å­˜å™¨16ä½è?¿é—® */
#define PWMB_CCR1 (*(unsigned int volatile xdata *)0xfef5) /* PWMAæ¯”è¾ƒæ•è·å¯„å­˜å™?1 16ä½è?¿é—® */
#define PWMB_CCR2 (*(unsigned int volatile xdata *)0xfef7) /* PWMAæ¯”è¾ƒæ•è·å¯„å­˜å™?2 16ä½è?¿é—® */
#define PWMB_CCR3 (*(unsigned int volatile xdata *)0xfef9) /* PWMAæ¯”è¾ƒæ•è·å¯„å­˜å™?3 16ä½è?¿é—® */
#define PWMB_CCR4 (*(unsigned int volatile xdata *)0xfefB) /* PWMAæ¯”è¾ƒæ•è·å¯„å­˜å™?4 16ä½è?¿é—® */

//=============================================================================================================

#define EAXSFR() P_SW2 |= 0x80  /* MOVX A,@DPTR/MOVX @DPTR,AæŒ‡ä»¤çš„æ“ä½œå?¹è±¡ä¸ºæ‰©å±•SFR(XSFR) */
#define EAXRAM() P_SW2 &= ~0x80 /* MOVX A,@DPTR/MOVX @DPTR,AæŒ‡ä»¤çš„æ“ä½œå?¹è±¡ä¸ºæ‰©å±•RAM(XRAM) */

#define I2C_USE_P15P14() P_SW2 &= ~0x30                 /* å°†I2Cåˆ‡æ¢åˆ°P1.5(SCL) P1.4(SDA)(ä¸Šç”µé»˜è??).*/
#define I2C_USE_P25P24() P_SW2 = (P_SW2 & ~0x30) | 0x10 /* å°†I2Cåˆ‡æ¢åˆ°P2.5(SCL) P2.4(SDA).*/
#define I2C_USE_P32P33() P_SW2 |= 0x30                  /* å°†I2Cåˆ‡æ¢åˆ°P3.2(SCL) P3.3(SDA).*/

#define MainFosc_IRC24M() CKSEL = (CKSEL & ~0x03)      /* é€‰æ‹©å†…éƒ¨24MHZæ—¶é’Ÿ */
#define MainFosc_XTAL() CKSEL = (CKSEL & ~0x03) | 0x01 /* é€‰æ‹©å¤–éƒ¨æ™¶æŒ¯æˆ–æ—¶é’? */
#define EXT_CLOCK() XOSCCR = 0x80                      /* é€‰æ‹©å¤–éƒ¨æ—¶é’Ÿ */
#define EXT_CRYSTAL() XOSCCR = 0xC0                    /* é€‰æ‹©å¤–éƒ¨æ™¶æŒ¯ */
#define MainFosc_IRC32K() CKSEL = CKSEL | 0x03         /* é€‰æ‹©å†…éƒ¨32Kæ—¶é’Ÿ */
#define MCLKO_None() MCLKOCR = 0                       /* ä¸»æ—¶é’Ÿä¸è¾“å‡º 	    */
#define MCLKO54_DIV(n) MCLKOCR = n                     /* ä¸»æ—¶é’Ÿä»P5.4åˆ†é?‘è¾“å‡? */
#define MCLKO16_DIV(n) MCLKOCR = n | 0x80              /* ä¸»æ—¶é’Ÿä»P1.6åˆ†é?‘è¾“å‡? */

/*  BIT Registers  */
/*  PSW   */
sbit CY = PSW ^ 7;
sbit AC = PSW ^ 6;
sbit F0 = PSW ^ 5;
sbit RS1 = PSW ^ 4;
sbit RS0 = PSW ^ 3;
sbit OV = PSW ^ 2;
sbit F1 = PSW ^ 1;
sbit P = PSW ^ 0;

/*  TCON  */
sbit TF1 = TCON ^ 7; // å®šæ—¶å™?1æº¢å‡ºä¸?æ–?æ ‡å¿—ä½?
sbit TR1 = TCON ^ 6; // å®šæ—¶å™?1è¿è?Œæ§åˆ¶ä½
sbit TF0 = TCON ^ 5; // å®šæ—¶å™?0æº¢å‡ºä¸?æ–?æ ‡å¿—ä½?
sbit TR0 = TCON ^ 4; // å®šæ—¶å™?0è¿è?Œæ§åˆ¶ä½
sbit IE1 = TCON ^ 3; // å¤–ä¸­æ–?1æ ‡å¿—ä½?
sbit IT1 = TCON ^ 2; // å¤–ä¸­æ–?1ä¿¡å·æ–¹å¼æ§åˆ¶ä½ï¼Œ1ï¼šä¸‹é™æ²¿ä¸?æ–?ï¼?0ï¼šä¸Šå‡ä¸‹é™å‡ä¸?æ–?ã€?
sbit IE0 = TCON ^ 1; // å¤–ä¸­æ–?0æ ‡å¿—ä½?
sbit IT0 = TCON ^ 0; // å¤–ä¸­æ–?0ä¿¡å·æ–¹å¼æ§åˆ¶ä½ï¼Œ1ï¼šä¸‹é™æ²¿ä¸?æ–?ï¼?0ï¼šä¸Šå‡ä¸‹é™å‡ä¸?æ–?ã€?

/*  P0  */
sbit P00 = P0 ^ 0;
sbit P01 = P0 ^ 1;
sbit P02 = P0 ^ 2;
sbit P03 = P0 ^ 3;

/*  P1  */
sbit P10 = P1 ^ 0;
sbit P11 = P1 ^ 1;
sbit P12 = P1 ^ 2;
sbit P13 = P1 ^ 3;
sbit P14 = P1 ^ 4;
sbit P15 = P1 ^ 5;
sbit P16 = P1 ^ 6;
sbit P17 = P1 ^ 7;

/*  P2  */
sbit P20 = P2 ^ 0;
sbit P21 = P2 ^ 1;
sbit P22 = P2 ^ 2;
sbit P23 = P2 ^ 3;
sbit P24 = P2 ^ 4;
sbit P25 = P2 ^ 5;
sbit P26 = P2 ^ 6;
sbit P27 = P2 ^ 7;

/*  P3  */
sbit P30 = P3 ^ 0;
sbit P31 = P3 ^ 1;
sbit P32 = P3 ^ 2;
sbit P33 = P3 ^ 3;
sbit P34 = P3 ^ 4;
sbit P35 = P3 ^ 5;
sbit P36 = P3 ^ 6;
sbit P37 = P3 ^ 7;

/*  P5  */
sbit P54 = P5 ^ 4;
sbit P55 = P5 ^ 5;

sbit RXD2 = P1 ^ 0;
sbit TXD2 = P1 ^ 1;
sbit ECI = P1 ^ 2;
sbit CCP0 = P1 ^ 1;
sbit CCP1 = P1 ^ 0;
sbit CCP2 = P3 ^ 7;
sbit ECI_2 = P3 ^ 4;
sbit CCP0_2 = P3 ^ 5;
sbit CCP1_2 = P3 ^ 6;
sbit CCP2_2 = P3 ^ 7;

sbit SPI_SS = P1 ^ 2;
sbit SPI_MOSI = P1 ^ 3;
sbit SPI_MISO = P1 ^ 4;
sbit SPI_SCLK = P1 ^ 5;

sbit SPI_SS_2 = P2 ^ 2;
sbit SPI_MOSI_2 = P2 ^ 3;
sbit SPI_MISO_2 = P2 ^ 4;
sbit SPI_SCLK_2 = P2 ^ 5;

sbit SPI_SS_4 = P3 ^ 5;
sbit SPI_MOSI_4 = P3 ^ 4;
sbit SPI_MISO_4 = P3 ^ 3;
sbit SPI_SCLK_4 = P3 ^ 2;

sbit RXD = P3 ^ 0;
sbit TXD = P3 ^ 1;
sbit INT0 = P3 ^ 2;
sbit INT1 = P3 ^ 3;
sbit T0 = P3 ^ 4;
sbit T1 = P3 ^ 5;

sbit INT2 = P3 ^ 6;
sbit INT3 = P3 ^ 7;
sbit INT4 = P3 ^ 0;

sbit CLKOUT0 = P3 ^ 5;
sbit CLKOUT1 = P3 ^ 4;

/*  SCON  */
sbit SM0 = SCON ^ 7; // SM0/FE		SM0 SM1 = 00 ~ 11: æ–¹å¼0~3
sbit SM1 = SCON ^ 6; //
sbit SM2 = SCON ^ 5; // å¤šæœºé€šè??
sbit REN = SCON ^ 4; // æ¥æ”¶å…è??
sbit TB8 = SCON ^ 3; // å‘é€æ•°æ?ç¬?8ä½?
sbit RB8 = SCON ^ 2; // æ¥æ”¶æ•°æ®ç¬?8ä½?
sbit TI = SCON ^ 1;  // å‘é€ä¸­æ–?æ ‡å¿—ä½?
sbit RI = SCON ^ 0;  // æ¥æ”¶ä¸?æ–?æ ‡å¿—ä½?

/*  IE   */
sbit EA = IE ^ 7;   // ä¸?æ–?å…è?¸æ€»æ§åˆ¶ä½
sbit ELVD = IE ^ 6; // ä½å‹ç›‘æµ‹ä¸?æ–?å…è?¸ä½
sbit EADC = IE ^ 5; // ADC ä¸?æ–? å…è?¸ä½
sbit ES = IE ^ 4;   // ä¸²è?Œä¸­æ–? å…è?¸æ§åˆ¶ä½
sbit ET1 = IE ^ 3;  // å®šæ—¶ä¸?æ–?1å…è?¸æ§åˆ¶ä½
sbit EX1 = IE ^ 2;  // å¤–éƒ¨ä¸?æ–?1å…è?¸æ§åˆ¶ä½
sbit ET0 = IE ^ 1;  // å®šæ—¶ä¸?æ–?0å…è?¸æ§åˆ¶ä½
sbit EX0 = IE ^ 0;  // å¤–éƒ¨ä¸?æ–?0å…è?¸æ§åˆ¶ä½

sbit ACC0 = ACC ^ 0;
sbit ACC1 = ACC ^ 1;
sbit ACC2 = ACC ^ 2;
sbit ACC3 = ACC ^ 3;
sbit ACC4 = ACC ^ 4;
sbit ACC5 = ACC ^ 5;
sbit ACC6 = ACC ^ 6;
sbit ACC7 = ACC ^ 7;

sbit B0 = B ^ 0;
sbit B1 = B ^ 1;
sbit B2 = B ^ 2;
sbit B3 = B ^ 3;
sbit B4 = B ^ 4;
sbit B5 = B ^ 5;
sbit B6 = B ^ 6;
sbit B7 = B ^ 7;

//                                     7    6    5    4    3     2       1       0      Reset Value
// INT_CLKO:  ä¸?æ–?ä¸æ—¶é’Ÿè¾“å‡ºæ§åˆ¶å¯„å­˜å™¨  -   EX4  EX3  EX2   -   T2CLKO  T1CLKO  T0CLKO    0000,0000
#define INT4_Enable() INT_CLKO |= (1 << 6)
#define INT3_Enable() INT_CLKO |= (1 << 5)
#define INT2_Enable() INT_CLKO |= (1 << 4)
#define INT1_Enable() EX1 = 1
#define INT0_Enable() EX0 = 1

#define INT4_Disable() INT_CLKO &= ~(1 << 6)
#define INT3_Disable() INT_CLKO &= ~(1 << 5)
#define INT2_Disable() INT_CLKO &= ~(1 << 4)
#define INT1_Disable() EX1 = 0
#define INT0_Disable() EX0 = 0

//                               7    6       5       4      3    2     1     0      Reset Value
// AUXINTIF:  è¾…åŠ©ä¸?æ–?æ ‡å¿—å¯„å­˜å™?  -  INT4IF  INT3IF  INT2IF   -   T4IF  T3IF  T2IF    0000,0000
#define INT4IF 0x40
#define INT3IF 0x20
#define INT2IF 0x10
#define T4IF 0x04
#define T3IF 0x02
#define T2IF 0x01

#define INT4_Clear() AUXINTIF &= ~INT4IF /* æ¸…é™¤å¤–ä¸­æ–?4æ ‡å¿—ä½? */
#define INT3_Clear() AUXINTIF &= ~INT3IF /* æ¸…é™¤å¤–ä¸­æ–?3æ ‡å¿—ä½? */
#define INT2_Clear() AUXINTIF &= ~INT2IF /* æ¸…é™¤å¤–ä¸­æ–?2æ ‡å¿—ä½? */
#define INT1_Clear() IE1 = 0             /* æ¸…é™¤å¤–ä¸­æ–?1æ ‡å¿—ä½? */
#define INT0_Clear() IE0 = 0             /* æ¸…é™¤å¤–ä¸­æ–?0æ ‡å¿—ä½? */

#define INT0_Fall() IT0 = 1     /* INT0 ä¸‹é™æ²¿ä¸­æ–?           */
#define INT0_RiseFall() IT0 = 0 /* INT0 ä¸‹é™æ²¿ä¸Šå‡æ²¿å‡ä¸­æ–?   */
#define INT1_Fall() IT1 = 1     /* INT1 ä¸‹é™æ²¿ä¸­æ–?           */
#define INT1_RiseFall() IT0 = 0 /* INT1 ä¸‹é™æ²¿ä¸Šå‡æ²¿å‡ä¸­æ–?   */

//							7     6     5    4    3    2    1     0    Reset Value
// sfr IE2       = 0xAF;		-     -     -    -    -    -   ESPI  ES2   0000,0000B	//Auxiliary Interrupt
#define SPI_INT_ENABLE() IE2 |= 2     /* å…è?¸SPIä¸?æ–?		*/
#define SPI_INT_DISABLE() IE2 &= ~2   /* å…è?¸SPIä¸?æ–?		*/
#define UART2_INT_ENABLE() IE2 |= 1   /* å…è?¸ä¸²å?2ä¸?æ–?	*/
#define UART2_INT_DISABLE() IE2 &= ~1 /* å…è?¸ä¸²å?2ä¸?æ–?	*/

//                                          7     6     5    4    3    2    1    0    Reset Value
// sfr IP      = 0xB8; //ä¸?æ–?ä¼˜å…ˆçº§ä½ä½?      PPCA  PLVD  PADC  PS   PT1  PX1  PT0  PX0   0000,0000
//--------
sbit PPCA = IP ^ 7; // PCA æ¨¡å—ä¸?æ–?ä¼˜å…ˆçº?
sbit PLVD = IP ^ 6; // ä½å‹ç›‘æµ‹ä¸?æ–?ä¼˜å…ˆçº?
sbit PADC = IP ^ 5; // ADC ä¸?æ–?ä¼˜å…ˆçº?
sbit PS = IP ^ 4;   // ä¸²è?Œä¸­æ–?0ä¼˜å…ˆçº§è?¾å®šä½?
sbit PT1 = IP ^ 3;  // å®šæ—¶ä¸?æ–?1ä¼˜å…ˆçº§è?¾å®šä½?
sbit PX1 = IP ^ 2;  // å¤–éƒ¨ä¸?æ–?1ä¼˜å…ˆçº§è?¾å®šä½?
sbit PT0 = IP ^ 1;  // å®šæ—¶ä¸?æ–?0ä¼˜å…ˆçº§è?¾å®šä½?
sbit PX0 = IP ^ 0;  // å¤–éƒ¨ä¸?æ–?0ä¼˜å…ˆçº§è?¾å®šä½?

//                                           7      6      5     4     3     2    1     0        Reset Value
// sfr IPH   = 0xB7; //ä¸?æ–?ä¼˜å…ˆçº§é«˜ä½?       PPCAH  PLVDH  PADCH  PSH  PT1H  PX1H  PT0H  PX0H   0000,0000
// sfr IP2   = 0xB5; //                       -      -      -     -     -     -   PSPI   PS2   xxxx,xx00
// sfr IP2H  = 0xB6; //                       -      -      -     -     -     -   PSPIH  PS2H  xxxx,xx00
#define PPCAH 0x80
#define PLVDH 0x40
#define PADCH 0x20
#define PSH 0x10
#define PT1H 0x08
#define PX1H 0x04
#define PT0H 0x02
#define PX0H 0x01

#define PCA_InterruptFirst() PPCA = 1
#define LVD_InterruptFirst() PLVD = 1
#define ADC_InterruptFirst() PADC = 1
#define UART1_InterruptFirst() PS = 1
#define Timer1_InterruptFirst() PT1 = 1
#define INT1_InterruptFirst() PX1 = 1
#define Timer0_InterruptFirst() PT0 = 1
#define INT0_InterruptFirst() PX0 = 1

/*************************************************************************************************/

//                       7      6     5    4    3    2     1      0        Reset Value
// sfr CMPCR1 = 0xE6;   CMPEN  CMPIF  PIE  NIE  PIS  NIS  CMPOE  CMPRES      00000000B
#define CMPEN 0x80  // 1: å…è?¸æ¯”è¾ƒå™¨, 0: ç¦æ??,å…³é—­æ¯”è¾ƒå™¨ç”µæº?
#define CMPIF 0x40  // æ¯”è¾ƒå™¨ä¸­æ–?æ ‡å¿—, åŒ…æ‹¬ä¸Šå‡æ²¿æˆ–ä¸‹é™æ²¿ä¸­æ–?, è½?ä»¶æ¸…0
#define PIE 0x20    // 1: æ¯”è¾ƒç»“æœç”?0å?1, äº§ç”Ÿä¸Šå‡æ²¿ä¸­æ–?
#define NIE 0x10    // 1: æ¯”è¾ƒç»“æœç”?1å?0, äº§ç”Ÿä¸‹é™æ²¿ä¸­æ–?
#define PIS 0x08    // è¾“å…¥æ­£ææ€§é€‰æ‹©, 0: é€‰æ‹©å†…éƒ¨P3.7åšæ?£è¾“å…?,           1: ç”±ADC_CHS[3:0]æ‰€é€‰æ‹©çš„ADCè¾“å…¥ç«?åšæ?£è¾“å…?.
#define NIS 0x04    // è¾“å…¥è´Ÿææ€§é€‰æ‹©, 0: é€‰æ‹©å†…éƒ¨BandGapç”µå‹BGvåšè´Ÿè¾“å…¥, 1: é€‰æ‹©å¤–éƒ¨P3.6åšè¾“å…?.
#define CMPOE 0x02  // 1: å…è?¸æ¯”è¾ƒç»“æœè¾“å‡?, 0: ç¦æ??.
#define CMPRES 0x01 // æ¯”è¾ƒç»“æœ, 1: CMP+ç”µå¹³é«˜äºCMP-,  0: CMP+ç”µå¹³ä½äºCMP-,  å?è¯?

#define CMP_P_P37 0x00 // è¾“å…¥æ­£ææ€§é€‰æ‹©, 0: é€‰æ‹©å†…éƒ¨P3.7åšæ?£è¾“å…?
#define CMP_P_ADC 0x08 // è¾“å…¥æ­£ææ€§é€‰æ‹©, 1: ç”±ADC_CHS[3:0]æ‰€é€‰æ‹©çš„ADCè¾“å…¥ç«?åšæ?£è¾“å…?.
#define CMP_N_GAP 0x00 // è¾“å…¥è´Ÿææ€§é€‰æ‹©, 0: é€‰æ‹©å†…éƒ¨BandGapç”µå‹BGvåšè´Ÿè¾“å…¥.
#define CMP_N_P36 0x04 // è¾“å…¥è´Ÿææ€§é€‰æ‹©, 1: é€‰æ‹©å¤–éƒ¨P3.6åšè¾“å…?.

#define CMPO_P34() P_SW2 &= ~0x08 // ç»“æœè¾“å‡ºåˆ°P3.4.

//                       7        6       5  4  3  2  1  0    Reset Value
// sfr CMPCR2 = 0xE7;   INVCMPO  DISFLT       LCDTY[5:0]       00001001B
#define INVCMPO 0x80 // 1: æ¯”è¾ƒå™¨è¾“å‡ºIOå–å,  0: ä¸å–å?
#define DISFLT 0x40  // 1: å…³é—­0.1uFæ»¤æ³¢,   	0: å…è??
#define LCDTY 0x00   // 0~63, æ¯”è¾ƒç»“æœå˜åŒ–å»¶æ—¶å‘¨æœŸæ•?

/*************************************************************************************************/
//                     7     6     5    4    3    2   1   0       Reset Value
// sfr SCON  = 0x98;   SM0   SM1   SM2  REN  TB8  RB8  TI  RI      00000000B		 //S1 Control

#define S1_DoubleRate() PCON |= 0x80
#define S1_SHIFT() SCON &= 0x3f

#define S1_8bit() SCON = (SCON & 0x3f) | 0x40
#define S1_9bit() SCON = (SCON & 0x3f) | 0xc0
#define S1_RX_Enable() SCON |= 0x10
#define S1_RX_Disable() SCON &= ~0x10
#define TI1 TI                  /* åˆ¤æ–­TI1æ˜?å¦å‘é€å®Œæˆ?								 */
#define RI1 RI                  /* åˆ¤æ–­RI1æ˜?å¦æ¥æ”¶å®Œæˆ?								 */
#define SET_TI1() TI = 1        /* è®¾ç½®TI1(å¼•èµ·ä¸?æ–?)								 */
#define CLR_TI1() TI = 0        /* æ¸…é™¤TI1											 */
#define CLR_RI1() RI = 0        /* æ¸…é™¤RI1											 */
#define S1TB8_SET() TB8 = 1     /* è®¾ç½®TB8											 */
#define S1TB8_CLR() TB8 = 0     /* æ¸…é™¤TB8											 */
#define S1_Int_Enable() ES = 1  /* ä¸²å£1å…è?¸ä¸­æ–?									 */
#define S1_Int_Disable() ES = 0 /* ä¸²å£1ç¦æ??ä¸?æ–?									 */
#define S1_BRT_UseTimer1() AUXR &= ~1
#define S1_BRT_UseTimer2() AUXR |= 1
#define S1_USE_P30P31() P_SW1 &= ~0xc0                 // UART1 ä½¿ç”¨P30 P31å?	é»˜è??
#define S1_USE_P36P37() P_SW1 = (P_SW1 & ~0xc0) | 0x40 // UART1 ä½¿ç”¨P36 P37å?
#define S1_USE_P16P17() P_SW1 = (P_SW1 & ~0xc0) | 0x80 // UART1 ä½¿ç”¨P16 P17å?

//						  7      6      5      4      3      2     1     0        Reset Value
// sfr S2CON = 0x9A;		S2SM0    -    S2SM2  S2REN  S2TB8  S2RB8  S2TI  S2RI      00000000B		 //S2 Control

#define S2_MODE0() S2CON &= ~(1 << 7)      /* ä¸²å£2æ¨¡å¼0ï¼?8ä½UARTï¼Œæ³¢ç‰¹ç‡ = å®šæ—¶å™?2çš„æº¢å‡ºç‡ / 4 */
#define S2_MODE1() S2CON |= (1 << 7)       /* ä¸²å£2æ¨¡å¼1ï¼?9ä½UARTï¼Œæ³¢ç‰¹ç‡ = å®šæ—¶å™?2çš„æº¢å‡ºç‡ / 4 */
#define S2_8bit() S2CON &= ~(1 << 7)       /* ä¸²å£2æ¨¡å¼0ï¼?8ä½UARTï¼Œæ³¢ç‰¹ç‡ = å®šæ—¶å™?2çš„æº¢å‡ºç‡ / 4 */
#define S2_9bit() S2CON |= (1 << 7)        /* ä¸²å£2æ¨¡å¼1ï¼?9ä½UARTï¼Œæ³¢ç‰¹ç‡ = å®šæ—¶å™?2çš„æº¢å‡ºç‡ / 4 */
#define S2_RX_Enable() S2CON |= (1 << 4)   /* å…è?¸ä¸²2æ¥æ”¶										 */
#define S2_RX_Disable() S2CON &= ~(1 << 4) /* ç¦æ??ä¸?2æ¥æ”¶										 */
#define TI2 (S2CON & 2)                    /* åˆ¤æ–­TI2æ˜?å¦å‘é€å®Œæˆ?								 */
#define RI2 (S2CON & 1)                    /* åˆ¤æ–­RI2æ˜?å¦æ¥æ”¶å®Œæˆ?								 */
#define SET_TI2() S2CON |= (1 << 1)        /* è®¾ç½®TI2(å¼•èµ·ä¸?æ–?)								 */
#define CLR_TI2() S2CON &= ~(1 << 1)       /* æ¸…é™¤TI2											 */
#define CLR_RI2() S2CON &= ~1              /* æ¸…é™¤RI2											 */
#define S2TB8_SET() S2CON |= (1 << 3)      /* è®¾ç½®TB8											 */
#define S2TB8_CLR() S2CON &= ~(1 << 3)     /* æ¸…é™¤TB8											 */
#define S2_Int_Enable() IE2 |= 1           /* ä¸²å£2å…è?¸ä¸­æ–?									 */
#define S2_Int_Disable() IE2 &= ~1         /* ä¸²å£2ç¦æ??ä¸?æ–?									 */
#define S2_USE_P10P11() P_SW2 &= ~1        /* UART2 ä½¿ç”¨P1å?	é»˜è??							 */

/**********************************************************/
//						   7     6       5      4     3      2      1      0    Reset Value
// sfr AUXR  = 0x8E;		T0x12 T1x12 UART_M0x6  T2R  T2_C/T T2x12 EXTRAM  S1ST2  0000,0000	//Auxiliary Register

#define InternalXdata_Disable() AUXR |= 2 /* ç¦æ??ä½¿ç”¨å†…éƒ¨xdata, æ‰€æœ‰è?¿é—®xdataéƒ½æ˜¯è®¿é—®å¤–éƒ¨xdata  */
#define InternalXdata_Enable() AUXR &= ~2 /* å…è?¸ä½¿ç”¨å†…éƒ¨xdata, å½“è?¿é—®çš„åœ°å€åœ¨å†…éƒ¨xdataèŒƒå›´æ—?, è®¿é—®å†…éƒ¨çš„xadta, å½“åœ°å€è¶…è¿‡å†…éƒ¨xdataæ—?, è®¿é—®å¤–éƒ¨xdata  */
#define S1_M0x6() AUXR |= (1 << 5)        /* UART Mode0 Speed is 6x Standard       */
#define S1_M0x1() AUXR &= ~(1 << 5)       /* default,	UART Mode0 Speed is Standard */

//====================================
#define Timer0_16bitAutoReload() TMOD &= ~0x03               /* 16ä½è‡ªåŠ¨é‡è£?	*/
#define Timer0_16bit() TMOD = (TMOD & ~0x03) | 0x01          /* 16ä½?         */
#define Timer0_8bitAutoReload() TMOD = (TMOD & ~0x03) | 0x02 /* 8ä½è‡ªåŠ¨é‡è£?	*/
#define Timer0_16bitAutoRL_NoMask() TMOD |= 0x03             /* 16ä½è‡ªåŠ¨é‡è£…ä¸å?å±è”½ä¸?æ–?	*/
#define Timer0_Run() TR0 = 1                                 /* å…è?¸å®šæ—¶å™¨0è®¡æ•°			*/
#define Timer0_Stop() TR0 = 0                                /* ç¦æ?¢å®šæ—¶å™¨0è®¡æ•°			*/
#define Timer0_Gate_INT0_P32() TMOD |= (1 << 3)              /* æ—¶å™¨0ç”±å?–éƒ¨INT0é«˜ç”µå¹³å…è®¸å®šæ—¶è?¡æ•° */
#define Timer0_AsTimer() TMOD &= ~(1 << 2)                   /* æ—¶å™¨0ç”¨åšå®šæ—¶å™?	*/
#define Timer0_AsCounter() TMOD |= (1 << 2)                  /* æ—¶å™¨0ç”¨åšè®¡æ•°å™?	*/
#define Timer0_AsCounterP34() TMOD |= (1 << 2)               /* æ—¶å™¨0ç”¨åšè®¡æ•°å™?	*/
#define Timer0_1T() AUXR |= (1 << 7)                         /* Timer0 clodk = fo	*/
#define Timer0_12T() AUXR &= ~(1 << 7)                       /* Timer0 clodk = fo/12	12åˆ†é??,	default	*/
#define Timer0_CLKO_Enable() INT_CLKO |= 1                   /* å…è?? T0 æº¢å‡ºè„‰å†²åœ¨T0(P3.5)è„šè¾“å‡ºï¼ŒFck0 = 1/2 T0 æº¢å‡ºç‡ï¼ŒT0å?ä»?1Tæˆ?12Tã€?	*/
#define Timer0_CLKO_Disable() INT_CLKO &= ~1
#define Timer0_CLKO_Enable_P35() INT_CLKO |= 1 /* å…è?? T0 æº¢å‡ºè„‰å†²åœ¨T0(P3.5)è„šè¾“å‡ºï¼ŒFck0 = 1/2 T0 æº¢å‡ºç‡ï¼ŒT0å?ä»?1Tæˆ?12Tã€?	*/
#define Timer0_CLKO_Disable_P35() INT_CLKO &= ~1
#define Timer0_InterruptEnable() ET0 = 1  /* å…è?¸Timer1ä¸?æ–?.*/
#define Timer0_InterruptDisable() ET0 = 0 /* ç¦æ??Timer1ä¸?æ–?.*/

#define T0_Load(n) TH0 = (n) / 256, TL0 = (n) % 256
#define T0_Load_us_1T(n) Timer0_AsTimer(), Timer0_1T(), Timer0_16bitAutoReload(), TH0 = (65536 - ((MAIN_Fosc / 1000) * (n) + 500) / 1000) / 256, TL0 = (65536 - ((MAIN_Fosc / 1000) * (n) + 500) / 1000) % 256
#define T0_Load_us_12T(n) Timer0_AsTimer(), Timer0_12T(), Timer0_16bitAutoReload(), TH0 = (65536 - ((MAIN_Fosc / 12000) * (n) + 500) / 1000) / 256, TL0 = (65536 - ((MAIN_Fosc / 12000) * (n) + 500) / 1000) % 256
#define T0_Frequency_1T_P35(n) ET0 = 0, Timer0_AsTimer(), Timer0_1T(), Timer0_16bitAutoReload(), TH0 = (65536 - (n / 2 + MAIN_Fosc / 2) / (n)) / 256, TL0 = (65536 - (n / 2 + MAIN_Fosc / 2) / (n)) % 256, INT_CLKO |= bit0, TR0 = 1     /* fx=fosc/(2*M)/n,  M=1 or M=12 */
#define T0_Frequency_12T_P35(n) ET0 = 0, Timer0_AsTimer(), Timer0_12T(), Timer0_16bitAutoReload(), TH0 = (65536 - (n / 2 + MAIN_Fosc / 24) / (n)) / 256, TL0 = (65536 - (n / 2 + MAIN_Fosc / 24) / (n)) % 256, INT_CLKO |= bit0, TR0 = 1 /* fx=fosc/(2*M)/n,  M=1 or M=12 */

//====================================
#define Timer1_16bitAutoReload() TMOD &= ~0x30               /* 16ä½è‡ªåŠ¨é‡è£?	*/
#define Timer1_16bit() TMOD = (TMOD & ~0x30) | 0x10          /* 16ä½?			*/
#define Timer1_8bitAutoReload() TMOD = (TMOD & ~0x30) | 0x20 /* 8ä½è‡ªåŠ¨é‡è£?	*/
#define Timer1_Run() TR1 = 1                                 /* å…è?¸å®šæ—¶å™¨1è®¡æ•°			*/
#define Timer1_Stop() TR1 = 0                                /* ç¦æ?¢å®šæ—¶å™¨1è®¡æ•°			*/
#define Timer1_Gate_INT1_P33() TMOD |= (1 << 7)              /* æ—¶å™¨1ç”±å?–éƒ¨INT1é«˜ç”µå¹³å…è®¸å®šæ—¶è?¡æ•°	*/
#define Timer1_AsTimer() TMOD &= ~(1 << 6)                   /* æ—¶å™¨1ç”¨åšå®šæ—¶å™?			*/
#define Timer1_AsCounter() TMOD |= (1 << 6)                  /* æ—¶å™¨1ç”¨åšè®¡æ•°å™?			*/
#define Timer1_AsCounterP35() TMOD |= (1 << 6)               /* æ—¶å™¨1ç”¨åšè®¡æ•°å™?			*/
#define Timer1_1T() AUXR |= (1 << 6)                         /* Timer1 clodk = fo		*/
#define Timer1_12T() AUXR &= ~(1 << 6)                       /* Timer1 clodk = fo/12	12åˆ†é??,	default	*/
#define Timer1_CLKO_Enable() INT_CLKO |= 2                   /* å…è?? T1 æº¢å‡ºè„‰å†²åœ¨T1(P3.4)è„šè¾“å‡ºï¼ŒFck1 = 1/2 T1 æº¢å‡ºç‡ï¼ŒT1å?ä»?1Tæˆ?12Tã€?	*/
#define Timer1_CLKO_Disable() INT_CLKO &= ~2
#define Timer1_CLKO_Enable_P34() INT_CLKO |= 2 /* å…è?? T1 æº¢å‡ºè„‰å†²åœ¨T1(P3.4)è„šè¾“å‡ºï¼ŒFck1 = 1/2 T1 æº¢å‡ºç‡ï¼ŒT1å?ä»?1Tæˆ?12Tã€?	*/
#define Timer1_CLKO_Disable_P34() INT_CLKO &= ~2
#define Timer1_InterruptEnable() ET1 = 1  /* å…è?¸Timer1ä¸?æ–?.	*/
#define Timer1_InterruptDisable() ET1 = 0 /* ç¦æ??Timer1ä¸?æ–?.	*/

#define T1_Load(n) TH1 = (n) / 256, TL1 = (n) % 256
#define T1_Load_us_1T(n) Timer1_AsTimer(), Timer1_1T(), Timer1_16bitAutoReload(), TH1 = (65536 - ((MAIN_Fosc / 1000) * (n) + 500) / 1000) / 256, TL1 = (65536 - ((MAIN_Fosc / 1000) * (n) + 500) / 1000) % 256
#define T1_Load_us_12T(n) Timer1_AsTimer(), Timer1_12T(), Timer1_16bitAutoReload(), TH1 = (65536 - ((MAIN_Fosc / 12000) * (n) + 500) / 1000) / 256, TL1 = (65536 - ((MAIN_Fosc / 12000) * (n) + 500) / 1000) % 256
#define T1_Frequency_1T_P34(n) ET1 = 0, Timer1_AsTimer(), Timer1_1T(), Timer1_16bitAutoReload(), TH1 = (65536 - (n / 2 + MAIN_Fosc / 2) / (n)) / 256, TL1 = (65536 - (n / 2 + MAIN_Fosc / 2) / (n)) % 256, INT_CLKO |= bit1, TR1 = 1     /* fx=fosc/(2*M)/n,  M=1 or M=12 */
#define T1_Frequency_12T_P34(n) ET1 = 0, Timer1_AsTimer(), Timer1_12T(), Timer1_16bitAutoReload(), TH1 = (65536 - (n / 2 + MAIN_Fosc / 24) / (n)) / 256, TL1 = (65536 - (n / 2 + MAIN_Fosc / 24) / (n)) % 256, INT_CLKO |= bit1, TR1 = 1 /* fx=fosc/(2*M)/n,  M=1 or M=12 */

//====================================
#define Timer2_Run() AUXR |= (1 << 4)          /* å…è?¸å®šæ—¶å™¨2è®¡æ•°	*/
#define Timer2_Stop() AUXR &= ~(1 << 4)        /* ç¦æ?¢å®šæ—¶å™¨2è®¡æ•°	*/
#define Timer2_AsTimer() AUXR &= ~(1 << 3)     /* æ—¶å™¨2ç”¨åšå®šæ—¶å™?	*/
#define Timer2_AsCounter() AUXR |= (1 << 3)    /* æ—¶å™¨2ç”¨åšè®¡æ•°å™?	*/
#define Timer2_AsCounterP31() AUXR |= (1 << 3) /* æ—¶å™¨2ç”¨åšè®¡æ•°å™?	*/
#define Timer2_1T() AUXR |= (1 << 2)           /* Timer0 clock = fo	*/
#define Timer2_12T() AUXR &= ~(1 << 2)         /* Timer0 clock = fo/12	12åˆ†é??,	default	*/
#define Timer2_CLKO_Enable() INT_CLKO |= 4     /* å…è?? T2 æº¢å‡ºè„‰å†²åœ¨P1.3è„šè¾“å‡ºï¼ŒFck2 = 1/2 T2 æº¢å‡ºç‡ï¼ŒT2å?ä»?1Tæˆ?12Tã€?	*/
#define Timer2_CLKO_Disable() INT_CLKO &= ~4
#define Timer2_CLKO_Enable_P13() INT_CLKO |= 4 /* å…è?? T2 æº¢å‡ºè„‰å†²åœ¨P1.3è„šè¾“å‡ºï¼ŒFck2 = 1/2 T2 æº¢å‡ºç‡ï¼ŒT2å?ä»?1Tæˆ?12Tã€?	*/
#define Timer2_CLKO_Disable_P13() INT_CLKO &= ~4
#define Timer2_InterruptEnable() IE2 |= (1 << 2)   /* å…è?¸Timer2ä¸?æ–?.	*/
#define Timer2_InterruptDisable() IE2 &= ~(1 << 2) /* ç¦æ??Timer2ä¸?æ–?.	*/

#define T2_Load(n) TH2 = (n) / 256, TL2 = (n) % 256
#define T2_Load_us_1T(n) Timer2_AsTimer(), Timer2_1T(), TH2 = (65536 - ((MAIN_Fosc / 1000) * (n) + 500) / 1000) / 256, TL2 = (65536 - ((MAIN_Fosc / 1000) * (n) + 500) / 1000) % 256
#define T2_Load_us_12T(n) Timer2_AsTimer(), Timer2_12T(), TH2 = (65536 - ((MAIN_Fosc / 12000) * (n) + 500) / 1000) / 256, TL2 = (65536 - ((MAIN_Fosc / 12000) * (n) + 500) / 1000) % 256
#define T2_Frequency_1T_P13(n) Timer2_InterruptDisable(), Timer2_AsTimer(), Timer2_1T(), TH2 = (65536 - (n / 2 + MAIN_Fosc / 2) / (n)) / 256, TL2 = (65536 - (n / 2 + MAIN_Fosc / 2) / (n)) % 256, Timer2_CLKO_Enable_P13(), Timer2_Run()     /* fx=fosc/(2*M)/n,  M=1 or M=12 */
#define T2_Frequency_12T_P13(n) Timer2_InterruptDisable(), Timer2_AsTimer(), Timer2_12T(), TH2 = (65536 - (n / 2 + MAIN_Fosc / 24) / (n)) / 256, TL2 = (65536 - (n / 2 + MAIN_Fosc / 24) / (n)) % 256, Timer2_CLKO_Enable_P13(), Timer2_Run() /* fx=fosc/(2*M)/n,  M=1 or M=12 */

//====================================
#define Timer3_Run() T4T3M |= (1 << 3)             /* å…è?¸å®šæ—¶å™¨3è®¡æ•°	*/
#define Timer3_Stop() T4T3M &= ~(1 << 3)           /* ç¦æ?¢å®šæ—¶å™¨3è®¡æ•°	*/
#define Timer3_AsTimer() T4T3M &= ~(1 << 2)        /* æ—¶å™¨3ç”¨åšå®šæ—¶å™?	*/
#define Timer3_AsCounter() T4T3M |= (1 << 2)       /* æ—¶å™¨3ç”¨åšè®¡æ•°å™?, P0.5ä¸ºå?–éƒ¨è„‰å†²	*/
#define Timer3_AsCounterP05() T4T3M |= (1 << 2)    /* æ—¶å™¨3ç”¨åšè®¡æ•°å™?, P0.5ä¸ºå?–éƒ¨è„‰å†²	*/
#define Timer3_1T() T4T3M |= (1 << 1)              /* 1Tæ¨¡å¼	*/
#define Timer3_12T() T4T3M &= ~(1 << 1)            /* 12Tæ¨¡å¼,	default	*/
#define Timer3_CLKO_Enable() T4T3M |= 1            /* å…è?¸T3æº¢å‡ºè„‰å†²åœ¨T3(P0.4)è„šè¾“å‡ºï¼ŒFck = 1/2 T2 æº¢å‡ºç‡ï¼ŒT2å?ä»?1Tæˆ?12Tã€?	*/
#define Timer3_CLKO_Disable() T4T3M &= ~1          /* ç¦æ??T3æº¢å‡ºè„‰å†²åœ¨T3(P0.4)è„šè¾“å‡?	*/
#define Timer3_CLKO_Enable_P04() T4T3M |= 1        /* å…è?¸T3æº¢å‡ºè„‰å†²åœ¨T3(P0.4)è„šè¾“å‡ºï¼ŒFck = 1/2 T2 æº¢å‡ºç‡ï¼ŒT2å?ä»?1Tæˆ?12Tã€?	*/
#define Timer3_CLKO_Disable_P04() T4T3M &= ~1      /* ç¦æ??T3æº¢å‡ºè„‰å†²åœ¨T3(P0.4)è„šè¾“å‡?	*/
#define Timer3_InterruptEnable() IE2 |= (1 << 5)   /* å…è?¸Timer3ä¸?æ–?.	*/
#define Timer3_InterruptDisable() IE2 &= ~(1 << 5) /* ç¦æ??Timer3ä¸?æ–?.	*/

#define T3_Load(n) TH3 = (n) / 256, TL3 = (n) % 256
#define T3_Load_us_1T(n) Timer3_AsTimer(), Timer3_1T(), TH3 = (65536 - ((MAIN_Fosc / 1000) * (n) + 500) / 1000) / 256, TL3 = (65536 - ((MAIN_Fosc / 1000) * (n) + 500) / 1000) % 256
#define T3_Load_us_12T(n) Timer3_AsTimer(), Timer3_12T(), TH3 = (65536 - ((MAIN_Fosc / 12000) * (n) + 500) / 1000) / 256, TL3 = (65536 - ((MAIN_Fosc / 12000) * (n) + 500) / 1000) % 256
#define T3_Frequency_1T_P04(n) Timer3_InterruptDisable(), Timer3_AsTimer(), Timer3_1T(), TH3 = (65536 - (n / 2 + MAIN_Fosc / 2) / (n)) / 256, TL3 = (65536 - (n / 2 + MAIN_Fosc / 2) / (n)) % 256, Timer3_CLKO_P04_Enable, Timer3_Run()     /* fx=fosc/(2*M)/n,  M=1 or M=12 */
#define T3_Frequency_12T_P04(n) Timer3_InterruptDisable(), Timer3_AsTimer(), Timer3_12T(), TH3 = (65536 - (n / 2 + MAIN_Fosc / 24) / (n)) / 256, TL3 = (65536 - (n / 2 + MAIN_Fosc / 24) / (n)) % 256, Timer3_CLKO_P04_Enable, Timer3_Run() /* fx=fosc/(2*M)/n,  M=1 or M=12 */

//====================================
#define Timer4_Run() T4T3M |= (1 << 7)               /* å…è?¸å®šæ—¶å™¨4è®¡æ•°	*/
#define Timer4_Stop() T4T3M &= ~(1 << 7)             /* ç¦æ?¢å®šæ—¶å™¨4è®¡æ•°	*/
#define Timer4_AsTimer() T4T3M &= ~(1 << 6)          /* æ—¶å™¨4ç”¨åšå®šæ—¶å™?  */
#define Timer4_AsCounter() T4T3M |= (1 << 6)         /* æ—¶å™¨4ç”¨åšè®¡æ•°å™?, P0.7ä¸ºå?–éƒ¨è„‰å†²	*/
#define Timer4_AsCounterP07() T4T3M |= (1 << 6)      /* æ—¶å™¨4ç”¨åšè®¡æ•°å™?, P0.7ä¸ºå?–éƒ¨è„‰å†²	*/
#define Timer4_1T() T4T3M |= (1 << 5)                /* 1Tæ¨¡å¼	*/
#define Timer4_12T() T4T3M &= ~(1 << 5)              /* 12Tæ¨¡å¼,	default	*/
#define Timer4_CLKO_Enable() T4T3M |= (1 << 4)       /* å…è?¸T4æº¢å‡ºè„‰å†²åœ¨T4(P0.6)è„šè¾“å‡ºï¼ŒFck = 1/2 T2 æº¢å‡ºç‡ï¼ŒT2å?ä»?1Tæˆ?12Tã€?	*/
#define Timer4_CLKO_Disable() T4T3M &= ~(1 << 4)     /* ç¦æ??T4æº¢å‡ºè„‰å†²åœ¨T4(P0.6)è„šè¾“å‡?	*/
#define Timer4_CLKO_Enable_P06() T4T3M |= (1 << 4)   /* å…è?¸T4æº¢å‡ºè„‰å†²åœ¨T4(P0.6)è„šè¾“å‡ºï¼ŒFck = 1/2 T2 æº¢å‡ºç‡ï¼ŒT2å?ä»?1Tæˆ?12Tã€?	*/
#define Timer4_CLKO_Disable_P06() T4T3M &= ~(1 << 4) /* ç¦æ??T4æº¢å‡ºè„‰å†²åœ¨T4(P0.6)è„šè¾“å‡?	*/
#define Timer4_InterruptEnable() IE2 |= (1 << 6)     /* å…è?¸Timer4ä¸?æ–?.	*/
#define Timer4_InterruptDisable() IE2 &= ~(1 << 6)   /* ç¦æ??Timer4ä¸?æ–?.	*/

#define T4_Load(n) TH4 = (n) / 256, TL4 = (n) % 256
#define T4_Load_us_1T(n) Timer4_AsTimer(), Timer4_1T(), TH4 = (65536 - ((MAIN_Fosc / 1000) * (n) + 500) / 1000) / 256, TL4 = (65536 - ((MAIN_Fosc / 1000) * (n) + 500) / 1000) % 256
#define T4_Load_us_12T(n) Timer4_AsTimer(), Timer4_12T(), TH4 = (65536 - ((MAIN_Fosc / 12000) * (n) + 500) / 1000) / 256, TL4 = (65536 - ((MAIN_Fosc / 12000) * (n) + 500) / 1000) % 256
#define T4_Frequency_1T_P06(n) Timer4_InterruptDisable(), Timer4_AsTimer(), Timer4_1T(), TH4 = (65536 - (n / 2 + MAIN_Fosc / 2) / (n)) / 256, TL4 = (65536 - (n / 2 + MAIN_Fosc / 2) / (n)) % 256, Timer4_CLKO_P06_Enable(), Timer4_Run()     /* fx=fosc/(2*M)/n,  M=1 or M=12 */
#define T4_Frequency_12T_P06(n) Timer4_InterruptDisable(), Timer4_AsTimer(), Timer4_12T(), TH4 = (65536 - (n / 2 + MAIN_Fosc / 24) / (n)) / 256, TL4 = (65536 - (n / 2 + MAIN_Fosc / 24) / (n)) % 256, Timer4_CLKO_P06_Enable(), Timer4_Run() /* fx=fosc/(2*M)/n,  M=1 or M=12 */
//====================================================================================================================

// sfr WDT_CONTR = 0xC1; //Watch-Dog-Timer Control register
//                                       7     6     5      4       3      2   1   0     Reset Value
//                                   WDT_FLAG  -  EN_WDT CLR_WDT IDLE_WDT PS2 PS1 PS0    xx00,0000
#define D_WDT_FLAG (1 << 7)
#define D_EN_WDT (1 << 5)
#define D_CLR_WDT (1 << 4)  /* auto clear	*/
#define D_IDLE_WDT (1 << 3) /* WDT counter when Idle	*/
#define D_WDT_SCALE_2 0
#define D_WDT_SCALE_4 1
#define D_WDT_SCALE_8 2 /* T=393216*N/fo	*/
#define D_WDT_SCALE_16 3
#define D_WDT_SCALE_32 4
#define D_WDT_SCALE_64 5
#define D_WDT_SCALE_128 6
#define D_WDT_SCALE_256 7

#define WDT_reset(n) WDT_CONTR = D_EN_WDT + D_CLR_WDT + D_IDLE_WDT + (n) /* åˆå?‹åŒ–WDTï¼Œå–‚ç‹? */

//						  7     6      5    4     3      2    1     0     Reset Value
// sfr PCON   = 0x87;	SMOD  SMOD0  LVDF  POF   GF1    GF0   PD   IDL    0001,0000	 //Power Control
// SMOD		//ä¸²å£åŒå€é€?
// SMOD0
#define LVDF (1 << 5) /* P4.6ä½å‹æ£€æµ‹æ ‡å¿? */
// POF
// GF1
// GF0
// #define 	D_PD		2		/* set 1, power down mode */
// #define 	D_IDLE		1		/* set 1, idle mode */
#define MCU_IDLE() PCON |= 1       /* MCU è¿›å…¥ IDLE æ¨¡å¼ */
#define MCU_POWER_DOWN() PCON |= 2 /* MCU è¿›å…¥ ç¡çœ  æ¨¡å¼ */

// sfr ISP_CMD   = 0xC5;
#define ISP_STANDBY() ISP_CMD = 0 /* ISPç©ºé—²å‘½ä»¤ï¼ˆç?æ??ï¼?*/
#define ISP_READ() ISP_CMD = 1    /* ISPè¯»å‡ºå‘½ä»¤		*/
#define ISP_WRITE() ISP_CMD = 2   /* ISPå†™å…¥å‘½ä»¤		*/
#define ISP_ERASE() ISP_CMD = 3   /* ISPæ“¦é™¤å‘½ä»¤		*/

// sfr ISP_TRIG  = 0xC6;
#define ISP_TRIG() ISP_TRIG = 0x5A, ISP_TRIG = 0xA5 /* ISPè§¦å‘å‘½ä»¤ */

//							  7    6    5      4    3    2    1     0    Reset Value
// sfr IAP_CONTR = 0xC7;		IAPEN SWBS SWRST CFAIL  -    -    -     -    0000,x000	//IAP Control Register
#define ISP_EN (1 << 7)
#define ISP_SWBS (1 << 6)
#define ISP_SWRST (1 << 5)
#define ISP_CMD_FAIL (1 << 4)

/* ADC Register */
//								7       6      5       4         3      2    1    0   Reset Value
// sfr ADC_CONTR = 0xBC;		ADC_POWER SPEED1 SPEED0 ADC_FLAG ADC_START CHS2 CHS1 CHS0 0000,0000	/* AD è½?æ¢æ§åˆ¶å¯„å­˜å™¨ */
// sfr ADC_RES  = 0xBD;		ADCV.9 ADCV.8 ADCV.7 ADCV.6 ADCV.5 ADCV.4 ADCV.3 ADCV.2	  0000,0000	/* A/D è½?æ¢ç»“æœé«˜8ä½? */
// sfr ADC_RESL = 0xBE;												  ADCV.1 ADCV.0	  0000,0000	/* A/D è½?æ¢ç»“æœä½2ä½? */
// sfr ADC_CONTR  = 0xBC;	//ç›´æ¥ç”¨MOVæ“ä½œï¼Œä¸è¦ç”¨ä¸æˆ–

// sfr SPCTL  = 0xCE;	SPIæ§åˆ¶å¯„å­˜å™?
//    7       6       5       4       3       2       1       0    	Reset Value
//	SSIG	SPEN	DORD	MSTR	CPOL	CPHA	SPR1	SPR0		0x00

#define SPI_SSIG_None() SPCTL |= (1 << 7)       /* 1: å¿½ç•¥SSè„?	*/
#define SPI_SSIG_Enable() SPCTL &= ~(1 << 7)    /* 0: SSè„šç”¨äºå†³å®šä¸»ä»æœº	*/
#define SPI_Enable() SPCTL |= (1 << 6)          /* 1: å…è?¸SPI	*/
#define SPI_Disable() SPCTL &= ~(1 << 6)        /* 0: ç¦æ??SPI	*/
#define SPI_LSB_First() SPCTL |= (1 << 5)       /* 1: LSBå…ˆå‘	*/
#define SPI_MSB_First() SPCTL &= ~(1 << 5)      /* 0: MSBå…ˆå‘	*/
#define SPI_Master() SPCTL |= (1 << 4)          /* 1: è®¾ä¸ºä¸»æœº	*/
#define SPI_Slave() SPCTL &= ~(1 << 4)          /* 0: è®¾ä¸ºä»æœº	*/
#define SPI_SCLK_NormalH() SPCTL |= (1 << 3)    /* 1: ç©ºé—²æ—¶SCLKä¸ºé«˜ç”µå¹³	*/
#define SPI_SCLK_NormalL() SPCTL &= ~(1 << 3)   /* 0: ç©ºé—²æ—¶SCLKä¸ºä½ç”µå¹³	*/
#define SPI_PhaseH() SPCTL |= (1 << 2)          /* 1: 	*/
#define SPI_PhaseL() SPCTL &= ~(1 << 2)         /* 0: 	*/
#define SPI_Speed(n) SPCTL = (SPCTL & ~3) | (n) /*è®¾ç½®é€Ÿåº¦, 0 -- fosc/4, 1 -- fosc/8, 2 -- fosc/16, 3 -- fosc/32	*/

// sfr SPDAT  = 0xCF; //SPI Data Register                                                     0000,0000
// sfr SPSTAT  = 0xCD;	//SPIçŠ¶æ€å¯„å­˜å™¨
//    7       6      5   4   3   2   1   0    	Reset Value
//	SPIF	WCOL	-	-	-	-	-	-
#define SPIF 0x80 /* SPIä¼ è¾“å®Œæˆæ ‡å¿—ã€‚å†™å…?1æ¸?0ã€?*/
#define WCOL 0x40 /* SPIå†™å†²çªæ ‡å¿—ã€‚å†™å…?1æ¸?0ã€?  */

#define SPI_USE_P12P13P14P15() P_SW1 &= ~0x0c                 /* å°†SPIåˆ‡æ¢åˆ°P12(SS) P13(MOSI) P14(MISO) P15(SCLK)(ä¸Šç”µé»˜è??)ã€?*/
#define SPI_USE_P22P23P24P25() P_SW1 = (P_SW1 & ~0x0c) | 0x04 /* å°†SPIåˆ‡æ¢åˆ°P22(SS) P23(MOSI) P24(MISO) P25(SCLK)ã€?*/
#define SPI_USE_P35P34P33P32() P_SW1 = P_SW1 | 0x0C           /* å°†SPIåˆ‡æ¢åˆ°P35(SS) P34(MOSI) P33(MISO) P32(SCLK)ã€?*/

/*
;PCA_PWMn:    7       6     5   4   3   2     1       0
;			EBSn_1	EBSn_0	-	-	-	-	EPCnH	EPCnL
;B5-B2:		ä¿ç•™
;B1(EPCnH):	åœ¨PWMæ¨¡å¼ä¸‹ï¼Œä¸CCAPnHç»„æˆ9ä½æ•°ã€?
;B0(EPCnL):	åœ¨PWMæ¨¡å¼ä¸‹ï¼Œä¸CCAPnLç»„æˆ9ä½æ•°ã€?
*/
#define PWM0_NORMAL() PCA_PWM0 &= ~3              /* PWM0æ­£å¸¸è¾“å‡º(é»˜è??)	*/
#define PWM0_OUT_0() PCA_PWM0 |= 3, CCAP0H = 0xff /* PWM0ä¸€ç›´è¾“å‡?0		*/
#define PWM0_OUT_1() PCA_PWM0 &= 0xc0, CCAP0H = 0 /* PWM0ä¸€ç›´è¾“å‡?1		*/

#define PWMA_NORMAL() PCA_PWMA &= ~3              /* PWMAæ­£å¸¸è¾“å‡º(é»˜è??)	*/
#define PWMA_OUT_0() PCA_PWMA |= 3, CCAP1H = 0xff /* PWMAä¸€ç›´è¾“å‡?0		*/
#define PWMA_OUT_1() PCA_PWMA &= 0xc0, CCAP1H = 0 /* PWMAä¸€ç›´è¾“å‡?1		*/

#define PWMB_NORMAL() PCA_PWMB &= ~3              /* PWMBæ­£å¸¸è¾“å‡º(é»˜è??)	*/
#define PWMB_OUT_0() PCA_PWMB |= 3, CCAP2H = 0xff /* PWMBä¸€ç›´è¾“å‡?0		*/
#define PWMB_OUT_1() PCA_PWMB &= 0xc0, CCAP2H = 0 /* PWMBä¸€ç›´è¾“å‡?1		*/

/**********************************************************/
#define NOP1() _nop_()
#define NOP2() NOP1(), NOP1()
#define NOP3() NOP2(), NOP1()
#define NOP4() NOP3(), NOP1()
#define NOP5() NOP4(), NOP1()
#define NOP6() NOP5(), NOP1()
#define NOP7() NOP6(), NOP1()
#define NOP8() NOP7(), NOP1()
#define NOP9() NOP8(), NOP1()
#define NOP10() NOP9(), NOP1()
#define NOP11() NOP10(), NOP1()
#define NOP12() NOP11(), NOP1()
#define NOP13() NOP12(), NOP1()
#define NOP14() NOP13(), NOP1()
#define NOP15() NOP14(), NOP1()
#define NOP16() NOP15(), NOP1()
#define NOP17() NOP16(), NOP1()
#define NOP18() NOP17(), NOP1()
#define NOP19() NOP18(), NOP1()
#define NOP20() NOP19(), NOP1()
#define NOP21() NOP20(), NOP1()
#define NOP22() NOP21(), NOP1()
#define NOP23() NOP22(), NOP1()
#define NOP24() NOP23(), NOP1()
#define NOP25() NOP24(), NOP1()
#define NOP26() NOP25(), NOP1()
#define NOP27() NOP26(), NOP1()
#define NOP28() NOP27(), NOP1()
#define NOP29() NOP28(), NOP1()
#define NOP30() NOP29(), NOP1()
#define NOP31() NOP30(), NOP1()
#define NOP32() NOP31(), NOP1()
#define NOP33() NOP32(), NOP1()
#define NOP34() NOP33(), NOP1()
#define NOP35() NOP34(), NOP1()
#define NOP36() NOP35(), NOP1()
#define NOP37() NOP36(), NOP1()
#define NOP38() NOP37(), NOP1()
#define NOP39() NOP38(), NOP1()
#define NOP40() NOP39(), NOP1()
#define NOP(N) NOP##N()

/**********************************************/
#define Pin0 0x01   // IOå¼•è„š Px.0
#define Pin1 0x02   // IOå¼•è„š Px.1
#define Pin2 0x04   // IOå¼•è„š Px.2
#define Pin3 0x08   // IOå¼•è„š Px.3
#define Pin4 0x10   // IOå¼•è„š Px.4
#define Pin5 0x20   // IOå¼•è„š Px.5
#define Pin6 0x40   // IOå¼•è„š Px.6
#define Pin7 0x80   // IOå¼•è„š Px.7
#define PinAll 0xFF // IOæ‰€æœ‰å¼•è„?

#define P0n_standard(bitn) P0M1 &= ~(bitn), P0M0 &= ~(bitn)  /* 00  */
#define P0n_push_pull(bitn) P0M1 &= ~(bitn), P0M0 |= (bitn)  /* 01  */
#define P0n_pure_input(bitn) P0M1 |= (bitn), P0M0 &= ~(bitn) /* 10  */
#define P0n_open_drain(bitn) P0M1 |= (bitn), P0M0 |= (bitn)  /* 11  */

#define P1n_standard(bitn) P1M1 &= ~(bitn), P1M0 &= ~(bitn)
#define P1n_push_pull(bitn) P1M1 &= ~(bitn), P1M0 |= (bitn)
#define P1n_pure_input(bitn) P1M1 |= (bitn), P1M0 &= ~(bitn)
#define P1n_open_drain(bitn) P1M1 |= (bitn), P1M0 |= (bitn)

#define P2n_standard(bitn) P2M1 &= ~(bitn), P2M0 &= ~(bitn)
#define P2n_push_pull(bitn) P2M1 &= ~(bitn), P2M0 |= (bitn)
#define P2n_pure_input(bitn) P2M1 |= (bitn), P2M0 &= ~(bitn)
#define P2n_open_drain(bitn) P2M1 |= (bitn), P2M0 |= (bitn)

#define P3n_standard(bitn) P3M1 &= ~(bitn), P3M0 &= ~(bitn)
#define P3n_push_pull(bitn) P3M1 &= ~(bitn), P3M0 |= (bitn)
#define P3n_pure_input(bitn) P3M1 |= (bitn), P3M0 &= ~(bitn)
#define P3n_open_drain(bitn) P3M1 |= (bitn), P3M0 |= (bitn)

#define P4n_standard(bitn) P4M1 &= ~(bitn), P4M0 &= ~(bitn)
#define P4n_push_pull(bitn) P4M1 &= ~(bitn), P4M0 |= (bitn)
#define P4n_pure_input(bitn) P4M1 |= (bitn), P4M0 &= ~(bitn)
#define P4n_open_drain(bitn) P4M1 |= (bitn), P4M0 |= (bitn)

#define P5n_standard(bitn) P5M1 &= ~(bitn), P5M0 &= ~(bitn)
#define P5n_push_pull(bitn) P5M1 &= ~(bitn), P5M0 |= (bitn)
#define P5n_pure_input(bitn) P5M1 |= (bitn), P5M0 &= ~(bitn)
#define P5n_open_drain(bitn) P5M1 |= (bitn), P5M0 |= (bitn)

#define P6n_standard(bitn) P6M1 &= ~(bitn), P6M0 &= ~(bitn)
#define P6n_push_pull(bitn) P6M1 &= ~(bitn), P6M0 |= (bitn)
#define P6n_pure_input(bitn) P6M1 |= (bitn), P6M0 &= ~(bitn)
#define P6n_open_drain(bitn) P6M1 |= (bitn), P6M0 |= (bitn)

#define P7n_standard(bitn) P7M1 &= ~(bitn), P7M0 &= ~(bitn)
#define P7n_push_pull(bitn) P7M1 &= ~(bitn), P7M0 |= (bitn)
#define P7n_pure_input(bitn) P7M1 |= (bitn), P7M0 &= ~(bitn)
#define P7n_open_drain(bitn) P7M1 |= (bitn), P7M0 |= (bitn)

/****************************************************************/

// sfr INT_CLKO = 0x8F;	//é™„åŠ çš? SFR WAKE_CLKO (åœ°å€ï¼?0x8F)
/*
    7   6    5    4   3     2        1       0         Reset Value
    -  EX4  EX3  EX2  -   T2CLKO   T1CLKO  T0CLKO      0000,0000B
b6 -  EX4      : å¤–ä¸­æ–­INT4å…è??
b5 -  EX3      : å¤–ä¸­æ–­INT3å…è??
b4 -  EX2      : å¤–ä¸­æ–­INT2å…è??
b2 - T1CLKO    : å…è?? T2 æº¢å‡ºè„‰å†²åœ¨P3.0è„šè¾“å‡ºï¼ŒFck1 = 1/2 T1 æº¢å‡ºç?
b1 - T1CLKO    : å…è?? T1 æº¢å‡ºè„‰å†²åœ¨P3.4è„šè¾“å‡ºï¼ŒFck1 = 1/2 T1 æº¢å‡ºç?
b0 - T0CLKO    : å…è?? T0 æº¢å‡ºè„‰å†²åœ¨P3.5è„šè¾“å‡ºï¼ŒFck0 = 1/2 T0 æº¢å‡ºç?
*/

#define LVD_InterruptEnable() ELVD = 1
#define LVD_InterruptDisable() ELVD = 0

// sfr WKTCL = 0xAA;	//STC11F\10å’ŒSTC15ç³»åˆ— å”¤é†’å®šæ—¶å™¨ä½å­—èŠ‚
// sfr WKTCH = 0xAB;	//STC11F\10å’ŒSTC15ç³»åˆ— å”¤é†’å®šæ—¶å™¨é«˜å­—èŠ‚
//	B7		B6	B5	B4	B3	B2	B1	B0		B7	B6	B5	B4	B3	B2	B1	B0
//	WKTEN				S11	S10	S9	S8		S7	S6	S5	S4	S3	S2	S1	S0	n * 560us
#define WakeTimerDisable() WKTCH &= 0x7f                                        /* WKTEN = 0		ç¦æ?¢ç¡çœ å”¤é†’å®šæ—¶å™¨ */
#define WakeTimerSet(scale) WKTCL = (scale) % 256, WKTCH = (scale) / 256 | 0x80 /* WKTEN = 1	å…è?¸ç¡çœ å”¤é†’å®šæ—¶å™¨ */

// sfr BUS_SPEED = 0xA1; //Stretch register      -   -  -  -   -   -  EXRTS1  EXRTSS0 xxxx,xx10
#define BUS_SPEED_1T() BUS_SPEED = BUS_SPEED & ~3
#define BUS_SPEED_2T() BUS_SPEED = (BUS_SPEED & ~3) | 1
#define BUS_SPEED_4T() BUS_SPEED = (BUS_SPEED & ~3) | 2
#define BUS_SPEED_8T() BUS_SPEED = (BUS_SPEED & ~3) | 3

#define BUS_RD_WR_P44_P43() BUS_SPEED = BUS_SPEED & 0x3f
#define BUS_RD_WR_P37_P36() BUS_SPEED = (BUS_SPEED & 0x3f) | 0x40
#define BUS_RD_WR_P42_P40() BUS_SPEED = (BUS_SPEED & 0x3f) | 0x80

/*   interrupt vector */
#define INT0_VECTOR 0
#define TIMER0_VECTOR 1
#define INT1_VECTOR 2
#define TIMER1_VECTOR 3
#define UART1_VECTOR 4
#define ADC_VECTOR 5
#define LVD_VECTOR 6
#define PCA_VECTOR 7
#define UART2_VECTOR 8
#define SPI_VECTOR 9
#define INT2_VECTOR 10
#define INT3_VECTOR 11
#define TIMER2_VECTOR 12
#define INT4_VECTOR 16
#define UART3_VECTOR 17
#define UART4_VECTOR 18
#define TIMER3_VECTOR 19
#define TIMER4_VECTOR 20
#define CMP_VECTOR 21
#define I2C_VECTOR 24
#define USB_VECTOR 25
#define PWMA_VECTOR 26  /* é«˜çº§PWMA */
#define PWMB_VECTOR 27  /* é«˜çº§PWMB */
#define TKSU_VECTOR 35  /* è§¦æ‘¸æŒ‰é”®ä¸?æ–? */
#define RTC_VECTOR 36   /* RTCä¸?æ–? */
#define P0INT_VECTOR 37 /* P0.0~P0.7ä¸?æ–? */
#define P1INT_VECTOR 38 /* P1.0~P1.7ä¸?æ–? */
#define P2INT_VECTOR 39 /* P2.0~P2.7ä¸?æ–? */
#define P3INT_VECTOR 40 /* P3.0~P3.7ä¸?æ–? */
#define P4INT_VECTOR 41 /* P4.0~P4.7ä¸?æ–? */
#define P5INT_VECTOR 42 /* P5.0~P5.4ä¸?æ–? */
#define P6INT_VECTOR 43 /* P6.0~P6.7ä¸?æ–? */
#define P7INT_VECTOR 44 /* P7.0~P7.7ä¸?æ–? */

//=============================================================

#define TRUE 1
#define FALSE 0

#define PolityLow 0  // ä½ä¼˜å…ˆçº§ä¸?æ–?
#define PolityHigh 1 // é«˜ä¼˜å…ˆçº§ä¸?æ–?

#define ENABLE 1
#define DISABLE 0

#endif