$date
	Mon May 13 12:47:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module RR_arbiter__tb $end
$var wire 4 ! GRANT [3:0] $end
$var reg 4 " REQ [3:0] $end
$var reg 1 # RST $end
$var reg 1 $ clk $end
$scope module DUT $end
$var wire 4 % REQ [3:0] $end
$var wire 1 # RST $end
$var wire 1 $ clk $end
$var reg 4 & GRANT [3:0] $end
$var reg 3 ' NEXT_STATE [2:0] $end
$var reg 3 ( PRESENT_STATE [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#5000
$dumpvars
b0 (
b0 '
b0 &
b0 %
1$
0#
b0 "
b0 !
$end
#10000
1#
0$
#15000
1$
#20000
b100 '
b1000 "
b1000 %
0$
#25000
b100 !
b100 &
b100 (
1$
#30000
0$
#35000
1$
#40000
b1 '
b1 "
b1 %
0$
#45000
b1 !
b1 &
b1 (
1$
#50000
b100 '
b1001 "
b1001 %
0$
#55000
b100 !
b100 &
b1 '
b100 (
1$
#60000
b10 '
b10 "
b10 %
0$
#65000
b10 !
b10 &
b10 (
1$
#70000
b100 '
b1010 "
b1010 %
0$
#75000
b100 !
b100 &
b10 '
b100 (
1$
#80000
b10 "
b10 %
0$
#85000
b10 !
b10 &
b10 (
1$
#90000
b11 '
b110 "
b110 %
0$
#95000
b11 !
b11 &
b10 '
b11 (
1$
#100000
b100 '
b1110 "
b1110 %
0$
#105000
b100 !
b100 &
b10 '
b100 (
1$
#110000
b1 '
b1111 "
b1111 %
0$
#115000
b1 !
b1 &
b10 '
b1 (
1$
#120000
b11 '
b100 "
b100 %
0$
#125000
b11 !
b11 &
b11 (
1$
#130000
b10 '
b10 "
b10 %
0$
#135000
b10 !
b10 &
b10 (
1$
#140000
0$
#145000
1$
#150000
0$
#155000
1$
#160000
0$
#165000
1$
#170000
0$
#175000
1$
#180000
0$
#185000
1$
#190000
0$
#195000
1$
#200000
0$
#205000
1$
#210000
0$
#215000
1$
#220000
0$
#225000
1$
#230000
0$
