#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028a69feec90 .scope module, "processor_tb" "processor_tb" 2 3;
 .timescale 0 0;
o0000028a6a055928 .functor BUFZ 1, C4<z>; HiZ drive
v0000028a6a0c3a90_0 .net "alu_result", 0 0, o0000028a6a055928;  0 drivers
v0000028a6a0c3950_0 .var "clk", 0 0;
o0000028a6a055988 .functor BUFZ 1, C4<z>; HiZ drive
v0000028a6a0c5110_0 .net "pc_out", 0 0, o0000028a6a055988;  0 drivers
v0000028a6a0c39f0_0 .var "reset", 0 0;
S_0000028a69feee20 .scope module, "pc1" "processor" 2 7, 3 9 0, S_0000028a69feec90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "pc_out";
    .port_info 1 /OUTPUT 1 "alu_result";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
L_0000028a6a0d1508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000028a6a12ecc0 .functor XNOR 1, v0000028a6a0c2c30_0, L_0000028a6a0d1508, C4<0>, C4<0>;
L_0000028a6a12d750 .functor AND 1, L_0000028a6a0c8590, v0000028a6a0c2a50_0, C4<1>, C4<1>;
L_0000028a6a0d1598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000028a6a12d7c0 .functor XNOR 1, v0000028a6a0c3310_0, L_0000028a6a0d1598, C4<0>, C4<0>;
v0000028a6a0c4ad0_0 .net "ALUControl", 2 0, v0000028a6a0c2190_0;  1 drivers
v0000028a6a0c4e90_0 .net "ALUOp", 1 0, v0000028a6a0c29b0_0;  1 drivers
v0000028a6a0c5c50_0 .net "ALUResult", 31 0, L_0000028a6a1314f0;  1 drivers
v0000028a6a0c3f90_0 .net "AluSrc", 0 0, v0000028a6a0c2c30_0;  1 drivers
v0000028a6a0c40d0_0 .net "Branch", 0 0, v0000028a6a0c2a50_0;  1 drivers
v0000028a6a0c3bd0_0 .net "ImmExt", 31 0, v0000028a6a0c25f0_0;  1 drivers
v0000028a6a0c5ed0_0 .net "ImmSrc", 1 0, v0000028a6a0c16f0_0;  1 drivers
v0000028a6a0c3c70_0 .net "MemWrite", 0 0, v0000028a6a0c2af0_0;  1 drivers
v0000028a6a0c3d10_0 .net "ReadData", 31 0, L_0000028a6a12ed30;  1 drivers
v0000028a6a0c5bb0_0 .net "RegWrite", 0 0, v0000028a6a0c2b90_0;  1 drivers
v0000028a6a0c5f70_0 .net "ResultSrc", 0 0, v0000028a6a0c3310_0;  1 drivers
L_0000028a6a0d1118 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000028a6a0c6010_0 .net/2u *"_ivl_0", 31 0, L_0000028a6a0d1118;  1 drivers
v0000028a6a0c60b0_0 .net/2u *"_ivl_20", 0 0, L_0000028a6a0d1508;  1 drivers
v0000028a6a0c5cf0_0 .net *"_ivl_22", 0 0, L_0000028a6a12ecc0;  1 drivers
v0000028a6a0c56b0_0 .net *"_ivl_27", 0 0, L_0000028a6a12d750;  1 drivers
v0000028a6a0c4990_0 .net/2u *"_ivl_30", 0 0, L_0000028a6a0d1598;  1 drivers
v0000028a6a0c4850_0 .net *"_ivl_32", 0 0, L_0000028a6a12d7c0;  1 drivers
o0000028a6a0558f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000028a6a0c4210_0 .net "alu_out", 31 0, o0000028a6a0558f8;  0 drivers
v0000028a6a0c4b70_0 .net "alu_result", 0 0, o0000028a6a055928;  alias, 0 drivers
v0000028a6a0c5750_0 .net "clk", 0 0, v0000028a6a0c3950_0;  1 drivers
v0000028a6a0c4030_0 .net "instruction", 31 0, v0000028a6a0c2870_0;  1 drivers
v0000028a6a0c4710_0 .var "pc_current", 31 0;
v0000028a6a0c4670_0 .net "pc_next", 31 0, L_0000028a6a1327b0;  1 drivers
v0000028a6a0c48f0_0 .net "pc_out", 0 0, o0000028a6a055988;  alias, 0 drivers
v0000028a6a0c4df0_0 .net "pc_plus_4", 31 0, L_0000028a6a0c4170;  1 drivers
v0000028a6a0c5570_0 .net "pc_target", 31 0, L_0000028a6a0c3db0;  1 drivers
v0000028a6a0c5250_0 .net "reg_read_addr_1", 4 0, L_0000028a6a0c59d0;  1 drivers
v0000028a6a0c5610_0 .net "reg_read_addr_2", 4 0, L_0000028a6a0c5890;  1 drivers
v0000028a6a0c4a30_0 .net "reg_read_data_1", 31 0, L_0000028a6a0c5b10;  1 drivers
v0000028a6a0c4d50_0 .net "reg_read_data_2", 31 0, L_0000028a6a0c8770;  1 drivers
v0000028a6a0c52f0_0 .net "reg_write_addr", 4 0, L_0000028a6a0c45d0;  1 drivers
o0000028a6a0555f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000028a6a0c47b0_0 .net "reg_write_data", 31 0, o0000028a6a0555f8;  0 drivers
v0000028a6a0c3e50_0 .net "reset", 0 0, v0000028a6a0c39f0_0;  1 drivers
v0000028a6a0c4f30_0 .net "result", 31 0, L_0000028a6a1311d0;  1 drivers
o0000028a6a055628 .functor BUFZ 1, C4<z>; HiZ drive
v0000028a6a0c4fd0_0 .net "we", 0 0, o0000028a6a055628;  0 drivers
v0000028a6a0c5070_0 .net "zero_flag", 0 0, L_0000028a6a0c8590;  1 drivers
E_0000028a6a01f030 .event posedge, v0000028a6a0c3e50_0, v0000028a6a0c1a10_0;
L_0000028a6a0c4170 .arith/sum 32, v0000028a6a0c4710_0, L_0000028a6a0d1118;
L_0000028a6a0c4350 .part v0000028a6a0c2870_0, 0, 7;
L_0000028a6a0c4490 .part v0000028a6a0c2870_0, 12, 3;
L_0000028a6a0c5a70 .part v0000028a6a0c2870_0, 25, 7;
L_0000028a6a0c57f0 .part v0000028a6a0c2870_0, 7, 25;
L_0000028a6a0c3db0 .arith/sum 32, v0000028a6a0c4710_0, v0000028a6a0c25f0_0;
L_0000028a6a0c59d0 .part v0000028a6a0c2870_0, 15, 5;
L_0000028a6a0c5890 .part v0000028a6a0c2870_0, 20, 5;
L_0000028a6a0c45d0 .part v0000028a6a0c2870_0, 7, 5;
L_0000028a6a1323f0 .functor MUXZ 32, v0000028a6a0c25f0_0, L_0000028a6a0c8770, L_0000028a6a12ecc0, C4<>;
L_0000028a6a1327b0 .functor MUXZ 32, L_0000028a6a0c4170, L_0000028a6a0c3db0, L_0000028a6a12d750, C4<>;
L_0000028a6a1311d0 .functor MUXZ 32, L_0000028a6a12ed30, L_0000028a6a1314f0, L_0000028a6a12d7c0, C4<>;
S_0000028a69f547b0 .scope module, "alu1" "alu32" 3 88, 4 1 0, S_0000028a69feee20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ALUResult";
    .port_info 1 /OUTPUT 1 "zero_flag";
    .port_info 2 /INPUT 32 "SrcA";
    .port_info 3 /INPUT 32 "SrcB";
    .port_info 4 /INPUT 3 "ALUControl";
P_0000028a6a01e8b0 .param/l "N" 0 4 1, +C4<00000000000000000000000000100000>;
v0000028a6a0c1ab0_0 .net "ALUControl", 2 0, v0000028a6a0c2190_0;  alias, 1 drivers
v0000028a6a0c3630_0 .net "ALUResult", 31 0, L_0000028a6a1314f0;  alias, 1 drivers
v0000028a6a0c1d30_0 .net "SrcA", 31 0, L_0000028a6a0c5b10;  alias, 1 drivers
v0000028a6a0c1bf0_0 .net "SrcB", 31 0, L_0000028a6a1323f0;  1 drivers
v0000028a6a0c13d0_0 .net *"_ivl_0", 31 0, L_0000028a6a0c81d0;  1 drivers
v0000028a6a0c11f0_0 .net *"_ivl_10", 1 0, L_0000028a6a0c7cd0;  1 drivers
L_0000028a6a0d13a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a6a0c2230_0 .net/2u *"_ivl_2", 31 0, L_0000028a6a0d13a0;  1 drivers
v0000028a6a0c2370_0 .net *"_ivl_4", 0 0, L_0000028a6a0c7c30;  1 drivers
L_0000028a6a0d13e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000028a6a0c2690_0 .net/2s *"_ivl_6", 1 0, L_0000028a6a0d13e8;  1 drivers
L_0000028a6a0d1430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028a6a0c36d0_0 .net/2s *"_ivl_8", 1 0, L_0000028a6a0d1430;  1 drivers
v0000028a6a0c2910_0 .net "cout", 0 0, L_0000028a6a131770;  1 drivers
v0000028a6a0c1790_0 .net "sub", 31 0, L_0000028a6a131bd0;  1 drivers
v0000028a6a0c1470_0 .net "sum", 31 0, L_0000028a6a132ad0;  1 drivers
v0000028a6a0c3090_0 .net "y_and", 31 0, L_0000028a6a12ebe0;  1 drivers
v0000028a6a0c2ff0_0 .net "y_or", 31 0, L_0000028a6a12d8a0;  1 drivers
v0000028a6a0c24b0_0 .net "zero_flag", 0 0, L_0000028a6a0c8590;  alias, 1 drivers
L_0000028a6a0c81d0 .arith/sub 32, L_0000028a6a0c5b10, L_0000028a6a1323f0;
L_0000028a6a0c7c30 .cmp/eq 32, L_0000028a6a0c81d0, L_0000028a6a0d13a0;
L_0000028a6a0c7cd0 .functor MUXZ 2, L_0000028a6a0d1430, L_0000028a6a0d13e8, L_0000028a6a0c7c30, C4<>;
L_0000028a6a0c8590 .part L_0000028a6a0c7cd0, 0, 1;
S_0000028a69f54940 .scope module, "add1" "adder" 4 14, 4 37 0, S_0000028a69f547b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "f";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
P_0000028a6a01ea30 .param/l "N" 0 4 37, +C4<00000000000000000000000000100000>;
L_0000028a6a0d1478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028a6a0be6f0_0 .net/2s *"_ivl_228", 0 0, L_0000028a6a0d1478;  1 drivers
v0000028a6a0be830_0 .net "a", 31 0, L_0000028a6a0c5b10;  alias, 1 drivers
v0000028a6a0bebf0_0 .net "b", 31 0, L_0000028a6a1323f0;  alias, 1 drivers
v0000028a6a0bdc50_0 .net "carry", 32 0, L_0000028a6a1322b0;  1 drivers
v0000028a6a0bdcf0_0 .net "cout", 0 0, L_0000028a6a131770;  alias, 1 drivers
v0000028a6a0be8d0_0 .net "f", 31 0, L_0000028a6a132ad0;  alias, 1 drivers
L_0000028a6a0c6150 .part L_0000028a6a0c5b10, 0, 1;
L_0000028a6a0c86d0 .part L_0000028a6a1323f0, 0, 1;
L_0000028a6a0c7910 .part L_0000028a6a1322b0, 0, 1;
L_0000028a6a0c7050 .part L_0000028a6a0c5b10, 1, 1;
L_0000028a6a0c7190 .part L_0000028a6a1323f0, 1, 1;
L_0000028a6a0c70f0 .part L_0000028a6a1322b0, 1, 1;
L_0000028a6a0c6c90 .part L_0000028a6a0c5b10, 2, 1;
L_0000028a6a0c65b0 .part L_0000028a6a1323f0, 2, 1;
L_0000028a6a0c8450 .part L_0000028a6a1322b0, 2, 1;
L_0000028a6a0c8630 .part L_0000028a6a0c5b10, 3, 1;
L_0000028a6a0c8810 .part L_0000028a6a1323f0, 3, 1;
L_0000028a6a0c7af0 .part L_0000028a6a1322b0, 3, 1;
L_0000028a6a0c6330 .part L_0000028a6a0c5b10, 4, 1;
L_0000028a6a0c88b0 .part L_0000028a6a1323f0, 4, 1;
L_0000028a6a0c63d0 .part L_0000028a6a1322b0, 4, 1;
L_0000028a6a0c6a10 .part L_0000028a6a0c5b10, 5, 1;
L_0000028a6a0c7370 .part L_0000028a6a1323f0, 5, 1;
L_0000028a6a0c6790 .part L_0000028a6a1322b0, 5, 1;
L_0000028a6a0c7730 .part L_0000028a6a0c5b10, 6, 1;
L_0000028a6a0c6fb0 .part L_0000028a6a1323f0, 6, 1;
L_0000028a6a0c7230 .part L_0000028a6a1322b0, 6, 1;
L_0000028a6a0c7eb0 .part L_0000028a6a0c5b10, 7, 1;
L_0000028a6a0c7f50 .part L_0000028a6a1323f0, 7, 1;
L_0000028a6a0c7d70 .part L_0000028a6a1322b0, 7, 1;
L_0000028a6a0c6510 .part L_0000028a6a0c5b10, 8, 1;
L_0000028a6a0c6d30 .part L_0000028a6a1323f0, 8, 1;
L_0000028a6a0c8270 .part L_0000028a6a1322b0, 8, 1;
L_0000028a6a0c6dd0 .part L_0000028a6a0c5b10, 9, 1;
L_0000028a6a0c6bf0 .part L_0000028a6a1323f0, 9, 1;
L_0000028a6a0c6970 .part L_0000028a6a1322b0, 9, 1;
L_0000028a6a0c6650 .part L_0000028a6a0c5b10, 10, 1;
L_0000028a6a0c7e10 .part L_0000028a6a1323f0, 10, 1;
L_0000028a6a0c68d0 .part L_0000028a6a1322b0, 10, 1;
L_0000028a6a0c66f0 .part L_0000028a6a0c5b10, 11, 1;
L_0000028a6a0c6830 .part L_0000028a6a1323f0, 11, 1;
L_0000028a6a0c84f0 .part L_0000028a6a1322b0, 11, 1;
L_0000028a6a0c6290 .part L_0000028a6a0c5b10, 12, 1;
L_0000028a6a0c77d0 .part L_0000028a6a1323f0, 12, 1;
L_0000028a6a0c6ab0 .part L_0000028a6a1322b0, 12, 1;
L_0000028a6a0c6b50 .part L_0000028a6a0c5b10, 13, 1;
L_0000028a6a0c79b0 .part L_0000028a6a1323f0, 13, 1;
L_0000028a6a0c6e70 .part L_0000028a6a1322b0, 13, 1;
L_0000028a6a0c72d0 .part L_0000028a6a0c5b10, 14, 1;
L_0000028a6a0c7b90 .part L_0000028a6a1323f0, 14, 1;
L_0000028a6a0c7870 .part L_0000028a6a1322b0, 14, 1;
L_0000028a6a0c6f10 .part L_0000028a6a0c5b10, 15, 1;
L_0000028a6a0c7ff0 .part L_0000028a6a1323f0, 15, 1;
L_0000028a6a0c7410 .part L_0000028a6a1322b0, 15, 1;
L_0000028a6a0c74b0 .part L_0000028a6a0c5b10, 16, 1;
L_0000028a6a0c8130 .part L_0000028a6a1323f0, 16, 1;
L_0000028a6a0c7550 .part L_0000028a6a1322b0, 16, 1;
L_0000028a6a0c75f0 .part L_0000028a6a0c5b10, 17, 1;
L_0000028a6a0c7a50 .part L_0000028a6a1323f0, 17, 1;
L_0000028a6a0c8310 .part L_0000028a6a1322b0, 17, 1;
L_0000028a6a0c83b0 .part L_0000028a6a0c5b10, 18, 1;
L_0000028a6a0c8950 .part L_0000028a6a1323f0, 18, 1;
L_0000028a6a0c8d10 .part L_0000028a6a1322b0, 18, 1;
L_0000028a6a0c8db0 .part L_0000028a6a0c5b10, 19, 1;
L_0000028a6a0c8bd0 .part L_0000028a6a1323f0, 19, 1;
L_0000028a6a0c8c70 .part L_0000028a6a1322b0, 19, 1;
L_0000028a6a0c89f0 .part L_0000028a6a0c5b10, 20, 1;
L_0000028a6a0c8e50 .part L_0000028a6a1323f0, 20, 1;
L_0000028a6a0c8b30 .part L_0000028a6a1322b0, 20, 1;
L_0000028a6a0c8ef0 .part L_0000028a6a0c5b10, 21, 1;
L_0000028a6a0c8f90 .part L_0000028a6a1323f0, 21, 1;
L_0000028a6a0c9030 .part L_0000028a6a1322b0, 21, 1;
L_0000028a6a0c8a90 .part L_0000028a6a0c5b10, 22, 1;
L_0000028a6a131270 .part L_0000028a6a1323f0, 22, 1;
L_0000028a6a132710 .part L_0000028a6a1322b0, 22, 1;
L_0000028a6a133610 .part L_0000028a6a0c5b10, 23, 1;
L_0000028a6a1337f0 .part L_0000028a6a1323f0, 23, 1;
L_0000028a6a131310 .part L_0000028a6a1322b0, 23, 1;
L_0000028a6a1319f0 .part L_0000028a6a0c5b10, 24, 1;
L_0000028a6a131f90 .part L_0000028a6a1323f0, 24, 1;
L_0000028a6a1320d0 .part L_0000028a6a1322b0, 24, 1;
L_0000028a6a1316d0 .part L_0000028a6a0c5b10, 25, 1;
L_0000028a6a132170 .part L_0000028a6a1323f0, 25, 1;
L_0000028a6a1331b0 .part L_0000028a6a1322b0, 25, 1;
L_0000028a6a132cb0 .part L_0000028a6a0c5b10, 26, 1;
L_0000028a6a132c10 .part L_0000028a6a1323f0, 26, 1;
L_0000028a6a131a90 .part L_0000028a6a1322b0, 26, 1;
L_0000028a6a133890 .part L_0000028a6a0c5b10, 27, 1;
L_0000028a6a133250 .part L_0000028a6a1323f0, 27, 1;
L_0000028a6a131b30 .part L_0000028a6a1322b0, 27, 1;
L_0000028a6a1336b0 .part L_0000028a6a0c5b10, 28, 1;
L_0000028a6a133750 .part L_0000028a6a1323f0, 28, 1;
L_0000028a6a131d10 .part L_0000028a6a1322b0, 28, 1;
L_0000028a6a131810 .part L_0000028a6a0c5b10, 29, 1;
L_0000028a6a131950 .part L_0000028a6a1323f0, 29, 1;
L_0000028a6a131db0 .part L_0000028a6a1322b0, 29, 1;
L_0000028a6a132f30 .part L_0000028a6a0c5b10, 30, 1;
L_0000028a6a132210 .part L_0000028a6a1323f0, 30, 1;
L_0000028a6a132d50 .part L_0000028a6a1322b0, 30, 1;
LS_0000028a6a132ad0_0_0 .concat8 [ 1 1 1 1], L_0000028a6a04a0f0, L_0000028a6a049bb0, L_0000028a6a04a160, L_0000028a6a049e50;
LS_0000028a6a132ad0_0_4 .concat8 [ 1 1 1 1], L_0000028a6a0498a0, L_0000028a6a049c20, L_0000028a69fe3cf0, L_0000028a6a12a370;
LS_0000028a6a132ad0_0_8 .concat8 [ 1 1 1 1], L_0000028a6a12a8b0, L_0000028a6a129e30, L_0000028a6a129490, L_0000028a6a12ad10;
LS_0000028a6a132ad0_0_12 .concat8 [ 1 1 1 1], L_0000028a6a129f80, L_0000028a6a12ab50, L_0000028a6a129f10, L_0000028a6a1296c0;
LS_0000028a6a132ad0_0_16 .concat8 [ 1 1 1 1], L_0000028a6a12a760, L_0000028a6a1297a0, L_0000028a6a12a680, L_0000028a6a12adf0;
LS_0000028a6a132ad0_0_20 .concat8 [ 1 1 1 1], L_0000028a6a12ad80, L_0000028a6a12ea20, L_0000028a6a12eb00, L_0000028a6a12d360;
LS_0000028a6a132ad0_0_24 .concat8 [ 1 1 1 1], L_0000028a6a12dc20, L_0000028a6a12db40, L_0000028a6a12d440, L_0000028a6a12e780;
LS_0000028a6a132ad0_0_28 .concat8 [ 1 1 1 1], L_0000028a6a12dfa0, L_0000028a6a12d670, L_0000028a6a12e2b0, L_0000028a6a12e6a0;
LS_0000028a6a132ad0_1_0 .concat8 [ 4 4 4 4], LS_0000028a6a132ad0_0_0, LS_0000028a6a132ad0_0_4, LS_0000028a6a132ad0_0_8, LS_0000028a6a132ad0_0_12;
LS_0000028a6a132ad0_1_4 .concat8 [ 4 4 4 4], LS_0000028a6a132ad0_0_16, LS_0000028a6a132ad0_0_20, LS_0000028a6a132ad0_0_24, LS_0000028a6a132ad0_0_28;
L_0000028a6a132ad0 .concat8 [ 16 16 0 0], LS_0000028a6a132ad0_1_0, LS_0000028a6a132ad0_1_4;
L_0000028a6a132a30 .part L_0000028a6a0c5b10, 31, 1;
L_0000028a6a132b70 .part L_0000028a6a1323f0, 31, 1;
L_0000028a6a131e50 .part L_0000028a6a1322b0, 31, 1;
LS_0000028a6a1322b0_0_0 .concat8 [ 1 1 1 1], L_0000028a6a0d1478, L_0000028a6a04a080, L_0000028a6a0493d0, L_0000028a6a0494b0;
LS_0000028a6a1322b0_0_4 .concat8 [ 1 1 1 1], L_0000028a6a049980, L_0000028a6a049a60, L_0000028a6a049f30, L_0000028a6a129c00;
LS_0000028a6a1322b0_0_8 .concat8 [ 1 1 1 1], L_0000028a6a129d50, L_0000028a6a12a840, L_0000028a6a1299d0, L_0000028a6a1298f0;
LS_0000028a6a1322b0_0_12 .concat8 [ 1 1 1 1], L_0000028a6a12a990, L_0000028a6a12a450, L_0000028a6a129180, L_0000028a6a129260;
LS_0000028a6a1322b0_0_16 .concat8 [ 1 1 1 1], L_0000028a6a12a220, L_0000028a6a12a530, L_0000028a6a129880, L_0000028a6a12aca0;
LS_0000028a6a1322b0_0_20 .concat8 [ 1 1 1 1], L_0000028a6a12b090, L_0000028a6a12b020, L_0000028a6a12dbb0, L_0000028a6a12da60;
LS_0000028a6a1322b0_0_24 .concat8 [ 1 1 1 1], L_0000028a6a12df30, L_0000028a6a12dad0, L_0000028a6a12dc90, L_0000028a6a12e630;
LS_0000028a6a1322b0_0_28 .concat8 [ 1 1 1 1], L_0000028a6a12eb70, L_0000028a6a12d830, L_0000028a6a12e080, L_0000028a6a12e320;
LS_0000028a6a1322b0_0_32 .concat8 [ 1 0 0 0], L_0000028a6a12e9b0;
LS_0000028a6a1322b0_1_0 .concat8 [ 4 4 4 4], LS_0000028a6a1322b0_0_0, LS_0000028a6a1322b0_0_4, LS_0000028a6a1322b0_0_8, LS_0000028a6a1322b0_0_12;
LS_0000028a6a1322b0_1_4 .concat8 [ 4 4 4 4], LS_0000028a6a1322b0_0_16, LS_0000028a6a1322b0_0_20, LS_0000028a6a1322b0_0_24, LS_0000028a6a1322b0_0_28;
LS_0000028a6a1322b0_1_8 .concat8 [ 1 0 0 0], LS_0000028a6a1322b0_0_32;
L_0000028a6a1322b0 .concat8 [ 16 16 1 0], LS_0000028a6a1322b0_1_0, LS_0000028a6a1322b0_1_4, LS_0000028a6a1322b0_1_8;
L_0000028a6a131770 .part L_0000028a6a1322b0, 32, 1;
S_0000028a69f44b80 .scope generate, "genblk1[0]" "genblk1[0]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01ef30 .param/l "i" 0 4 49, +C4<00>;
S_0000028a69f44d10 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a69f44b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a04a080 .functor OR 1, L_0000028a6a049d70, L_0000028a6a049de0, C4<0>, C4<0>;
v0000028a6a033ed0_0 .net "a", 0 0, L_0000028a6a0c6150;  1 drivers
v0000028a6a034010_0 .net "b", 0 0, L_0000028a6a0c86d0;  1 drivers
v0000028a6a0340b0_0 .net "cin", 0 0, L_0000028a6a0c7910;  1 drivers
v0000028a6a034470_0 .net "cout", 0 0, L_0000028a6a04a080;  1 drivers
v0000028a6a0345b0_0 .net "cout1", 0 0, L_0000028a6a049d70;  1 drivers
v0000028a6a0331b0_0 .net "cout2", 0 0, L_0000028a6a049de0;  1 drivers
v0000028a6a0341f0_0 .net "s", 0 0, L_0000028a6a04a0f0;  1 drivers
v0000028a6a0332f0_0 .net "s1", 0 0, L_0000028a6a049b40;  1 drivers
S_0000028a69f6f700 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a69f44d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a049b40 .functor XOR 1, L_0000028a6a0c6150, L_0000028a6a0c86d0, C4<0>, C4<0>;
L_0000028a6a049d70 .functor AND 1, L_0000028a6a0c6150, L_0000028a6a0c86d0, C4<1>, C4<1>;
v0000028a6a0334d0_0 .net "a", 0 0, L_0000028a6a0c6150;  alias, 1 drivers
v0000028a6a033bb0_0 .net "b", 0 0, L_0000028a6a0c86d0;  alias, 1 drivers
v0000028a6a033570_0 .net "c", 0 0, L_0000028a6a049d70;  alias, 1 drivers
v0000028a6a033c50_0 .net "s", 0 0, L_0000028a6a049b40;  alias, 1 drivers
S_0000028a69f6f890 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a69f44d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a04a0f0 .functor XOR 1, L_0000028a6a049b40, L_0000028a6a0c7910, C4<0>, C4<0>;
L_0000028a6a049de0 .functor AND 1, L_0000028a6a049b40, L_0000028a6a0c7910, C4<1>, C4<1>;
v0000028a6a034650_0 .net "a", 0 0, L_0000028a6a049b40;  alias, 1 drivers
v0000028a6a034330_0 .net "b", 0 0, L_0000028a6a0c7910;  alias, 1 drivers
v0000028a6a033070_0 .net "c", 0 0, L_0000028a6a049de0;  alias, 1 drivers
v0000028a6a0339d0_0 .net "s", 0 0, L_0000028a6a04a0f0;  alias, 1 drivers
S_0000028a69f602b0 .scope generate, "genblk1[1]" "genblk1[1]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01f230 .param/l "i" 0 4 49, +C4<01>;
S_0000028a69f60440 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a69f602b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a0493d0 .functor OR 1, L_0000028a6a0492f0, L_0000028a6a0499f0, C4<0>, C4<0>;
v0000028a69fec4e0_0 .net "a", 0 0, L_0000028a6a0c7050;  1 drivers
v0000028a69fec760_0 .net "b", 0 0, L_0000028a6a0c7190;  1 drivers
v0000028a69fec9e0_0 .net "cin", 0 0, L_0000028a6a0c70f0;  1 drivers
v0000028a69ff7e20_0 .net "cout", 0 0, L_0000028a6a0493d0;  1 drivers
v0000028a69ff80a0_0 .net "cout1", 0 0, L_0000028a6a0492f0;  1 drivers
v0000028a69ff72e0_0 .net "cout2", 0 0, L_0000028a6a0499f0;  1 drivers
v0000028a69ff88c0_0 .net "s", 0 0, L_0000028a6a049bb0;  1 drivers
v0000028a69ff8d20_0 .net "s1", 0 0, L_0000028a6a049360;  1 drivers
S_0000028a69f57a30 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a69f60440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a049360 .functor XOR 1, L_0000028a6a0c7050, L_0000028a6a0c7190, C4<0>, C4<0>;
L_0000028a6a0492f0 .functor AND 1, L_0000028a6a0c7050, L_0000028a6a0c7190, C4<1>, C4<1>;
v0000028a6a0337f0_0 .net "a", 0 0, L_0000028a6a0c7050;  alias, 1 drivers
v0000028a69fed0c0_0 .net "b", 0 0, L_0000028a6a0c7190;  alias, 1 drivers
v0000028a69fed840_0 .net "c", 0 0, L_0000028a6a0492f0;  alias, 1 drivers
v0000028a69fec580_0 .net "s", 0 0, L_0000028a6a049360;  alias, 1 drivers
S_0000028a69f57bc0 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a69f60440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a049bb0 .functor XOR 1, L_0000028a6a049360, L_0000028a6a0c70f0, C4<0>, C4<0>;
L_0000028a6a0499f0 .functor AND 1, L_0000028a6a049360, L_0000028a6a0c70f0, C4<1>, C4<1>;
v0000028a69fed340_0 .net "a", 0 0, L_0000028a6a049360;  alias, 1 drivers
v0000028a69fed200_0 .net "b", 0 0, L_0000028a6a0c70f0;  alias, 1 drivers
v0000028a69fed520_0 .net "c", 0 0, L_0000028a6a0499f0;  alias, 1 drivers
v0000028a69febea0_0 .net "s", 0 0, L_0000028a6a049bb0;  alias, 1 drivers
S_0000028a69f58770 .scope generate, "genblk1[2]" "genblk1[2]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01f330 .param/l "i" 0 4 49, +C4<010>;
S_0000028a69f58900 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a69f58770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a0494b0 .functor OR 1, L_0000028a6a049440, L_0000028a6a049590, C4<0>, C4<0>;
v0000028a6a004850_0 .net "a", 0 0, L_0000028a6a0c6c90;  1 drivers
v0000028a6a003f90_0 .net "b", 0 0, L_0000028a6a0c65b0;  1 drivers
v0000028a6a003630_0 .net "cin", 0 0, L_0000028a6a0c8450;  1 drivers
v0000028a6a003950_0 .net "cout", 0 0, L_0000028a6a0494b0;  1 drivers
v0000028a6a004030_0 .net "cout1", 0 0, L_0000028a6a049440;  1 drivers
v0000028a6a0039f0_0 .net "cout2", 0 0, L_0000028a6a049590;  1 drivers
v0000028a6a0043f0_0 .net "s", 0 0, L_0000028a6a04a160;  1 drivers
v0000028a6a00d580_0 .net "s1", 0 0, L_0000028a6a0497c0;  1 drivers
S_0000028a69f35d10 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a69f58900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a0497c0 .functor XOR 1, L_0000028a6a0c6c90, L_0000028a6a0c65b0, C4<0>, C4<0>;
L_0000028a6a049440 .functor AND 1, L_0000028a6a0c6c90, L_0000028a6a0c65b0, C4<1>, C4<1>;
v0000028a69ff7100_0 .net "a", 0 0, L_0000028a6a0c6c90;  alias, 1 drivers
v0000028a69ff8dc0_0 .net "b", 0 0, L_0000028a6a0c65b0;  alias, 1 drivers
v0000028a69ff83c0_0 .net "c", 0 0, L_0000028a6a049440;  alias, 1 drivers
v0000028a69ff8a00_0 .net "s", 0 0, L_0000028a6a0497c0;  alias, 1 drivers
S_0000028a69f35ea0 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a69f58900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a04a160 .functor XOR 1, L_0000028a6a0497c0, L_0000028a6a0c8450, C4<0>, C4<0>;
L_0000028a6a049590 .functor AND 1, L_0000028a6a0497c0, L_0000028a6a0c8450, C4<1>, C4<1>;
v0000028a69ff8b40_0 .net "a", 0 0, L_0000028a6a0497c0;  alias, 1 drivers
v0000028a6a003d10_0 .net "b", 0 0, L_0000028a6a0c8450;  alias, 1 drivers
v0000028a6a003e50_0 .net "c", 0 0, L_0000028a6a049590;  alias, 1 drivers
v0000028a6a003270_0 .net "s", 0 0, L_0000028a6a04a160;  alias, 1 drivers
S_0000028a69f4fbd0 .scope generate, "genblk1[3]" "genblk1[3]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01e930 .param/l "i" 0 4 49, +C4<011>;
S_0000028a69fff130 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a69f4fbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a049980 .functor OR 1, L_0000028a6a049520, L_0000028a6a049830, C4<0>, C4<0>;
v0000028a6a00e340_0 .net "a", 0 0, L_0000028a6a0c8630;  1 drivers
v0000028a6a026150_0 .net "b", 0 0, L_0000028a6a0c8810;  1 drivers
v0000028a6a025110_0 .net "cin", 0 0, L_0000028a6a0c7af0;  1 drivers
v0000028a6a0248f0_0 .net "cout", 0 0, L_0000028a6a049980;  1 drivers
v0000028a6a024fd0_0 .net "cout1", 0 0, L_0000028a6a049520;  1 drivers
v0000028a6a025bb0_0 .net "cout2", 0 0, L_0000028a6a049830;  1 drivers
v0000028a6a025c50_0 .net "s", 0 0, L_0000028a6a049e50;  1 drivers
v0000028a6a025070_0 .net "s1", 0 0, L_0000028a6a04a1d0;  1 drivers
S_0000028a69fff2c0 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a69fff130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a04a1d0 .functor XOR 1, L_0000028a6a0c8630, L_0000028a6a0c8810, C4<0>, C4<0>;
L_0000028a6a049520 .functor AND 1, L_0000028a6a0c8630, L_0000028a6a0c8810, C4<1>, C4<1>;
v0000028a6a00ed40_0 .net "a", 0 0, L_0000028a6a0c8630;  alias, 1 drivers
v0000028a6a00d6c0_0 .net "b", 0 0, L_0000028a6a0c8810;  alias, 1 drivers
v0000028a6a00d940_0 .net "c", 0 0, L_0000028a6a049520;  alias, 1 drivers
v0000028a6a00db20_0 .net "s", 0 0, L_0000028a6a04a1d0;  alias, 1 drivers
S_0000028a69fffa90 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a69fff130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a049e50 .functor XOR 1, L_0000028a6a04a1d0, L_0000028a6a0c7af0, C4<0>, C4<0>;
L_0000028a6a049830 .functor AND 1, L_0000028a6a04a1d0, L_0000028a6a0c7af0, C4<1>, C4<1>;
v0000028a6a00e200_0 .net "a", 0 0, L_0000028a6a04a1d0;  alias, 1 drivers
v0000028a6a00e2a0_0 .net "b", 0 0, L_0000028a6a0c7af0;  alias, 1 drivers
v0000028a6a00ee80_0 .net "c", 0 0, L_0000028a6a049830;  alias, 1 drivers
v0000028a6a00f380_0 .net "s", 0 0, L_0000028a6a049e50;  alias, 1 drivers
S_0000028a69fffc20 .scope generate, "genblk1[4]" "genblk1[4]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01edb0 .param/l "i" 0 4 49, +C4<0100>;
S_0000028a69fffdb0 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a69fffc20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a049a60 .functor OR 1, L_0000028a6a049750, L_0000028a6a049910, C4<0>, C4<0>;
v0000028a6a02cfa0_0 .net "a", 0 0, L_0000028a6a0c6330;  1 drivers
v0000028a6a02d360_0 .net "b", 0 0, L_0000028a6a0c88b0;  1 drivers
v0000028a6a02b880_0 .net "cin", 0 0, L_0000028a6a0c63d0;  1 drivers
v0000028a6a02c1e0_0 .net "cout", 0 0, L_0000028a6a049a60;  1 drivers
v0000028a6a02c280_0 .net "cout1", 0 0, L_0000028a6a049750;  1 drivers
v0000028a69fe5870_0 .net "cout2", 0 0, L_0000028a6a049910;  1 drivers
v0000028a69fe5a50_0 .net "s", 0 0, L_0000028a6a0498a0;  1 drivers
v0000028a69fe4c90_0 .net "s1", 0 0, L_0000028a6a049600;  1 drivers
S_0000028a69ffff40 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a69fffdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a049600 .functor XOR 1, L_0000028a6a0c6330, L_0000028a6a0c88b0, C4<0>, C4<0>;
L_0000028a6a049750 .functor AND 1, L_0000028a6a0c6330, L_0000028a6a0c88b0, C4<1>, C4<1>;
v0000028a6a025570_0 .net "a", 0 0, L_0000028a6a0c6330;  alias, 1 drivers
v0000028a6a025890_0 .net "b", 0 0, L_0000028a6a0c88b0;  alias, 1 drivers
v0000028a6a025cf0_0 .net "c", 0 0, L_0000028a6a049750;  alias, 1 drivers
v0000028a6a02bb00_0 .net "s", 0 0, L_0000028a6a049600;  alias, 1 drivers
S_0000028a69fff450 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a69fffdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a0498a0 .functor XOR 1, L_0000028a6a049600, L_0000028a6a0c63d0, C4<0>, C4<0>;
L_0000028a6a049910 .functor AND 1, L_0000028a6a049600, L_0000028a6a0c63d0, C4<1>, C4<1>;
v0000028a6a02c140_0 .net "a", 0 0, L_0000028a6a049600;  alias, 1 drivers
v0000028a6a02d220_0 .net "b", 0 0, L_0000028a6a0c63d0;  alias, 1 drivers
v0000028a6a02b6a0_0 .net "c", 0 0, L_0000028a6a049910;  alias, 1 drivers
v0000028a6a02c8c0_0 .net "s", 0 0, L_0000028a6a0498a0;  alias, 1 drivers
S_0000028a69fff5e0 .scope generate, "genblk1[5]" "genblk1[5]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01f0b0 .param/l "i" 0 4 49, +C4<0101>;
S_0000028a69fff770 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a69fff5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a049f30 .functor OR 1, L_0000028a6a0496e0, L_0000028a6a049c90, C4<0>, C4<0>;
v0000028a6a097930_0 .net "a", 0 0, L_0000028a6a0c6a10;  1 drivers
v0000028a6a098d30_0 .net "b", 0 0, L_0000028a6a0c7370;  1 drivers
v0000028a6a098e70_0 .net "cin", 0 0, L_0000028a6a0c6790;  1 drivers
v0000028a6a0972f0_0 .net "cout", 0 0, L_0000028a6a049f30;  1 drivers
v0000028a6a0988d0_0 .net "cout1", 0 0, L_0000028a6a0496e0;  1 drivers
v0000028a6a098f10_0 .net "cout2", 0 0, L_0000028a6a049c90;  1 drivers
v0000028a6a097250_0 .net "s", 0 0, L_0000028a6a049c20;  1 drivers
v0000028a6a0971b0_0 .net "s1", 0 0, L_0000028a6a049ec0;  1 drivers
S_0000028a69fff900 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a69fff770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a049ec0 .functor XOR 1, L_0000028a6a0c6a10, L_0000028a6a0c7370, C4<0>, C4<0>;
L_0000028a6a0496e0 .functor AND 1, L_0000028a6a0c6a10, L_0000028a6a0c7370, C4<1>, C4<1>;
v0000028a6a097070_0 .net "a", 0 0, L_0000028a6a0c6a10;  alias, 1 drivers
v0000028a6a098ab0_0 .net "b", 0 0, L_0000028a6a0c7370;  alias, 1 drivers
v0000028a6a097a70_0 .net "c", 0 0, L_0000028a6a0496e0;  alias, 1 drivers
v0000028a6a097110_0 .net "s", 0 0, L_0000028a6a049ec0;  alias, 1 drivers
S_0000028a6a099e90 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a69fff770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a049c20 .functor XOR 1, L_0000028a6a049ec0, L_0000028a6a0c6790, C4<0>, C4<0>;
L_0000028a6a049c90 .functor AND 1, L_0000028a6a049ec0, L_0000028a6a0c6790, C4<1>, C4<1>;
v0000028a6a098510_0 .net "a", 0 0, L_0000028a6a049ec0;  alias, 1 drivers
v0000028a6a098650_0 .net "b", 0 0, L_0000028a6a0c6790;  alias, 1 drivers
v0000028a6a0980b0_0 .net "c", 0 0, L_0000028a6a049c90;  alias, 1 drivers
v0000028a6a098150_0 .net "s", 0 0, L_0000028a6a049c20;  alias, 1 drivers
S_0000028a6a09a020 .scope generate, "genblk1[6]" "genblk1[6]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01eef0 .param/l "i" 0 4 49, +C4<0110>;
S_0000028a6a099530 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a09a020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a129c00 .functor OR 1, L_0000028a6a04a010, L_0000028a6a12a300, C4<0>, C4<0>;
v0000028a6a097bb0_0 .net "a", 0 0, L_0000028a6a0c7730;  1 drivers
v0000028a6a0985b0_0 .net "b", 0 0, L_0000028a6a0c6fb0;  1 drivers
v0000028a6a098b50_0 .net "cin", 0 0, L_0000028a6a0c7230;  1 drivers
v0000028a6a098790_0 .net "cout", 0 0, L_0000028a6a129c00;  1 drivers
v0000028a6a098830_0 .net "cout1", 0 0, L_0000028a6a04a010;  1 drivers
v0000028a6a098970_0 .net "cout2", 0 0, L_0000028a6a12a300;  1 drivers
v0000028a6a098a10_0 .net "s", 0 0, L_0000028a69fe3cf0;  1 drivers
v0000028a6a098bf0_0 .net "s1", 0 0, L_0000028a6a049fa0;  1 drivers
S_0000028a6a099080 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a099530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a049fa0 .functor XOR 1, L_0000028a6a0c7730, L_0000028a6a0c6fb0, C4<0>, C4<0>;
L_0000028a6a04a010 .functor AND 1, L_0000028a6a0c7730, L_0000028a6a0c6fb0, C4<1>, C4<1>;
v0000028a6a097390_0 .net "a", 0 0, L_0000028a6a0c7730;  alias, 1 drivers
v0000028a6a0976b0_0 .net "b", 0 0, L_0000028a6a0c6fb0;  alias, 1 drivers
v0000028a6a0981f0_0 .net "c", 0 0, L_0000028a6a04a010;  alias, 1 drivers
v0000028a6a097430_0 .net "s", 0 0, L_0000028a6a049fa0;  alias, 1 drivers
S_0000028a6a09ae30 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a099530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a69fe3cf0 .functor XOR 1, L_0000028a6a049fa0, L_0000028a6a0c7230, C4<0>, C4<0>;
L_0000028a6a12a300 .functor AND 1, L_0000028a6a049fa0, L_0000028a6a0c7230, C4<1>, C4<1>;
v0000028a6a098290_0 .net "a", 0 0, L_0000028a6a049fa0;  alias, 1 drivers
v0000028a6a097610_0 .net "b", 0 0, L_0000028a6a0c7230;  alias, 1 drivers
v0000028a6a0974d0_0 .net "c", 0 0, L_0000028a6a12a300;  alias, 1 drivers
v0000028a6a098330_0 .net "s", 0 0, L_0000028a69fe3cf0;  alias, 1 drivers
S_0000028a6a099850 .scope generate, "genblk1[7]" "genblk1[7]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01e770 .param/l "i" 0 4 49, +C4<0111>;
S_0000028a6a099210 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a099850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a129d50 .functor OR 1, L_0000028a6a129500, L_0000028a6a129dc0, C4<0>, C4<0>;
v0000028a6a0979d0_0 .net "a", 0 0, L_0000028a6a0c7eb0;  1 drivers
v0000028a6a097b10_0 .net "b", 0 0, L_0000028a6a0c7f50;  1 drivers
v0000028a6a097c50_0 .net "cin", 0 0, L_0000028a6a0c7d70;  1 drivers
v0000028a6a097cf0_0 .net "cout", 0 0, L_0000028a6a129d50;  1 drivers
v0000028a6a097d90_0 .net "cout1", 0 0, L_0000028a6a129500;  1 drivers
v0000028a6a098470_0 .net "cout2", 0 0, L_0000028a6a129dc0;  1 drivers
v0000028a6a097e30_0 .net "s", 0 0, L_0000028a6a12a370;  1 drivers
v0000028a6a097ed0_0 .net "s1", 0 0, L_0000028a6a129c70;  1 drivers
S_0000028a6a09a7f0 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a099210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a129c70 .functor XOR 1, L_0000028a6a0c7eb0, L_0000028a6a0c7f50, C4<0>, C4<0>;
L_0000028a6a129500 .functor AND 1, L_0000028a6a0c7eb0, L_0000028a6a0c7f50, C4<1>, C4<1>;
v0000028a6a097570_0 .net "a", 0 0, L_0000028a6a0c7eb0;  alias, 1 drivers
v0000028a6a098c90_0 .net "b", 0 0, L_0000028a6a0c7f50;  alias, 1 drivers
v0000028a6a098dd0_0 .net "c", 0 0, L_0000028a6a129500;  alias, 1 drivers
v0000028a6a0986f0_0 .net "s", 0 0, L_0000028a6a129c70;  alias, 1 drivers
S_0000028a6a09a1b0 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a099210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12a370 .functor XOR 1, L_0000028a6a129c70, L_0000028a6a0c7d70, C4<0>, C4<0>;
L_0000028a6a129dc0 .functor AND 1, L_0000028a6a129c70, L_0000028a6a0c7d70, C4<1>, C4<1>;
v0000028a6a097750_0 .net "a", 0 0, L_0000028a6a129c70;  alias, 1 drivers
v0000028a6a0977f0_0 .net "b", 0 0, L_0000028a6a0c7d70;  alias, 1 drivers
v0000028a6a0983d0_0 .net "c", 0 0, L_0000028a6a129dc0;  alias, 1 drivers
v0000028a6a097890_0 .net "s", 0 0, L_0000028a6a12a370;  alias, 1 drivers
S_0000028a6a0996c0 .scope generate, "genblk1[8]" "genblk1[8]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01f130 .param/l "i" 0 4 49, +C4<01000>;
S_0000028a6a0993a0 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0996c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12a840 .functor OR 1, L_0000028a6a129b90, L_0000028a6a12a1b0, C4<0>, C4<0>;
v0000028a6a09bfa0_0 .net "a", 0 0, L_0000028a6a0c6510;  1 drivers
v0000028a6a09c220_0 .net "b", 0 0, L_0000028a6a0c6d30;  1 drivers
v0000028a6a09bf00_0 .net "cin", 0 0, L_0000028a6a0c8270;  1 drivers
v0000028a6a09c040_0 .net "cout", 0 0, L_0000028a6a12a840;  1 drivers
v0000028a6a09d080_0 .net "cout1", 0 0, L_0000028a6a129b90;  1 drivers
v0000028a6a09c9a0_0 .net "cout2", 0 0, L_0000028a6a12a1b0;  1 drivers
v0000028a6a09cae0_0 .net "s", 0 0, L_0000028a6a12a8b0;  1 drivers
v0000028a6a09b6e0_0 .net "s1", 0 0, L_0000028a6a12abc0;  1 drivers
S_0000028a6a0999e0 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0993a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12abc0 .functor XOR 1, L_0000028a6a0c6510, L_0000028a6a0c6d30, C4<0>, C4<0>;
L_0000028a6a129b90 .functor AND 1, L_0000028a6a0c6510, L_0000028a6a0c6d30, C4<1>, C4<1>;
v0000028a6a097f70_0 .net "a", 0 0, L_0000028a6a0c6510;  alias, 1 drivers
v0000028a6a098010_0 .net "b", 0 0, L_0000028a6a0c6d30;  alias, 1 drivers
v0000028a6a09baa0_0 .net "c", 0 0, L_0000028a6a129b90;  alias, 1 drivers
v0000028a6a09d300_0 .net "s", 0 0, L_0000028a6a12abc0;  alias, 1 drivers
S_0000028a6a09a4d0 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0993a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12a8b0 .functor XOR 1, L_0000028a6a12abc0, L_0000028a6a0c8270, C4<0>, C4<0>;
L_0000028a6a12a1b0 .functor AND 1, L_0000028a6a12abc0, L_0000028a6a0c8270, C4<1>, C4<1>;
v0000028a6a09ce00_0 .net "a", 0 0, L_0000028a6a12abc0;  alias, 1 drivers
v0000028a6a09c540_0 .net "b", 0 0, L_0000028a6a0c8270;  alias, 1 drivers
v0000028a6a09ccc0_0 .net "c", 0 0, L_0000028a6a12a1b0;  alias, 1 drivers
v0000028a6a09c900_0 .net "s", 0 0, L_0000028a6a12a8b0;  alias, 1 drivers
S_0000028a6a099b70 .scope generate, "genblk1[9]" "genblk1[9]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01f3f0 .param/l "i" 0 4 49, +C4<01001>;
S_0000028a6a099d00 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a099b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a1299d0 .functor OR 1, L_0000028a6a129960, L_0000028a6a129420, C4<0>, C4<0>;
v0000028a6a09d800_0 .net "a", 0 0, L_0000028a6a0c6dd0;  1 drivers
v0000028a6a09be60_0 .net "b", 0 0, L_0000028a6a0c6bf0;  1 drivers
v0000028a6a09cc20_0 .net "cin", 0 0, L_0000028a6a0c6970;  1 drivers
v0000028a6a09b780_0 .net "cout", 0 0, L_0000028a6a1299d0;  1 drivers
v0000028a6a09cfe0_0 .net "cout1", 0 0, L_0000028a6a129960;  1 drivers
v0000028a6a09d1c0_0 .net "cout2", 0 0, L_0000028a6a129420;  1 drivers
v0000028a6a09cb80_0 .net "s", 0 0, L_0000028a6a129e30;  1 drivers
v0000028a6a09c180_0 .net "s1", 0 0, L_0000028a6a12aa00;  1 drivers
S_0000028a6a09a980 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a099d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12aa00 .functor XOR 1, L_0000028a6a0c6dd0, L_0000028a6a0c6bf0, C4<0>, C4<0>;
L_0000028a6a129960 .functor AND 1, L_0000028a6a0c6dd0, L_0000028a6a0c6bf0, C4<1>, C4<1>;
v0000028a6a09b8c0_0 .net "a", 0 0, L_0000028a6a0c6dd0;  alias, 1 drivers
v0000028a6a09b460_0 .net "b", 0 0, L_0000028a6a0c6bf0;  alias, 1 drivers
v0000028a6a09c0e0_0 .net "c", 0 0, L_0000028a6a129960;  alias, 1 drivers
v0000028a6a09b0a0_0 .net "s", 0 0, L_0000028a6a12aa00;  alias, 1 drivers
S_0000028a6a09a340 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a099d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a129e30 .functor XOR 1, L_0000028a6a12aa00, L_0000028a6a0c6970, C4<0>, C4<0>;
L_0000028a6a129420 .functor AND 1, L_0000028a6a12aa00, L_0000028a6a0c6970, C4<1>, C4<1>;
v0000028a6a09d760_0 .net "a", 0 0, L_0000028a6a12aa00;  alias, 1 drivers
v0000028a6a09c2c0_0 .net "b", 0 0, L_0000028a6a0c6970;  alias, 1 drivers
v0000028a6a09d4e0_0 .net "c", 0 0, L_0000028a6a129420;  alias, 1 drivers
v0000028a6a09d120_0 .net "s", 0 0, L_0000028a6a129e30;  alias, 1 drivers
S_0000028a6a09a660 .scope generate, "genblk1[10]" "genblk1[10]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01e9f0 .param/l "i" 0 4 49, +C4<01010>;
S_0000028a6a09ab10 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a09a660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a1298f0 .functor OR 1, L_0000028a6a12a060, L_0000028a6a129b20, C4<0>, C4<0>;
v0000028a6a09cf40_0 .net "a", 0 0, L_0000028a6a0c6650;  1 drivers
v0000028a6a09b1e0_0 .net "b", 0 0, L_0000028a6a0c7e10;  1 drivers
v0000028a6a09b280_0 .net "cin", 0 0, L_0000028a6a0c68d0;  1 drivers
v0000028a6a09d440_0 .net "cout", 0 0, L_0000028a6a1298f0;  1 drivers
v0000028a6a09b320_0 .net "cout1", 0 0, L_0000028a6a12a060;  1 drivers
v0000028a6a09b960_0 .net "cout2", 0 0, L_0000028a6a129b20;  1 drivers
v0000028a6a09bbe0_0 .net "s", 0 0, L_0000028a6a129490;  1 drivers
v0000028a6a09d580_0 .net "s1", 0 0, L_0000028a6a1292d0;  1 drivers
S_0000028a6a09aca0 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a09ab10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a1292d0 .functor XOR 1, L_0000028a6a0c6650, L_0000028a6a0c7e10, C4<0>, C4<0>;
L_0000028a6a12a060 .functor AND 1, L_0000028a6a0c6650, L_0000028a6a0c7e10, C4<1>, C4<1>;
v0000028a6a09ca40_0 .net "a", 0 0, L_0000028a6a0c6650;  alias, 1 drivers
v0000028a6a09d260_0 .net "b", 0 0, L_0000028a6a0c7e10;  alias, 1 drivers
v0000028a6a09b140_0 .net "c", 0 0, L_0000028a6a12a060;  alias, 1 drivers
v0000028a6a09c360_0 .net "s", 0 0, L_0000028a6a1292d0;  alias, 1 drivers
S_0000028a6a09f870 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a09ab10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a129490 .functor XOR 1, L_0000028a6a1292d0, L_0000028a6a0c68d0, C4<0>, C4<0>;
L_0000028a6a129b20 .functor AND 1, L_0000028a6a1292d0, L_0000028a6a0c68d0, C4<1>, C4<1>;
v0000028a6a09cd60_0 .net "a", 0 0, L_0000028a6a1292d0;  alias, 1 drivers
v0000028a6a09b5a0_0 .net "b", 0 0, L_0000028a6a0c68d0;  alias, 1 drivers
v0000028a6a09d3a0_0 .net "c", 0 0, L_0000028a6a129b20;  alias, 1 drivers
v0000028a6a09cea0_0 .net "s", 0 0, L_0000028a6a129490;  alias, 1 drivers
S_0000028a6a09f230 .scope generate, "genblk1[11]" "genblk1[11]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01f170 .param/l "i" 0 4 49, +C4<01011>;
S_0000028a6a0a0040 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a09f230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12a990 .functor OR 1, L_0000028a6a12a3e0, L_0000028a6a1293b0, C4<0>, C4<0>;
v0000028a6a09b820_0 .net "a", 0 0, L_0000028a6a0c66f0;  1 drivers
v0000028a6a09b500_0 .net "b", 0 0, L_0000028a6a0c6830;  1 drivers
v0000028a6a09b640_0 .net "cin", 0 0, L_0000028a6a0c84f0;  1 drivers
v0000028a6a09ba00_0 .net "cout", 0 0, L_0000028a6a12a990;  1 drivers
v0000028a6a09c4a0_0 .net "cout1", 0 0, L_0000028a6a12a3e0;  1 drivers
v0000028a6a09bb40_0 .net "cout2", 0 0, L_0000028a6a1293b0;  1 drivers
v0000028a6a09bd20_0 .net "s", 0 0, L_0000028a6a12ad10;  1 drivers
v0000028a6a09bdc0_0 .net "s1", 0 0, L_0000028a6a12aae0;  1 drivers
S_0000028a6a0a04f0 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0a0040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12aae0 .functor XOR 1, L_0000028a6a0c66f0, L_0000028a6a0c6830, C4<0>, C4<0>;
L_0000028a6a12a3e0 .functor AND 1, L_0000028a6a0c66f0, L_0000028a6a0c6830, C4<1>, C4<1>;
v0000028a6a09d620_0 .net "a", 0 0, L_0000028a6a0c66f0;  alias, 1 drivers
v0000028a6a09d6c0_0 .net "b", 0 0, L_0000028a6a0c6830;  alias, 1 drivers
v0000028a6a09c5e0_0 .net "c", 0 0, L_0000028a6a12a3e0;  alias, 1 drivers
v0000028a6a09bc80_0 .net "s", 0 0, L_0000028a6a12aae0;  alias, 1 drivers
S_0000028a6a09f3c0 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0a0040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12ad10 .functor XOR 1, L_0000028a6a12aae0, L_0000028a6a0c84f0, C4<0>, C4<0>;
L_0000028a6a1293b0 .functor AND 1, L_0000028a6a12aae0, L_0000028a6a0c84f0, C4<1>, C4<1>;
v0000028a6a09c680_0 .net "a", 0 0, L_0000028a6a12aae0;  alias, 1 drivers
v0000028a6a09b3c0_0 .net "b", 0 0, L_0000028a6a0c84f0;  alias, 1 drivers
v0000028a6a09c720_0 .net "c", 0 0, L_0000028a6a1293b0;  alias, 1 drivers
v0000028a6a09c400_0 .net "s", 0 0, L_0000028a6a12ad10;  alias, 1 drivers
S_0000028a6a0a0680 .scope generate, "genblk1[12]" "genblk1[12]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01f430 .param/l "i" 0 4 49, +C4<01100>;
S_0000028a6a09fa00 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0a0680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12a450 .functor OR 1, L_0000028a6a129ea0, L_0000028a6a129ab0, C4<0>, C4<0>;
v0000028a6a09e7a0_0 .net "a", 0 0, L_0000028a6a0c6290;  1 drivers
v0000028a6a09e480_0 .net "b", 0 0, L_0000028a6a0c77d0;  1 drivers
v0000028a6a09e520_0 .net "cin", 0 0, L_0000028a6a0c6ab0;  1 drivers
v0000028a6a09d940_0 .net "cout", 0 0, L_0000028a6a12a450;  1 drivers
v0000028a6a09e5c0_0 .net "cout1", 0 0, L_0000028a6a129ea0;  1 drivers
v0000028a6a09e660_0 .net "cout2", 0 0, L_0000028a6a129ab0;  1 drivers
v0000028a6a09e700_0 .net "s", 0 0, L_0000028a6a129f80;  1 drivers
v0000028a6a09d8a0_0 .net "s1", 0 0, L_0000028a6a129ce0;  1 drivers
S_0000028a6a0a0810 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a09fa00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a129ce0 .functor XOR 1, L_0000028a6a0c6290, L_0000028a6a0c77d0, C4<0>, C4<0>;
L_0000028a6a129ea0 .functor AND 1, L_0000028a6a0c6290, L_0000028a6a0c77d0, C4<1>, C4<1>;
v0000028a6a09c7c0_0 .net "a", 0 0, L_0000028a6a0c6290;  alias, 1 drivers
v0000028a6a09c860_0 .net "b", 0 0, L_0000028a6a0c77d0;  alias, 1 drivers
v0000028a6a09e160_0 .net "c", 0 0, L_0000028a6a129ea0;  alias, 1 drivers
v0000028a6a09e200_0 .net "s", 0 0, L_0000028a6a129ce0;  alias, 1 drivers
S_0000028a6a0a01d0 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a09fa00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a129f80 .functor XOR 1, L_0000028a6a129ce0, L_0000028a6a0c6ab0, C4<0>, C4<0>;
L_0000028a6a129ab0 .functor AND 1, L_0000028a6a129ce0, L_0000028a6a0c6ab0, C4<1>, C4<1>;
v0000028a6a09e2a0_0 .net "a", 0 0, L_0000028a6a129ce0;  alias, 1 drivers
v0000028a6a09e340_0 .net "b", 0 0, L_0000028a6a0c6ab0;  alias, 1 drivers
v0000028a6a09e0c0_0 .net "c", 0 0, L_0000028a6a129ab0;  alias, 1 drivers
v0000028a6a09e3e0_0 .net "s", 0 0, L_0000028a6a129f80;  alias, 1 drivers
S_0000028a6a0a0cc0 .scope generate, "genblk1[13]" "genblk1[13]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01f470 .param/l "i" 0 4 49, +C4<01101>;
S_0000028a6a0a0360 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0a0cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a129180 .functor OR 1, L_0000028a6a129570, L_0000028a6a12aa70, C4<0>, C4<0>;
v0000028a6a09da80_0 .net "a", 0 0, L_0000028a6a0c6b50;  1 drivers
v0000028a6a09ec00_0 .net "b", 0 0, L_0000028a6a0c79b0;  1 drivers
v0000028a6a09eb60_0 .net "cin", 0 0, L_0000028a6a0c6e70;  1 drivers
v0000028a6a09df80_0 .net "cout", 0 0, L_0000028a6a129180;  1 drivers
v0000028a6a09ede0_0 .net "cout1", 0 0, L_0000028a6a129570;  1 drivers
v0000028a6a09eca0_0 .net "cout2", 0 0, L_0000028a6a12aa70;  1 drivers
v0000028a6a09ed40_0 .net "s", 0 0, L_0000028a6a12ab50;  1 drivers
v0000028a6a09db20_0 .net "s1", 0 0, L_0000028a6a129340;  1 drivers
S_0000028a6a0a0b30 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0a0360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a129340 .functor XOR 1, L_0000028a6a0c6b50, L_0000028a6a0c79b0, C4<0>, C4<0>;
L_0000028a6a129570 .functor AND 1, L_0000028a6a0c6b50, L_0000028a6a0c79b0, C4<1>, C4<1>;
v0000028a6a09e020_0 .net "a", 0 0, L_0000028a6a0c6b50;  alias, 1 drivers
v0000028a6a09e840_0 .net "b", 0 0, L_0000028a6a0c79b0;  alias, 1 drivers
v0000028a6a09e8e0_0 .net "c", 0 0, L_0000028a6a129570;  alias, 1 drivers
v0000028a6a09e980_0 .net "s", 0 0, L_0000028a6a129340;  alias, 1 drivers
S_0000028a6a09f550 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0a0360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12ab50 .functor XOR 1, L_0000028a6a129340, L_0000028a6a0c6e70, C4<0>, C4<0>;
L_0000028a6a12aa70 .functor AND 1, L_0000028a6a129340, L_0000028a6a0c6e70, C4<1>, C4<1>;
v0000028a6a09dda0_0 .net "a", 0 0, L_0000028a6a129340;  alias, 1 drivers
v0000028a6a09ea20_0 .net "b", 0 0, L_0000028a6a0c6e70;  alias, 1 drivers
v0000028a6a09d9e0_0 .net "c", 0 0, L_0000028a6a12aa70;  alias, 1 drivers
v0000028a6a09eac0_0 .net "s", 0 0, L_0000028a6a12ab50;  alias, 1 drivers
S_0000028a6a0a0e50 .scope generate, "genblk1[14]" "genblk1[14]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01f4f0 .param/l "i" 0 4 49, +C4<01110>;
S_0000028a6a09fd20 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0a0e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a129260 .functor OR 1, L_0000028a6a1291f0, L_0000028a6a129ff0, C4<0>, C4<0>;
v0000028a6a0a1160_0 .net "a", 0 0, L_0000028a6a0c72d0;  1 drivers
v0000028a6a0a1200_0 .net "b", 0 0, L_0000028a6a0c7b90;  1 drivers
v0000028a6a0a3140_0 .net "cin", 0 0, L_0000028a6a0c7870;  1 drivers
v0000028a6a0a1ca0_0 .net "cout", 0 0, L_0000028a6a129260;  1 drivers
v0000028a6a0a18e0_0 .net "cout1", 0 0, L_0000028a6a1291f0;  1 drivers
v0000028a6a0a2f60_0 .net "cout2", 0 0, L_0000028a6a129ff0;  1 drivers
v0000028a6a0a21a0_0 .net "s", 0 0, L_0000028a6a129f10;  1 drivers
v0000028a6a0a3780_0 .net "s1", 0 0, L_0000028a6a1295e0;  1 drivers
S_0000028a6a09fb90 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a09fd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a1295e0 .functor XOR 1, L_0000028a6a0c72d0, L_0000028a6a0c7b90, C4<0>, C4<0>;
L_0000028a6a1291f0 .functor AND 1, L_0000028a6a0c72d0, L_0000028a6a0c7b90, C4<1>, C4<1>;
v0000028a6a09ee80_0 .net "a", 0 0, L_0000028a6a0c72d0;  alias, 1 drivers
v0000028a6a09dbc0_0 .net "b", 0 0, L_0000028a6a0c7b90;  alias, 1 drivers
v0000028a6a09ef20_0 .net "c", 0 0, L_0000028a6a1291f0;  alias, 1 drivers
v0000028a6a09dd00_0 .net "s", 0 0, L_0000028a6a1295e0;  alias, 1 drivers
S_0000028a6a09feb0 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a09fd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a129f10 .functor XOR 1, L_0000028a6a1295e0, L_0000028a6a0c7870, C4<0>, C4<0>;
L_0000028a6a129ff0 .functor AND 1, L_0000028a6a1295e0, L_0000028a6a0c7870, C4<1>, C4<1>;
v0000028a6a09dc60_0 .net "a", 0 0, L_0000028a6a1295e0;  alias, 1 drivers
v0000028a6a09de40_0 .net "b", 0 0, L_0000028a6a0c7870;  alias, 1 drivers
v0000028a6a09dee0_0 .net "c", 0 0, L_0000028a6a129ff0;  alias, 1 drivers
v0000028a6a0a2880_0 .net "s", 0 0, L_0000028a6a129f10;  alias, 1 drivers
S_0000028a6a0a09a0 .scope generate, "genblk1[15]" "genblk1[15]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01eaf0 .param/l "i" 0 4 49, +C4<01111>;
S_0000028a6a09f0a0 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0a09a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12a220 .functor OR 1, L_0000028a6a129650, L_0000028a6a12a140, C4<0>, C4<0>;
v0000028a6a0a3500_0 .net "a", 0 0, L_0000028a6a0c6f10;  1 drivers
v0000028a6a0a10c0_0 .net "b", 0 0, L_0000028a6a0c7ff0;  1 drivers
v0000028a6a0a1480_0 .net "cin", 0 0, L_0000028a6a0c7410;  1 drivers
v0000028a6a0a2100_0 .net "cout", 0 0, L_0000028a6a12a220;  1 drivers
v0000028a6a0a3820_0 .net "cout1", 0 0, L_0000028a6a129650;  1 drivers
v0000028a6a0a36e0_0 .net "cout2", 0 0, L_0000028a6a12a140;  1 drivers
v0000028a6a0a12a0_0 .net "s", 0 0, L_0000028a6a1296c0;  1 drivers
v0000028a6a0a2740_0 .net "s1", 0 0, L_0000028a6a12a0d0;  1 drivers
S_0000028a6a09f6e0 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a09f0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12a0d0 .functor XOR 1, L_0000028a6a0c6f10, L_0000028a6a0c7ff0, C4<0>, C4<0>;
L_0000028a6a129650 .functor AND 1, L_0000028a6a0c6f10, L_0000028a6a0c7ff0, C4<1>, C4<1>;
v0000028a6a0a2920_0 .net "a", 0 0, L_0000028a6a0c6f10;  alias, 1 drivers
v0000028a6a0a2600_0 .net "b", 0 0, L_0000028a6a0c7ff0;  alias, 1 drivers
v0000028a6a0a1c00_0 .net "c", 0 0, L_0000028a6a129650;  alias, 1 drivers
v0000028a6a0a2ec0_0 .net "s", 0 0, L_0000028a6a12a0d0;  alias, 1 drivers
S_0000028a6a0a50c0 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a09f0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a1296c0 .functor XOR 1, L_0000028a6a12a0d0, L_0000028a6a0c7410, C4<0>, C4<0>;
L_0000028a6a12a140 .functor AND 1, L_0000028a6a12a0d0, L_0000028a6a0c7410, C4<1>, C4<1>;
v0000028a6a0a3460_0 .net "a", 0 0, L_0000028a6a12a0d0;  alias, 1 drivers
v0000028a6a0a26a0_0 .net "b", 0 0, L_0000028a6a0c7410;  alias, 1 drivers
v0000028a6a0a33c0_0 .net "c", 0 0, L_0000028a6a12a140;  alias, 1 drivers
v0000028a6a0a1700_0 .net "s", 0 0, L_0000028a6a1296c0;  alias, 1 drivers
S_0000028a6a0a5570 .scope generate, "genblk1[16]" "genblk1[16]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a020570 .param/l "i" 0 4 49, +C4<010000>;
S_0000028a6a0a69c0 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0a5570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12a530 .functor OR 1, L_0000028a6a12a4c0, L_0000028a6a12a7d0, C4<0>, C4<0>;
v0000028a6a0a1e80_0 .net "a", 0 0, L_0000028a6a0c74b0;  1 drivers
v0000028a6a0a1fc0_0 .net "b", 0 0, L_0000028a6a0c8130;  1 drivers
v0000028a6a0a1b60_0 .net "cin", 0 0, L_0000028a6a0c7550;  1 drivers
v0000028a6a0a3280_0 .net "cout", 0 0, L_0000028a6a12a530;  1 drivers
v0000028a6a0a1d40_0 .net "cout1", 0 0, L_0000028a6a12a4c0;  1 drivers
v0000028a6a0a1de0_0 .net "cout2", 0 0, L_0000028a6a12a7d0;  1 drivers
v0000028a6a0a2060_0 .net "s", 0 0, L_0000028a6a12a760;  1 drivers
v0000028a6a0a13e0_0 .net "s1", 0 0, L_0000028a6a12a290;  1 drivers
S_0000028a6a0a5bb0 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0a69c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12a290 .functor XOR 1, L_0000028a6a0c74b0, L_0000028a6a0c8130, C4<0>, C4<0>;
L_0000028a6a12a4c0 .functor AND 1, L_0000028a6a0c74b0, L_0000028a6a0c8130, C4<1>, C4<1>;
v0000028a6a0a2e20_0 .net "a", 0 0, L_0000028a6a0c74b0;  alias, 1 drivers
v0000028a6a0a2240_0 .net "b", 0 0, L_0000028a6a0c8130;  alias, 1 drivers
v0000028a6a0a35a0_0 .net "c", 0 0, L_0000028a6a12a4c0;  alias, 1 drivers
v0000028a6a0a1660_0 .net "s", 0 0, L_0000028a6a12a290;  alias, 1 drivers
S_0000028a6a0a6830 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0a69c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12a760 .functor XOR 1, L_0000028a6a12a290, L_0000028a6a0c7550, C4<0>, C4<0>;
L_0000028a6a12a7d0 .functor AND 1, L_0000028a6a12a290, L_0000028a6a0c7550, C4<1>, C4<1>;
v0000028a6a0a17a0_0 .net "a", 0 0, L_0000028a6a12a290;  alias, 1 drivers
v0000028a6a0a1340_0 .net "b", 0 0, L_0000028a6a0c7550;  alias, 1 drivers
v0000028a6a0a1f20_0 .net "c", 0 0, L_0000028a6a12a7d0;  alias, 1 drivers
v0000028a6a0a1840_0 .net "s", 0 0, L_0000028a6a12a760;  alias, 1 drivers
S_0000028a6a0a5d40 .scope generate, "genblk1[17]" "genblk1[17]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01fbf0 .param/l "i" 0 4 49, +C4<010001>;
S_0000028a6a0a66a0 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0a5d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a129880 .functor OR 1, L_0000028a6a12a5a0, L_0000028a6a12a610, C4<0>, C4<0>;
v0000028a6a0a31e0_0 .net "a", 0 0, L_0000028a6a0c75f0;  1 drivers
v0000028a6a0a3640_0 .net "b", 0 0, L_0000028a6a0c7a50;  1 drivers
v0000028a6a0a2420_0 .net "cin", 0 0, L_0000028a6a0c8310;  1 drivers
v0000028a6a0a24c0_0 .net "cout", 0 0, L_0000028a6a129880;  1 drivers
v0000028a6a0a2a60_0 .net "cout1", 0 0, L_0000028a6a12a5a0;  1 drivers
v0000028a6a0a1520_0 .net "cout2", 0 0, L_0000028a6a12a610;  1 drivers
v0000028a6a0a15c0_0 .net "s", 0 0, L_0000028a6a1297a0;  1 drivers
v0000028a6a0a2560_0 .net "s1", 0 0, L_0000028a6a129730;  1 drivers
S_0000028a6a0a6510 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0a66a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a129730 .functor XOR 1, L_0000028a6a0c75f0, L_0000028a6a0c7a50, C4<0>, C4<0>;
L_0000028a6a12a5a0 .functor AND 1, L_0000028a6a0c75f0, L_0000028a6a0c7a50, C4<1>, C4<1>;
v0000028a6a0a29c0_0 .net "a", 0 0, L_0000028a6a0c75f0;  alias, 1 drivers
v0000028a6a0a3320_0 .net "b", 0 0, L_0000028a6a0c7a50;  alias, 1 drivers
v0000028a6a0a2380_0 .net "c", 0 0, L_0000028a6a12a5a0;  alias, 1 drivers
v0000028a6a0a3000_0 .net "s", 0 0, L_0000028a6a129730;  alias, 1 drivers
S_0000028a6a0a6e70 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0a66a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a1297a0 .functor XOR 1, L_0000028a6a129730, L_0000028a6a0c8310, C4<0>, C4<0>;
L_0000028a6a12a610 .functor AND 1, L_0000028a6a129730, L_0000028a6a0c8310, C4<1>, C4<1>;
v0000028a6a0a1980_0 .net "a", 0 0, L_0000028a6a129730;  alias, 1 drivers
v0000028a6a0a22e0_0 .net "b", 0 0, L_0000028a6a0c8310;  alias, 1 drivers
v0000028a6a0a30a0_0 .net "c", 0 0, L_0000028a6a12a610;  alias, 1 drivers
v0000028a6a0a1a20_0 .net "s", 0 0, L_0000028a6a1297a0;  alias, 1 drivers
S_0000028a6a0a6060 .scope generate, "genblk1[18]" "genblk1[18]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a020230 .param/l "i" 0 4 49, +C4<010010>;
S_0000028a6a0a6b50 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0a6060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12aca0 .functor OR 1, L_0000028a6a129810, L_0000028a6a12ac30, C4<0>, C4<0>;
v0000028a6a0a4860_0 .net "a", 0 0, L_0000028a6a0c83b0;  1 drivers
v0000028a6a0a4360_0 .net "b", 0 0, L_0000028a6a0c8950;  1 drivers
v0000028a6a0a4400_0 .net "cin", 0 0, L_0000028a6a0c8d10;  1 drivers
v0000028a6a0a3b40_0 .net "cout", 0 0, L_0000028a6a12aca0;  1 drivers
v0000028a6a0a38c0_0 .net "cout1", 0 0, L_0000028a6a129810;  1 drivers
v0000028a6a0a4e00_0 .net "cout2", 0 0, L_0000028a6a12ac30;  1 drivers
v0000028a6a0a4d60_0 .net "s", 0 0, L_0000028a6a12a680;  1 drivers
v0000028a6a0a4540_0 .net "s1", 0 0, L_0000028a6a12a920;  1 drivers
S_0000028a6a0a6ce0 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0a6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12a920 .functor XOR 1, L_0000028a6a0c83b0, L_0000028a6a0c8950, C4<0>, C4<0>;
L_0000028a6a129810 .functor AND 1, L_0000028a6a0c83b0, L_0000028a6a0c8950, C4<1>, C4<1>;
v0000028a6a0a1ac0_0 .net "a", 0 0, L_0000028a6a0c83b0;  alias, 1 drivers
v0000028a6a0a27e0_0 .net "b", 0 0, L_0000028a6a0c8950;  alias, 1 drivers
v0000028a6a0a2b00_0 .net "c", 0 0, L_0000028a6a129810;  alias, 1 drivers
v0000028a6a0a2ba0_0 .net "s", 0 0, L_0000028a6a12a920;  alias, 1 drivers
S_0000028a6a0a53e0 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0a6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12a680 .functor XOR 1, L_0000028a6a12a920, L_0000028a6a0c8d10, C4<0>, C4<0>;
L_0000028a6a12ac30 .functor AND 1, L_0000028a6a12a920, L_0000028a6a0c8d10, C4<1>, C4<1>;
v0000028a6a0a2c40_0 .net "a", 0 0, L_0000028a6a12a920;  alias, 1 drivers
v0000028a6a0a2ce0_0 .net "b", 0 0, L_0000028a6a0c8d10;  alias, 1 drivers
v0000028a6a0a2d80_0 .net "c", 0 0, L_0000028a6a12ac30;  alias, 1 drivers
v0000028a6a0a4ae0_0 .net "s", 0 0, L_0000028a6a12a680;  alias, 1 drivers
S_0000028a6a0a5250 .scope generate, "genblk1[19]" "genblk1[19]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01f630 .param/l "i" 0 4 49, +C4<010011>;
S_0000028a6a0a5700 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0a5250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12b090 .functor OR 1, L_0000028a6a129a40, L_0000028a6a12aed0, C4<0>, C4<0>;
v0000028a6a0a3dc0_0 .net "a", 0 0, L_0000028a6a0c8db0;  1 drivers
v0000028a6a0a4180_0 .net "b", 0 0, L_0000028a6a0c8bd0;  1 drivers
v0000028a6a0a3960_0 .net "cin", 0 0, L_0000028a6a0c8c70;  1 drivers
v0000028a6a0a4220_0 .net "cout", 0 0, L_0000028a6a12b090;  1 drivers
v0000028a6a0a3fa0_0 .net "cout1", 0 0, L_0000028a6a129a40;  1 drivers
v0000028a6a0a3a00_0 .net "cout2", 0 0, L_0000028a6a12aed0;  1 drivers
v0000028a6a0a4b80_0 .net "s", 0 0, L_0000028a6a12adf0;  1 drivers
v0000028a6a0a3e60_0 .net "s1", 0 0, L_0000028a6a12a6f0;  1 drivers
S_0000028a6a0a5890 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0a5700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12a6f0 .functor XOR 1, L_0000028a6a0c8db0, L_0000028a6a0c8bd0, C4<0>, C4<0>;
L_0000028a6a129a40 .functor AND 1, L_0000028a6a0c8db0, L_0000028a6a0c8bd0, C4<1>, C4<1>;
v0000028a6a0a4ea0_0 .net "a", 0 0, L_0000028a6a0c8db0;  alias, 1 drivers
v0000028a6a0a3c80_0 .net "b", 0 0, L_0000028a6a0c8bd0;  alias, 1 drivers
v0000028a6a0a3d20_0 .net "c", 0 0, L_0000028a6a129a40;  alias, 1 drivers
v0000028a6a0a3aa0_0 .net "s", 0 0, L_0000028a6a12a6f0;  alias, 1 drivers
S_0000028a6a0a5ed0 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0a5700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12adf0 .functor XOR 1, L_0000028a6a12a6f0, L_0000028a6a0c8c70, C4<0>, C4<0>;
L_0000028a6a12aed0 .functor AND 1, L_0000028a6a12a6f0, L_0000028a6a0c8c70, C4<1>, C4<1>;
v0000028a6a0a44a0_0 .net "a", 0 0, L_0000028a6a12a6f0;  alias, 1 drivers
v0000028a6a0a4f40_0 .net "b", 0 0, L_0000028a6a0c8c70;  alias, 1 drivers
v0000028a6a0a3be0_0 .net "c", 0 0, L_0000028a6a12aed0;  alias, 1 drivers
v0000028a6a0a4900_0 .net "s", 0 0, L_0000028a6a12adf0;  alias, 1 drivers
S_0000028a6a0a6380 .scope generate, "genblk1[20]" "genblk1[20]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a0203f0 .param/l "i" 0 4 49, +C4<010100>;
S_0000028a6a0a61f0 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0a6380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12b020 .functor OR 1, L_0000028a6a12af40, L_0000028a6a12afb0, C4<0>, C4<0>;
v0000028a6a0a45e0_0 .net "a", 0 0, L_0000028a6a0c89f0;  1 drivers
v0000028a6a0a4720_0 .net "b", 0 0, L_0000028a6a0c8e50;  1 drivers
v0000028a6a0a47c0_0 .net "cin", 0 0, L_0000028a6a0c8b30;  1 drivers
v0000028a6a0a4cc0_0 .net "cout", 0 0, L_0000028a6a12b020;  1 drivers
v0000028a6a0aa770_0 .net "cout1", 0 0, L_0000028a6a12af40;  1 drivers
v0000028a6a0ab0d0_0 .net "cout2", 0 0, L_0000028a6a12afb0;  1 drivers
v0000028a6a0a9f50_0 .net "s", 0 0, L_0000028a6a12ad80;  1 drivers
v0000028a6a0aa450_0 .net "s1", 0 0, L_0000028a6a12ae60;  1 drivers
S_0000028a6a0a5a20 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0a61f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12ae60 .functor XOR 1, L_0000028a6a0c89f0, L_0000028a6a0c8e50, C4<0>, C4<0>;
L_0000028a6a12af40 .functor AND 1, L_0000028a6a0c89f0, L_0000028a6a0c8e50, C4<1>, C4<1>;
v0000028a6a0a49a0_0 .net "a", 0 0, L_0000028a6a0c89f0;  alias, 1 drivers
v0000028a6a0a3f00_0 .net "b", 0 0, L_0000028a6a0c8e50;  alias, 1 drivers
v0000028a6a0a4a40_0 .net "c", 0 0, L_0000028a6a12af40;  alias, 1 drivers
v0000028a6a0a4040_0 .net "s", 0 0, L_0000028a6a12ae60;  alias, 1 drivers
S_0000028a6a0a8070 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0a61f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12ad80 .functor XOR 1, L_0000028a6a12ae60, L_0000028a6a0c8b30, C4<0>, C4<0>;
L_0000028a6a12afb0 .functor AND 1, L_0000028a6a12ae60, L_0000028a6a0c8b30, C4<1>, C4<1>;
v0000028a6a0a40e0_0 .net "a", 0 0, L_0000028a6a12ae60;  alias, 1 drivers
v0000028a6a0a42c0_0 .net "b", 0 0, L_0000028a6a0c8b30;  alias, 1 drivers
v0000028a6a0a4680_0 .net "c", 0 0, L_0000028a6a12afb0;  alias, 1 drivers
v0000028a6a0a4c20_0 .net "s", 0 0, L_0000028a6a12ad80;  alias, 1 drivers
S_0000028a6a0a70d0 .scope generate, "genblk1[21]" "genblk1[21]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a020470 .param/l "i" 0 4 49, +C4<010101>;
S_0000028a6a0a8200 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0a70d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12dbb0 .functor OR 1, L_0000028a6a12d4b0, L_0000028a6a12d2f0, C4<0>, C4<0>;
v0000028a6a0ab530_0 .net "a", 0 0, L_0000028a6a0c8ef0;  1 drivers
v0000028a6a0a9690_0 .net "b", 0 0, L_0000028a6a0c8f90;  1 drivers
v0000028a6a0aa6d0_0 .net "cin", 0 0, L_0000028a6a0c9030;  1 drivers
v0000028a6a0a9ff0_0 .net "cout", 0 0, L_0000028a6a12dbb0;  1 drivers
v0000028a6a0aab30_0 .net "cout1", 0 0, L_0000028a6a12d4b0;  1 drivers
v0000028a6a0a95f0_0 .net "cout2", 0 0, L_0000028a6a12d2f0;  1 drivers
v0000028a6a0a92d0_0 .net "s", 0 0, L_0000028a6a12ea20;  1 drivers
v0000028a6a0ab7b0_0 .net "s1", 0 0, L_0000028a6a12d280;  1 drivers
S_0000028a6a0a8840 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0a8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12d280 .functor XOR 1, L_0000028a6a0c8ef0, L_0000028a6a0c8f90, C4<0>, C4<0>;
L_0000028a6a12d4b0 .functor AND 1, L_0000028a6a0c8ef0, L_0000028a6a0c8f90, C4<1>, C4<1>;
v0000028a6a0a9370_0 .net "a", 0 0, L_0000028a6a0c8ef0;  alias, 1 drivers
v0000028a6a0ab5d0_0 .net "b", 0 0, L_0000028a6a0c8f90;  alias, 1 drivers
v0000028a6a0a90f0_0 .net "c", 0 0, L_0000028a6a12d4b0;  alias, 1 drivers
v0000028a6a0ab490_0 .net "s", 0 0, L_0000028a6a12d280;  alias, 1 drivers
S_0000028a6a0a8e80 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0a8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12ea20 .functor XOR 1, L_0000028a6a12d280, L_0000028a6a0c9030, C4<0>, C4<0>;
L_0000028a6a12d2f0 .functor AND 1, L_0000028a6a12d280, L_0000028a6a0c9030, C4<1>, C4<1>;
v0000028a6a0a9730_0 .net "a", 0 0, L_0000028a6a12d280;  alias, 1 drivers
v0000028a6a0a9410_0 .net "b", 0 0, L_0000028a6a0c9030;  alias, 1 drivers
v0000028a6a0ab030_0 .net "c", 0 0, L_0000028a6a12d2f0;  alias, 1 drivers
v0000028a6a0aaf90_0 .net "s", 0 0, L_0000028a6a12ea20;  alias, 1 drivers
S_0000028a6a0a8390 .scope generate, "genblk1[22]" "genblk1[22]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01f930 .param/l "i" 0 4 49, +C4<010110>;
S_0000028a6a0a7d50 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0a8390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12da60 .functor OR 1, L_0000028a6a12ea90, L_0000028a6a12e160, C4<0>, C4<0>;
v0000028a6a0ab850_0 .net "a", 0 0, L_0000028a6a0c8a90;  1 drivers
v0000028a6a0aa9f0_0 .net "b", 0 0, L_0000028a6a131270;  1 drivers
v0000028a6a0a9190_0 .net "cin", 0 0, L_0000028a6a132710;  1 drivers
v0000028a6a0a94b0_0 .net "cout", 0 0, L_0000028a6a12da60;  1 drivers
v0000028a6a0a9910_0 .net "cout1", 0 0, L_0000028a6a12ea90;  1 drivers
v0000028a6a0a9550_0 .net "cout2", 0 0, L_0000028a6a12e160;  1 drivers
v0000028a6a0aa090_0 .net "s", 0 0, L_0000028a6a12eb00;  1 drivers
v0000028a6a0a97d0_0 .net "s1", 0 0, L_0000028a6a12d1a0;  1 drivers
S_0000028a6a0a89d0 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0a7d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12d1a0 .functor XOR 1, L_0000028a6a0c8a90, L_0000028a6a131270, C4<0>, C4<0>;
L_0000028a6a12ea90 .functor AND 1, L_0000028a6a0c8a90, L_0000028a6a131270, C4<1>, C4<1>;
v0000028a6a0aa4f0_0 .net "a", 0 0, L_0000028a6a0c8a90;  alias, 1 drivers
v0000028a6a0aa3b0_0 .net "b", 0 0, L_0000028a6a131270;  alias, 1 drivers
v0000028a6a0ab710_0 .net "c", 0 0, L_0000028a6a12ea90;  alias, 1 drivers
v0000028a6a0aa810_0 .net "s", 0 0, L_0000028a6a12d1a0;  alias, 1 drivers
S_0000028a6a0a8b60 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0a7d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12eb00 .functor XOR 1, L_0000028a6a12d1a0, L_0000028a6a132710, C4<0>, C4<0>;
L_0000028a6a12e160 .functor AND 1, L_0000028a6a12d1a0, L_0000028a6a132710, C4<1>, C4<1>;
v0000028a6a0aabd0_0 .net "a", 0 0, L_0000028a6a12d1a0;  alias, 1 drivers
v0000028a6a0aa270_0 .net "b", 0 0, L_0000028a6a132710;  alias, 1 drivers
v0000028a6a0aa310_0 .net "c", 0 0, L_0000028a6a12e160;  alias, 1 drivers
v0000028a6a0a9230_0 .net "s", 0 0, L_0000028a6a12eb00;  alias, 1 drivers
S_0000028a6a0a78a0 .scope generate, "genblk1[23]" "genblk1[23]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a0200f0 .param/l "i" 0 4 49, +C4<010111>;
S_0000028a6a0a8cf0 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0a78a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12df30 .functor OR 1, L_0000028a6a12e240, L_0000028a6a12d3d0, C4<0>, C4<0>;
v0000028a6a0a99b0_0 .net "a", 0 0, L_0000028a6a133610;  1 drivers
v0000028a6a0a9a50_0 .net "b", 0 0, L_0000028a6a1337f0;  1 drivers
v0000028a6a0a9af0_0 .net "cin", 0 0, L_0000028a6a131310;  1 drivers
v0000028a6a0ab170_0 .net "cout", 0 0, L_0000028a6a12df30;  1 drivers
v0000028a6a0a9b90_0 .net "cout1", 0 0, L_0000028a6a12e240;  1 drivers
v0000028a6a0aadb0_0 .net "cout2", 0 0, L_0000028a6a12d3d0;  1 drivers
v0000028a6a0aa130_0 .net "s", 0 0, L_0000028a6a12d360;  1 drivers
v0000028a6a0a9c30_0 .net "s1", 0 0, L_0000028a6a12dd00;  1 drivers
S_0000028a6a0a7bc0 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0a8cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12dd00 .functor XOR 1, L_0000028a6a133610, L_0000028a6a1337f0, C4<0>, C4<0>;
L_0000028a6a12e240 .functor AND 1, L_0000028a6a133610, L_0000028a6a1337f0, C4<1>, C4<1>;
v0000028a6a0a9870_0 .net "a", 0 0, L_0000028a6a133610;  alias, 1 drivers
v0000028a6a0aaa90_0 .net "b", 0 0, L_0000028a6a1337f0;  alias, 1 drivers
v0000028a6a0aa950_0 .net "c", 0 0, L_0000028a6a12e240;  alias, 1 drivers
v0000028a6a0aa630_0 .net "s", 0 0, L_0000028a6a12dd00;  alias, 1 drivers
S_0000028a6a0a7a30 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0a8cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12d360 .functor XOR 1, L_0000028a6a12dd00, L_0000028a6a131310, C4<0>, C4<0>;
L_0000028a6a12d3d0 .functor AND 1, L_0000028a6a12dd00, L_0000028a6a131310, C4<1>, C4<1>;
v0000028a6a0aad10_0 .net "a", 0 0, L_0000028a6a12dd00;  alias, 1 drivers
v0000028a6a0aac70_0 .net "b", 0 0, L_0000028a6a131310;  alias, 1 drivers
v0000028a6a0aa590_0 .net "c", 0 0, L_0000028a6a12d3d0;  alias, 1 drivers
v0000028a6a0aa8b0_0 .net "s", 0 0, L_0000028a6a12d360;  alias, 1 drivers
S_0000028a6a0a7260 .scope generate, "genblk1[24]" "genblk1[24]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a0201b0 .param/l "i" 0 4 49, +C4<011000>;
S_0000028a6a0a7710 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0a7260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12dad0 .functor OR 1, L_0000028a6a12e400, L_0000028a6a12de50, C4<0>, C4<0>;
v0000028a6a0ab2b0_0 .net "a", 0 0, L_0000028a6a1319f0;  1 drivers
v0000028a6a0ab350_0 .net "b", 0 0, L_0000028a6a131f90;  1 drivers
v0000028a6a0ab3f0_0 .net "cin", 0 0, L_0000028a6a1320d0;  1 drivers
v0000028a6a0ab670_0 .net "cout", 0 0, L_0000028a6a12dad0;  1 drivers
v0000028a6a0ab990_0 .net "cout1", 0 0, L_0000028a6a12e400;  1 drivers
v0000028a6a0acd90_0 .net "cout2", 0 0, L_0000028a6a12de50;  1 drivers
v0000028a6a0ac2f0_0 .net "s", 0 0, L_0000028a6a12dc20;  1 drivers
v0000028a6a0ac390_0 .net "s1", 0 0, L_0000028a6a12e0f0;  1 drivers
S_0000028a6a0a7ee0 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0a7710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12e0f0 .functor XOR 1, L_0000028a6a1319f0, L_0000028a6a131f90, C4<0>, C4<0>;
L_0000028a6a12e400 .functor AND 1, L_0000028a6a1319f0, L_0000028a6a131f90, C4<1>, C4<1>;
v0000028a6a0a9e10_0 .net "a", 0 0, L_0000028a6a1319f0;  alias, 1 drivers
v0000028a6a0a9cd0_0 .net "b", 0 0, L_0000028a6a131f90;  alias, 1 drivers
v0000028a6a0a9eb0_0 .net "c", 0 0, L_0000028a6a12e400;  alias, 1 drivers
v0000028a6a0aa1d0_0 .net "s", 0 0, L_0000028a6a12e0f0;  alias, 1 drivers
S_0000028a6a0a86b0 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0a7710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12dc20 .functor XOR 1, L_0000028a6a12e0f0, L_0000028a6a1320d0, C4<0>, C4<0>;
L_0000028a6a12de50 .functor AND 1, L_0000028a6a12e0f0, L_0000028a6a1320d0, C4<1>, C4<1>;
v0000028a6a0aae50_0 .net "a", 0 0, L_0000028a6a12e0f0;  alias, 1 drivers
v0000028a6a0a9d70_0 .net "b", 0 0, L_0000028a6a1320d0;  alias, 1 drivers
v0000028a6a0aaef0_0 .net "c", 0 0, L_0000028a6a12de50;  alias, 1 drivers
v0000028a6a0ab210_0 .net "s", 0 0, L_0000028a6a12dc20;  alias, 1 drivers
S_0000028a6a0a8520 .scope generate, "genblk1[25]" "genblk1[25]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01f970 .param/l "i" 0 4 49, +C4<011001>;
S_0000028a6a0a73f0 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0a8520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12dc90 .functor OR 1, L_0000028a6a12e470, L_0000028a6a12e860, C4<0>, C4<0>;
v0000028a6a0ac430_0 .net "a", 0 0, L_0000028a6a1316d0;  1 drivers
v0000028a6a0ac9d0_0 .net "b", 0 0, L_0000028a6a132170;  1 drivers
v0000028a6a0aca70_0 .net "cin", 0 0, L_0000028a6a1331b0;  1 drivers
v0000028a6a0ac1b0_0 .net "cout", 0 0, L_0000028a6a12dc90;  1 drivers
v0000028a6a0ac890_0 .net "cout1", 0 0, L_0000028a6a12e470;  1 drivers
v0000028a6a0ac4d0_0 .net "cout2", 0 0, L_0000028a6a12e860;  1 drivers
v0000028a6a0acb10_0 .net "s", 0 0, L_0000028a6a12db40;  1 drivers
v0000028a6a0ac570_0 .net "s1", 0 0, L_0000028a6a12e010;  1 drivers
S_0000028a6a0a7580 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0a73f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12e010 .functor XOR 1, L_0000028a6a1316d0, L_0000028a6a132170, C4<0>, C4<0>;
L_0000028a6a12e470 .functor AND 1, L_0000028a6a1316d0, L_0000028a6a132170, C4<1>, C4<1>;
v0000028a6a0abfd0_0 .net "a", 0 0, L_0000028a6a1316d0;  alias, 1 drivers
v0000028a6a0ac610_0 .net "b", 0 0, L_0000028a6a132170;  alias, 1 drivers
v0000028a6a0aba30_0 .net "c", 0 0, L_0000028a6a12e470;  alias, 1 drivers
v0000028a6a0ac750_0 .net "s", 0 0, L_0000028a6a12e010;  alias, 1 drivers
S_0000028a6a0b95c0 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0a73f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12db40 .functor XOR 1, L_0000028a6a12e010, L_0000028a6a1331b0, C4<0>, C4<0>;
L_0000028a6a12e860 .functor AND 1, L_0000028a6a12e010, L_0000028a6a1331b0, C4<1>, C4<1>;
v0000028a6a0ac250_0 .net "a", 0 0, L_0000028a6a12e010;  alias, 1 drivers
v0000028a6a0ace30_0 .net "b", 0 0, L_0000028a6a1331b0;  alias, 1 drivers
v0000028a6a0abad0_0 .net "c", 0 0, L_0000028a6a12e860;  alias, 1 drivers
v0000028a6a0ac930_0 .net "s", 0 0, L_0000028a6a12db40;  alias, 1 drivers
S_0000028a6a0b9f20 .scope generate, "genblk1[26]" "genblk1[26]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01f9b0 .param/l "i" 0 4 49, +C4<011010>;
S_0000028a6a0bad30 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0b9f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12e630 .functor OR 1, L_0000028a6a12e390, L_0000028a6a12dd70, C4<0>, C4<0>;
v0000028a6a0ab8f0_0 .net "a", 0 0, L_0000028a6a132cb0;  1 drivers
v0000028a6a0abd50_0 .net "b", 0 0, L_0000028a6a132c10;  1 drivers
v0000028a6a0abdf0_0 .net "cin", 0 0, L_0000028a6a131a90;  1 drivers
v0000028a6a0abe90_0 .net "cout", 0 0, L_0000028a6a12e630;  1 drivers
v0000028a6a0abf30_0 .net "cout1", 0 0, L_0000028a6a12e390;  1 drivers
v0000028a6a0accf0_0 .net "cout2", 0 0, L_0000028a6a12dd70;  1 drivers
v0000028a6a0ac070_0 .net "s", 0 0, L_0000028a6a12d440;  1 drivers
v0000028a6a0ac110_0 .net "s1", 0 0, L_0000028a6a12dde0;  1 drivers
S_0000028a6a0b9110 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0bad30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12dde0 .functor XOR 1, L_0000028a6a132cb0, L_0000028a6a132c10, C4<0>, C4<0>;
L_0000028a6a12e390 .functor AND 1, L_0000028a6a132cb0, L_0000028a6a132c10, C4<1>, C4<1>;
v0000028a6a0aced0_0 .net "a", 0 0, L_0000028a6a132cb0;  alias, 1 drivers
v0000028a6a0acbb0_0 .net "b", 0 0, L_0000028a6a132c10;  alias, 1 drivers
v0000028a6a0acc50_0 .net "c", 0 0, L_0000028a6a12e390;  alias, 1 drivers
v0000028a6a0ac6b0_0 .net "s", 0 0, L_0000028a6a12dde0;  alias, 1 drivers
S_0000028a6a0baec0 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0bad30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12d440 .functor XOR 1, L_0000028a6a12dde0, L_0000028a6a131a90, C4<0>, C4<0>;
L_0000028a6a12dd70 .functor AND 1, L_0000028a6a12dde0, L_0000028a6a131a90, C4<1>, C4<1>;
v0000028a6a0abcb0_0 .net "a", 0 0, L_0000028a6a12dde0;  alias, 1 drivers
v0000028a6a0abb70_0 .net "b", 0 0, L_0000028a6a131a90;  alias, 1 drivers
v0000028a6a0acf70_0 .net "c", 0 0, L_0000028a6a12dd70;  alias, 1 drivers
v0000028a6a0abc10_0 .net "s", 0 0, L_0000028a6a12d440;  alias, 1 drivers
S_0000028a6a0b9c00 .scope generate, "genblk1[27]" "genblk1[27]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01f9f0 .param/l "i" 0 4 49, +C4<011011>;
S_0000028a6a0ba880 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0b9c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12eb70 .functor OR 1, L_0000028a6a12e1d0, L_0000028a6a12dec0, C4<0>, C4<0>;
v0000028a6a0bc3f0_0 .net "a", 0 0, L_0000028a6a133890;  1 drivers
v0000028a6a0bce90_0 .net "b", 0 0, L_0000028a6a133250;  1 drivers
v0000028a6a0bb8b0_0 .net "cin", 0 0, L_0000028a6a131b30;  1 drivers
v0000028a6a0bcc10_0 .net "cout", 0 0, L_0000028a6a12eb70;  1 drivers
v0000028a6a0bb950_0 .net "cout1", 0 0, L_0000028a6a12e1d0;  1 drivers
v0000028a6a0bc850_0 .net "cout2", 0 0, L_0000028a6a12dec0;  1 drivers
v0000028a6a0bbc70_0 .net "s", 0 0, L_0000028a6a12e780;  1 drivers
v0000028a6a0bc710_0 .net "s1", 0 0, L_0000028a6a12e8d0;  1 drivers
S_0000028a6a0b9a70 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0ba880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12e8d0 .functor XOR 1, L_0000028a6a133890, L_0000028a6a133250, C4<0>, C4<0>;
L_0000028a6a12e1d0 .functor AND 1, L_0000028a6a133890, L_0000028a6a133250, C4<1>, C4<1>;
v0000028a6a0ac7f0_0 .net "a", 0 0, L_0000028a6a133890;  alias, 1 drivers
v0000028a6a0bc670_0 .net "b", 0 0, L_0000028a6a133250;  alias, 1 drivers
v0000028a6a0bc530_0 .net "c", 0 0, L_0000028a6a12e1d0;  alias, 1 drivers
v0000028a6a0bc990_0 .net "s", 0 0, L_0000028a6a12e8d0;  alias, 1 drivers
S_0000028a6a0baba0 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0ba880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12e780 .functor XOR 1, L_0000028a6a12e8d0, L_0000028a6a131b30, C4<0>, C4<0>;
L_0000028a6a12dec0 .functor AND 1, L_0000028a6a12e8d0, L_0000028a6a131b30, C4<1>, C4<1>;
v0000028a6a0bcb70_0 .net "a", 0 0, L_0000028a6a12e8d0;  alias, 1 drivers
v0000028a6a0bc2b0_0 .net "b", 0 0, L_0000028a6a131b30;  alias, 1 drivers
v0000028a6a0bc350_0 .net "c", 0 0, L_0000028a6a12dec0;  alias, 1 drivers
v0000028a6a0bb270_0 .net "s", 0 0, L_0000028a6a12e780;  alias, 1 drivers
S_0000028a6a0b92a0 .scope generate, "genblk1[28]" "genblk1[28]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a0202f0 .param/l "i" 0 4 49, +C4<011100>;
S_0000028a6a0b9750 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0b92a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12d830 .functor OR 1, L_0000028a6a12e7f0, L_0000028a6a12d520, C4<0>, C4<0>;
v0000028a6a0bca30_0 .net "a", 0 0, L_0000028a6a1336b0;  1 drivers
v0000028a6a0bb1d0_0 .net "b", 0 0, L_0000028a6a133750;  1 drivers
v0000028a6a0bb310_0 .net "cin", 0 0, L_0000028a6a131d10;  1 drivers
v0000028a6a0bd1b0_0 .net "cout", 0 0, L_0000028a6a12d830;  1 drivers
v0000028a6a0bd7f0_0 .net "cout1", 0 0, L_0000028a6a12e7f0;  1 drivers
v0000028a6a0bba90_0 .net "cout2", 0 0, L_0000028a6a12d520;  1 drivers
v0000028a6a0bbd10_0 .net "s", 0 0, L_0000028a6a12dfa0;  1 drivers
v0000028a6a0bd4d0_0 .net "s1", 0 0, L_0000028a6a12e940;  1 drivers
S_0000028a6a0b9430 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0b9750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12e940 .functor XOR 1, L_0000028a6a1336b0, L_0000028a6a133750, C4<0>, C4<0>;
L_0000028a6a12e7f0 .functor AND 1, L_0000028a6a1336b0, L_0000028a6a133750, C4<1>, C4<1>;
v0000028a6a0bb770_0 .net "a", 0 0, L_0000028a6a1336b0;  alias, 1 drivers
v0000028a6a0bb130_0 .net "b", 0 0, L_0000028a6a133750;  alias, 1 drivers
v0000028a6a0bc210_0 .net "c", 0 0, L_0000028a6a12e7f0;  alias, 1 drivers
v0000028a6a0bd6b0_0 .net "s", 0 0, L_0000028a6a12e940;  alias, 1 drivers
S_0000028a6a0ba0b0 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0b9750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12dfa0 .functor XOR 1, L_0000028a6a12e940, L_0000028a6a131d10, C4<0>, C4<0>;
L_0000028a6a12d520 .functor AND 1, L_0000028a6a12e940, L_0000028a6a131d10, C4<1>, C4<1>;
v0000028a6a0bccb0_0 .net "a", 0 0, L_0000028a6a12e940;  alias, 1 drivers
v0000028a6a0bb630_0 .net "b", 0 0, L_0000028a6a131d10;  alias, 1 drivers
v0000028a6a0bcd50_0 .net "c", 0 0, L_0000028a6a12d520;  alias, 1 drivers
v0000028a6a0bb9f0_0 .net "s", 0 0, L_0000028a6a12dfa0;  alias, 1 drivers
S_0000028a6a0b9d90 .scope generate, "genblk1[29]" "genblk1[29]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01ffb0 .param/l "i" 0 4 49, +C4<011101>;
S_0000028a6a0b98e0 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0b9d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12e080 .functor OR 1, L_0000028a6a12e4e0, L_0000028a6a12d210, C4<0>, C4<0>;
v0000028a6a0bd430_0 .net "a", 0 0, L_0000028a6a131810;  1 drivers
v0000028a6a0bb810_0 .net "b", 0 0, L_0000028a6a131950;  1 drivers
v0000028a6a0bb450_0 .net "cin", 0 0, L_0000028a6a131db0;  1 drivers
v0000028a6a0bc5d0_0 .net "cout", 0 0, L_0000028a6a12e080;  1 drivers
v0000028a6a0bbef0_0 .net "cout1", 0 0, L_0000028a6a12e4e0;  1 drivers
v0000028a6a0bb4f0_0 .net "cout2", 0 0, L_0000028a6a12d210;  1 drivers
v0000028a6a0bc8f0_0 .net "s", 0 0, L_0000028a6a12d670;  1 drivers
v0000028a6a0bcfd0_0 .net "s1", 0 0, L_0000028a6a12d590;  1 drivers
S_0000028a6a0ba240 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0b98e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12d590 .functor XOR 1, L_0000028a6a131810, L_0000028a6a131950, C4<0>, C4<0>;
L_0000028a6a12e4e0 .functor AND 1, L_0000028a6a131810, L_0000028a6a131950, C4<1>, C4<1>;
v0000028a6a0bcf30_0 .net "a", 0 0, L_0000028a6a131810;  alias, 1 drivers
v0000028a6a0bbb30_0 .net "b", 0 0, L_0000028a6a131950;  alias, 1 drivers
v0000028a6a0bcdf0_0 .net "c", 0 0, L_0000028a6a12e4e0;  alias, 1 drivers
v0000028a6a0bbbd0_0 .net "s", 0 0, L_0000028a6a12d590;  alias, 1 drivers
S_0000028a6a0ba3d0 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0b98e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12d670 .functor XOR 1, L_0000028a6a12d590, L_0000028a6a131db0, C4<0>, C4<0>;
L_0000028a6a12d210 .functor AND 1, L_0000028a6a12d590, L_0000028a6a131db0, C4<1>, C4<1>;
v0000028a6a0bc490_0 .net "a", 0 0, L_0000028a6a12d590;  alias, 1 drivers
v0000028a6a0bb6d0_0 .net "b", 0 0, L_0000028a6a131db0;  alias, 1 drivers
v0000028a6a0bc7b0_0 .net "c", 0 0, L_0000028a6a12d210;  alias, 1 drivers
v0000028a6a0bb3b0_0 .net "s", 0 0, L_0000028a6a12d670;  alias, 1 drivers
S_0000028a6a0ba560 .scope generate, "genblk1[30]" "genblk1[30]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a020430 .param/l "i" 0 4 49, +C4<011110>;
S_0000028a6a0ba6f0 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0ba560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12e320 .functor OR 1, L_0000028a6a12d6e0, L_0000028a6a12ec50, C4<0>, C4<0>;
v0000028a6a0bd110_0 .net "a", 0 0, L_0000028a6a132f30;  1 drivers
v0000028a6a0bc030_0 .net "b", 0 0, L_0000028a6a132210;  1 drivers
v0000028a6a0bd570_0 .net "cin", 0 0, L_0000028a6a132d50;  1 drivers
v0000028a6a0bd610_0 .net "cout", 0 0, L_0000028a6a12e320;  1 drivers
v0000028a6a0bc0d0_0 .net "cout1", 0 0, L_0000028a6a12d6e0;  1 drivers
v0000028a6a0bd390_0 .net "cout2", 0 0, L_0000028a6a12ec50;  1 drivers
v0000028a6a0bd750_0 .net "s", 0 0, L_0000028a6a12e2b0;  1 drivers
v0000028a6a0bc170_0 .net "s1", 0 0, L_0000028a6a12d600;  1 drivers
S_0000028a6a0baa10 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0ba6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12d600 .functor XOR 1, L_0000028a6a132f30, L_0000028a6a132210, C4<0>, C4<0>;
L_0000028a6a12d6e0 .functor AND 1, L_0000028a6a132f30, L_0000028a6a132210, C4<1>, C4<1>;
v0000028a6a0bb590_0 .net "a", 0 0, L_0000028a6a132f30;  alias, 1 drivers
v0000028a6a0bbdb0_0 .net "b", 0 0, L_0000028a6a132210;  alias, 1 drivers
v0000028a6a0bd250_0 .net "c", 0 0, L_0000028a6a12d6e0;  alias, 1 drivers
v0000028a6a0bbe50_0 .net "s", 0 0, L_0000028a6a12d600;  alias, 1 drivers
S_0000028a6a0bf450 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0ba6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12e2b0 .functor XOR 1, L_0000028a6a12d600, L_0000028a6a132d50, C4<0>, C4<0>;
L_0000028a6a12ec50 .functor AND 1, L_0000028a6a12d600, L_0000028a6a132d50, C4<1>, C4<1>;
v0000028a6a0bd2f0_0 .net "a", 0 0, L_0000028a6a12d600;  alias, 1 drivers
v0000028a6a0bbf90_0 .net "b", 0 0, L_0000028a6a132d50;  alias, 1 drivers
v0000028a6a0bd070_0 .net "c", 0 0, L_0000028a6a12ec50;  alias, 1 drivers
v0000028a6a0bcad0_0 .net "s", 0 0, L_0000028a6a12e2b0;  alias, 1 drivers
S_0000028a6a0bfdb0 .scope generate, "genblk1[31]" "genblk1[31]" 4 49, 4 49 0, S_0000028a69f54940;
 .timescale 0 0;
P_0000028a6a01fe70 .param/l "i" 0 4 49, +C4<011111>;
S_0000028a6a0c0bc0 .scope module, "s" "full_adder" 4 50, 4 29 0, S_0000028a6a0bfdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000028a6a12e9b0 .functor OR 1, L_0000028a6a12e5c0, L_0000028a6a12e710, C4<0>, C4<0>;
v0000028a6a0be150_0 .net "a", 0 0, L_0000028a6a132a30;  1 drivers
v0000028a6a0bde30_0 .net "b", 0 0, L_0000028a6a132b70;  1 drivers
v0000028a6a0be470_0 .net "cin", 0 0, L_0000028a6a131e50;  1 drivers
v0000028a6a0be510_0 .net "cout", 0 0, L_0000028a6a12e9b0;  1 drivers
v0000028a6a0be5b0_0 .net "cout1", 0 0, L_0000028a6a12e5c0;  1 drivers
v0000028a6a0be0b0_0 .net "cout2", 0 0, L_0000028a6a12e710;  1 drivers
v0000028a6a0be790_0 .net "s", 0 0, L_0000028a6a12e6a0;  1 drivers
v0000028a6a0be650_0 .net "s1", 0 0, L_0000028a6a12e550;  1 drivers
S_0000028a6a0bf5e0 .scope module, "h1" "half_adder" 4 33, 4 21 0, S_0000028a6a0c0bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12e550 .functor XOR 1, L_0000028a6a132a30, L_0000028a6a132b70, C4<0>, C4<0>;
L_0000028a6a12e5c0 .functor AND 1, L_0000028a6a132a30, L_0000028a6a132b70, C4<1>, C4<1>;
v0000028a6a0bd890_0 .net "a", 0 0, L_0000028a6a132a30;  alias, 1 drivers
v0000028a6a0bd930_0 .net "b", 0 0, L_0000028a6a132b70;  alias, 1 drivers
v0000028a6a0bdbb0_0 .net "c", 0 0, L_0000028a6a12e5c0;  alias, 1 drivers
v0000028a6a0be330_0 .net "s", 0 0, L_0000028a6a12e550;  alias, 1 drivers
S_0000028a6a0bf130 .scope module, "h2" "half_adder" 4 33, 4 21 0, S_0000028a6a0c0bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000028a6a12e6a0 .functor XOR 1, L_0000028a6a12e550, L_0000028a6a131e50, C4<0>, C4<0>;
L_0000028a6a12e710 .functor AND 1, L_0000028a6a12e550, L_0000028a6a131e50, C4<1>, C4<1>;
v0000028a6a0be1f0_0 .net "a", 0 0, L_0000028a6a12e550;  alias, 1 drivers
v0000028a6a0be3d0_0 .net "b", 0 0, L_0000028a6a131e50;  alias, 1 drivers
v0000028a6a0be290_0 .net "c", 0 0, L_0000028a6a12e710;  alias, 1 drivers
v0000028a6a0bded0_0 .net "s", 0 0, L_0000028a6a12e6a0;  alias, 1 drivers
S_0000028a6a0bf2c0 .scope module, "and1" "andN" 4 16, 4 64 0, S_0000028a69f547b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "f";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
P_0000028a6a01fcf0 .param/l "N" 0 4 64, +C4<00000000000000000000000000100000>;
L_0000028a6a12ebe0 .functor AND 32, L_0000028a6a0c5b10, L_0000028a6a1323f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028a6a0bedd0_0 .net "a", 31 0, L_0000028a6a0c5b10;  alias, 1 drivers
v0000028a6a0beab0_0 .net "b", 31 0, L_0000028a6a1323f0;  alias, 1 drivers
v0000028a6a0be970_0 .net "f", 31 0, L_0000028a6a12ebe0;  alias, 1 drivers
S_0000028a6a0c0260 .scope module, "mux32_1" "mux32" 4 18, 4 78 0, S_0000028a69f547b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "y";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /INPUT 32 "d2";
    .port_info 4 /INPUT 32 "d3";
    .port_info 5 /INPUT 3 "s";
v0000028a6a0bec90_0 .net *"_ivl_1", 0 0, L_0000028a6a132030;  1 drivers
v0000028a6a0bef10_0 .net *"_ivl_11", 0 0, L_0000028a6a132350;  1 drivers
v0000028a6a0bea10_0 .net *"_ivl_12", 31 0, L_0000028a6a131ef0;  1 drivers
v0000028a6a0beb50_0 .net *"_ivl_14", 31 0, L_0000028a6a1318b0;  1 drivers
L_0000028a6a0d14c0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000028a6a0bed30_0 .net *"_ivl_2", 31 0, L_0000028a6a0d14c0;  1 drivers
v0000028a6a0bee70_0 .net *"_ivl_5", 0 0, L_0000028a6a131c70;  1 drivers
v0000028a6a0bdd90_0 .net *"_ivl_7", 0 0, L_0000028a6a132fd0;  1 drivers
v0000028a6a0bdb10_0 .net *"_ivl_8", 31 0, L_0000028a6a133930;  1 drivers
v0000028a6a0bdf70_0 .net "d0", 31 0, L_0000028a6a132ad0;  alias, 1 drivers
v0000028a6a0bda70_0 .net "d1", 31 0, L_0000028a6a131bd0;  alias, 1 drivers
v0000028a6a0befb0_0 .net "d2", 31 0, L_0000028a6a12ebe0;  alias, 1 drivers
v0000028a6a0bd9d0_0 .net "d3", 31 0, L_0000028a6a12d8a0;  alias, 1 drivers
v0000028a6a0be010_0 .net "s", 2 0, v0000028a6a0c2190_0;  alias, 1 drivers
v0000028a6a0c1970_0 .net "y", 31 0, L_0000028a6a1314f0;  alias, 1 drivers
L_0000028a6a132030 .part v0000028a6a0c2190_0, 2, 1;
L_0000028a6a131c70 .part v0000028a6a0c2190_0, 1, 1;
L_0000028a6a132fd0 .part v0000028a6a0c2190_0, 0, 1;
L_0000028a6a133930 .functor MUXZ 32, L_0000028a6a12ebe0, L_0000028a6a12d8a0, L_0000028a6a132fd0, C4<>;
L_0000028a6a132350 .part v0000028a6a0c2190_0, 0, 1;
L_0000028a6a131ef0 .functor MUXZ 32, L_0000028a6a132ad0, L_0000028a6a131bd0, L_0000028a6a132350, C4<>;
L_0000028a6a1318b0 .functor MUXZ 32, L_0000028a6a131ef0, L_0000028a6a133930, L_0000028a6a131c70, C4<>;
L_0000028a6a1314f0 .functor MUXZ 32, L_0000028a6a1318b0, L_0000028a6a0d14c0, L_0000028a6a132030, C4<>;
S_0000028a6a0bf770 .scope module, "or1" "orN" 4 17, 4 71 0, S_0000028a69f547b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "f";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
P_0000028a6a0200b0 .param/l "N" 0 4 71, +C4<00000000000000000000000000100000>;
L_0000028a6a12d8a0 .functor OR 32, L_0000028a6a0c5b10, L_0000028a6a1323f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028a6a0c1330_0 .net "a", 31 0, L_0000028a6a0c5b10;  alias, 1 drivers
v0000028a6a0c31d0_0 .net "b", 31 0, L_0000028a6a1323f0;  alias, 1 drivers
v0000028a6a0c2050_0 .net "f", 31 0, L_0000028a6a12d8a0;  alias, 1 drivers
S_0000028a6a0bf900 .scope module, "sub1" "subtractor" 4 15, 4 57 0, S_0000028a69f547b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "y";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
P_0000028a6a01fc30 .param/l "N" 0 4 57, +C4<00000000000000000000000000100000>;
v0000028a6a0c3130_0 .net "a", 31 0, L_0000028a6a0c5b10;  alias, 1 drivers
v0000028a6a0c2550_0 .net "b", 31 0, L_0000028a6a1323f0;  alias, 1 drivers
v0000028a6a0c1c90_0 .net "y", 31 0, L_0000028a6a131bd0;  alias, 1 drivers
L_0000028a6a131bd0 .arith/sub 32, L_0000028a6a0c5b10, L_0000028a6a1323f0;
S_0000028a6a0bfa90 .scope module, "alu_dec" "alu_decoder" 3 55, 5 1 0, S_0000028a69feee20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "alu_control";
    .port_info 1 /INPUT 2 "alu_op";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 7 "funct7";
v0000028a6a0c2190_0 .var "alu_control", 2 0;
v0000028a6a0c2cd0_0 .net "alu_op", 1 0, v0000028a6a0c29b0_0;  alias, 1 drivers
v0000028a6a0c15b0_0 .net "funct3", 2 0, L_0000028a6a0c4490;  1 drivers
v0000028a6a0c1830_0 .net "funct7", 6 0, L_0000028a6a0c5a70;  1 drivers
E_0000028a6a01fc70 .event anyedge, v0000028a6a0c2cd0_0, v0000028a6a0c15b0_0, v0000028a6a0c1830_0;
S_0000028a6a0bfc20 .scope module, "data_mem" "data_memory" 3 94, 6 1 0, S_0000028a69feee20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 32 "adr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000028a69f8a470 .param/l "M" 0 6 1, +C4<00000000000000000000000000100000>;
P_0000028a69f8a4a8 .param/l "N" 0 6 1, +C4<00000000000000000000000000100000>;
L_0000028a6a12ed30 .functor BUFZ 32, L_0000028a6a132df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028a6a0c20f0_0 .net *"_ivl_0", 31 0, L_0000028a6a132df0;  1 drivers
L_0000028a6a0d1550 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028a6a0c2730_0 .net/2u *"_ivl_2", 31 0, L_0000028a6a0d1550;  1 drivers
v0000028a6a0c1f10_0 .net *"_ivl_4", 31 0, L_0000028a6a132490;  1 drivers
v0000028a6a0c1e70_0 .net "adr", 31 0, L_0000028a6a1314f0;  alias, 1 drivers
v0000028a6a0c1a10_0 .net "clk", 0 0, v0000028a6a0c3950_0;  alias, 1 drivers
v0000028a6a0c1fb0_0 .net "din", 31 0, L_0000028a6a0c8770;  alias, 1 drivers
v0000028a6a0c22d0_0 .net "dout", 31 0, L_0000028a6a12ed30;  alias, 1 drivers
v0000028a6a0c1dd0 .array "mem", 0 -1, 31 0;
v0000028a6a0c2410_0 .net "write_enable", 0 0, v0000028a6a0c2af0_0;  alias, 1 drivers
E_0000028a6a020130 .event posedge, v0000028a6a0c1a10_0;
L_0000028a6a132df0 .array/port v0000028a6a0c1dd0, L_0000028a6a132490;
L_0000028a6a132490 .arith/sum 32, L_0000028a6a1314f0, L_0000028a6a0d1550;
S_0000028a6a0c03f0 .scope module, "ext" "extend" 3 69, 7 1 0, S_0000028a69feee20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "imm_ext";
    .port_info 1 /INPUT 2 "imm_src";
    .port_info 2 /INPUT 25 "instr";
v0000028a6a0c25f0_0 .var "imm_ext", 31 0;
v0000028a6a0c3270_0 .net "imm_src", 1 0, v0000028a6a0c16f0_0;  alias, 1 drivers
v0000028a6a0c27d0_0 .net "instr", 31 7, L_0000028a6a0c57f0;  1 drivers
E_0000028a6a01fff0 .event anyedge, v0000028a6a0c3270_0, v0000028a6a0c27d0_0;
S_0000028a6a0c0a30 .scope module, "instr_mem" "instruction_memory" 3 44, 8 1 0, S_0000028a69feee20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instr";
v0000028a6a0c2870_0 .var "instr", 31 0;
v0000028a6a0c2eb0_0 .net "pc", 31 0, v0000028a6a0c4710_0;  1 drivers
E_0000028a6a0204b0 .event anyedge, v0000028a6a0c2eb0_0;
S_0000028a6a0bff40 .scope module, "main_dec" "main_decoder" 3 50, 9 1 0, S_0000028a69feee20;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 2 "imm_src";
    .port_info 3 /OUTPUT 1 "alu_src";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 1 "result_src";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 2 "alu_op";
v0000028a6a0c29b0_0 .var "alu_op", 1 0;
v0000028a6a0c2c30_0 .var "alu_src", 0 0;
v0000028a6a0c2a50_0 .var "branch", 0 0;
v0000028a6a0c16f0_0 .var "imm_src", 1 0;
v0000028a6a0c2af0_0 .var "mem_write", 0 0;
v0000028a6a0c1510_0 .net "opcode", 6 0, L_0000028a6a0c4350;  1 drivers
v0000028a6a0c2b90_0 .var "reg_write", 0 0;
v0000028a6a0c3310_0 .var "result_src", 0 0;
E_0000028a6a01ff30 .event anyedge, v0000028a6a0c1510_0;
S_0000028a6a0c0d50 .scope module, "reg_file" "register_file" 3 81, 10 1 0, S_0000028a69feee20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
P_0000028a69f675a0 .param/l "L" 0 10 1, +C4<00000000000000000000000000100000>;
P_0000028a69f675d8 .param/l "M" 0 10 1, +C4<00000000000000000000000000100000>;
P_0000028a69f67610 .param/l "N" 0 10 1, +C4<00000000000000000000000000000101>;
v0000028a6a0c2d70_0 .net *"_ivl_0", 31 0, L_0000028a6a0c3ef0;  1 drivers
v0000028a6a0c1b50_0 .net *"_ivl_10", 6 0, L_0000028a6a0c5930;  1 drivers
L_0000028a6a0d11f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028a6a0c2e10_0 .net *"_ivl_13", 1 0, L_0000028a6a0d11f0;  1 drivers
L_0000028a6a0d1238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a6a0c3590_0 .net/2u *"_ivl_14", 31 0, L_0000028a6a0d1238;  1 drivers
v0000028a6a0c2f50_0 .net *"_ivl_18", 31 0, L_0000028a6a0c7690;  1 drivers
L_0000028a6a0d1280 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a6a0c33b0_0 .net *"_ivl_21", 26 0, L_0000028a6a0d1280;  1 drivers
L_0000028a6a0d12c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a6a0c1650_0 .net/2u *"_ivl_22", 31 0, L_0000028a6a0d12c8;  1 drivers
v0000028a6a0c3450_0 .net *"_ivl_24", 0 0, L_0000028a6a0c8090;  1 drivers
v0000028a6a0c18d0_0 .net *"_ivl_26", 31 0, L_0000028a6a0c61f0;  1 drivers
v0000028a6a0c34f0_0 .net *"_ivl_28", 6 0, L_0000028a6a0c6470;  1 drivers
L_0000028a6a0d1160 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a6a0c3770_0 .net *"_ivl_3", 26 0, L_0000028a6a0d1160;  1 drivers
L_0000028a6a0d1310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028a6a0c3810_0 .net *"_ivl_31", 1 0, L_0000028a6a0d1310;  1 drivers
L_0000028a6a0d1358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a6a0c38b0_0 .net/2u *"_ivl_32", 31 0, L_0000028a6a0d1358;  1 drivers
L_0000028a6a0d11a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a6a0c1150_0 .net/2u *"_ivl_4", 31 0, L_0000028a6a0d11a8;  1 drivers
v0000028a6a0c1290_0 .net *"_ivl_6", 0 0, L_0000028a6a0c4530;  1 drivers
v0000028a6a0c5430_0 .net *"_ivl_8", 31 0, L_0000028a6a0c5390;  1 drivers
v0000028a6a0c4cb0_0 .net "a1", 4 0, L_0000028a6a0c59d0;  alias, 1 drivers
v0000028a6a0c54d0_0 .net "a2", 4 0, L_0000028a6a0c5890;  alias, 1 drivers
v0000028a6a0c4c10_0 .net "a3", 4 0, L_0000028a6a0c45d0;  alias, 1 drivers
v0000028a6a0c42b0_0 .net "clk", 0 0, v0000028a6a0c3950_0;  alias, 1 drivers
v0000028a6a0c51b0_0 .net "rd1", 31 0, L_0000028a6a0c5b10;  alias, 1 drivers
v0000028a6a0c5e30_0 .net "rd2", 31 0, L_0000028a6a0c8770;  alias, 1 drivers
v0000028a6a0c5d90 .array "rf", 0 31, 31 0;
v0000028a6a0c3b30_0 .net "wd3", 31 0, o0000028a6a0555f8;  alias, 0 drivers
v0000028a6a0c43f0_0 .net "we", 0 0, o0000028a6a055628;  alias, 0 drivers
L_0000028a6a0c3ef0 .concat [ 5 27 0 0], L_0000028a6a0c59d0, L_0000028a6a0d1160;
L_0000028a6a0c4530 .cmp/ne 32, L_0000028a6a0c3ef0, L_0000028a6a0d11a8;
L_0000028a6a0c5390 .array/port v0000028a6a0c5d90, L_0000028a6a0c5930;
L_0000028a6a0c5930 .concat [ 5 2 0 0], L_0000028a6a0c59d0, L_0000028a6a0d11f0;
L_0000028a6a0c5b10 .functor MUXZ 32, L_0000028a6a0d1238, L_0000028a6a0c5390, L_0000028a6a0c4530, C4<>;
L_0000028a6a0c7690 .concat [ 5 27 0 0], L_0000028a6a0c5890, L_0000028a6a0d1280;
L_0000028a6a0c8090 .cmp/ne 32, L_0000028a6a0c7690, L_0000028a6a0d12c8;
L_0000028a6a0c61f0 .array/port v0000028a6a0c5d90, L_0000028a6a0c6470;
L_0000028a6a0c6470 .concat [ 5 2 0 0], L_0000028a6a0c5890, L_0000028a6a0d1310;
L_0000028a6a0c8770 .functor MUXZ 32, L_0000028a6a0d1358, L_0000028a6a0c61f0, L_0000028a6a0c8090, C4<>;
    .scope S_0000028a6a0c0a30;
T_0 ;
    %wait E_0000028a6a0204b0;
    %load/vec4 v0000028a6a0c2eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 4291076867, 0, 32;
    %store/vec4 v0000028a6a0c2870_0, 0, 32;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 6595619, 0, 32;
    %store/vec4 v0000028a6a0c2870_0, 0, 32;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 6480435, 0, 32;
    %store/vec4 v0000028a6a0c2870_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 4265741027, 0, 32;
    %store/vec4 v0000028a6a0c2870_0, 0, 32;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028a6a0bff40;
T_1 ;
    %wait E_0000028a6a01ff30;
    %load/vec4 v0000028a6a0c1510_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a6a0c2b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028a6a0c16f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a6a0c2c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a6a0c2af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a6a0c3310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a6a0c2a50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028a6a0c29b0_0, 0, 2;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a6a0c2b90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a6a0c16f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a6a0c2c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a6a0c2af0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000028a6a0c3310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a6a0c2a50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028a6a0c29b0_0, 0, 2;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a6a0c2b90_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000028a6a0c16f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a6a0c2c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a6a0c2af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a6a0c3310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a6a0c2a50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028a6a0c29b0_0, 0, 2;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a6a0c2b90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028a6a0c16f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a6a0c2c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a6a0c2af0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000028a6a0c3310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a6a0c2a50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028a6a0c29b0_0, 0, 2;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000028a6a0bfa90;
T_2 ;
    %wait E_0000028a6a01fc70;
    %load/vec4 v0000028a6a0c2cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028a6a0c2190_0, 0, 3;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028a6a0c2190_0, 0, 3;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000028a6a0c15b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0000028a6a0c1830_0;
    %cmpi/e 0, 0, 7;
    %jmp/1 T_2.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028a6a0c1830_0;
    %cmpi/e 32, 0, 7;
    %flag_or 4, 8;
T_2.12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028a6a0c1830_0;
    %cmpi/e 64, 0, 7;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %store/vec4 v0000028a6a0c2190_0, 0, 3;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000028a6a0c2190_0, 0, 3;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028a6a0c2190_0, 0, 3;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028a6a0c2190_0, 0, 3;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000028a6a0c03f0;
T_3 ;
    %wait E_0000028a6a01fff0;
    %load/vec4 v0000028a6a0c3270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0000028a6a0c27d0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000028a6a0c27d0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028a6a0c25f0_0, 0, 32;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0000028a6a0c27d0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000028a6a0c27d0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028a6a0c27d0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028a6a0c25f0_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000028a6a0c27d0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000028a6a0c27d0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028a6a0c27d0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028a6a0c27d0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000028a6a0c25f0_0, 0, 32;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000028a6a0c0d50;
T_4 ;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028a6a0c5d90, 4, 0;
    %pushi/vec4 14, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028a6a0c5d90, 4, 0;
    %end;
    .thread T_4;
    .scope S_0000028a6a0c0d50;
T_5 ;
    %wait E_0000028a6a020130;
    %load/vec4 v0000028a6a0c43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000028a6a0c3b30_0;
    %load/vec4 v0000028a6a0c4c10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a6a0c5d90, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028a6a0bfc20;
T_6 ;
    %pushi/vec4 32, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028a6a0c1dd0, 4, 0;
    %end;
    .thread T_6;
    .scope S_0000028a6a0bfc20;
T_7 ;
    %wait E_0000028a6a020130;
    %load/vec4 v0000028a6a0c2410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000028a6a0c1fb0_0;
    %load/vec4 v0000028a6a0c1e70_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a6a0c1dd0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000028a69feee20;
T_8 ;
    %wait E_0000028a6a01f030;
    %load/vec4 v0000028a6a0c3e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028a6a0c4710_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000028a6a0c4670_0;
    %assign/vec4 v0000028a6a0c4710_0, 0;
T_8.1 ;
    %vpi_call 3 31 "$display", $time, " PC = %d  alu_out = %d  pc_plus_4 = %d  pc_target = %d", v0000028a6a0c4710_0, v0000028a6a0c4210_0, v0000028a6a0c4df0_0, v0000028a6a0c5570_0 {0 0 0};
    %vpi_call 3 32 "$display", "Branch = %d  zero = %d  AluSrc = %d", v0000028a6a0c40d0_0, v0000028a6a0c5070_0, v0000028a6a0c3f90_0 {0 0 0};
    %vpi_call 3 33 "$display", "reg_read_data_1 = %d, reg_read_data_2 = %d, ImmExt = %d\012\012", v0000028a6a0c4a30_0, v0000028a6a0c4d50_0, v0000028a6a0c3bd0_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0000028a69feec90;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a6a0c39f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a6a0c39f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a6a0c3950_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000028a6a0c3950_0;
    %inv;
    %store/vec4 v0000028a6a0c3950_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000028a6a0c3950_0;
    %inv;
    %store/vec4 v0000028a6a0c3950_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000028a6a0c3950_0;
    %inv;
    %store/vec4 v0000028a6a0c3950_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000028a6a0c3950_0;
    %inv;
    %store/vec4 v0000028a6a0c3950_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000028a6a0c3950_0;
    %inv;
    %store/vec4 v0000028a6a0c3950_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000028a6a0c3950_0;
    %inv;
    %store/vec4 v0000028a6a0c3950_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000028a6a0c3950_0;
    %inv;
    %store/vec4 v0000028a6a0c3950_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000028a6a0c3950_0;
    %inv;
    %store/vec4 v0000028a6a0c3950_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000028a6a0c3950_0;
    %inv;
    %store/vec4 v0000028a6a0c3950_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000028a6a0c3950_0;
    %inv;
    %store/vec4 v0000028a6a0c3950_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000028a6a0c3950_0;
    %inv;
    %store/vec4 v0000028a6a0c3950_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000028a6a0c3950_0;
    %inv;
    %store/vec4 v0000028a6a0c3950_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000028a6a0c3950_0;
    %inv;
    %store/vec4 v0000028a6a0c3950_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000028a6a0c3950_0;
    %inv;
    %store/vec4 v0000028a6a0c3950_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000028a6a0c3950_0;
    %inv;
    %store/vec4 v0000028a6a0c3950_0, 0, 1;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    ".\processor_tb.v";
    "./processor.v";
    "./../alu/alu32.v";
    "./../control_unit/alu_decoder.v";
    "./../memory/data_memory.v";
    "./../extend/extend.v";
    "./../instruction_memory/instruction_memory.v";
    "./../control_unit/main_decoder.v";
    "./../memory/register_file.v";
