pr_debug	,	F_4
mips_dsemul	,	F_1
"dsemulret\n"	,	L_2
cp0_epc	,	V_8
SIGBUS	,	V_11
fr	,	V_6
__get_user	,	F_12
mips_instruction	,	T_1
emul	,	V_13
badinst	,	V_15
current	,	V_24
u32	,	T_3
flush_cache_sigtramp	,	F_9
cpc	,	V_4
emuframe	,	V_5
instr	,	V_22
epc	,	V_18
u16	,	V_12
clear_delay_slot	,	F_3
__put_user	,	F_7
msk_isa16_mode	,	F_11
unlikely	,	F_5
err	,	V_7
cookie	,	V_17
xcp	,	V_20
force_sig	,	F_13
__user	,	T_2
pt_regs	,	V_1
ir	,	V_3
VERIFY_READ	,	V_23
regs	,	V_2
get_isa16_mode	,	F_2
insn	,	V_21
MM_NOP16	,	V_9
BREAK_MATH	,	V_14
do_dsemulret	,	F_10
BD_COOKIE	,	V_16
"dsemul %lx %lx\n"	,	L_1
access_ok	,	F_6
MIPS_FPU_EMU_INC_STATS	,	F_8
ds_emul	,	V_25
VERIFY_WRITE	,	V_10
errors	,	V_19
