Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto ffe2c13fd5434c799130cb8e597e74f3 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:52]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:513]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 2 for port MEM_dest [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:555]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 2 for port WB_dest [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:556]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:588]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:891]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:903]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 2 for port dist_in [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:657]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 2 for port dist_out [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:661]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 2 for port dist_in [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:687]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 2 for port dist_out [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:692]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:843]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:888]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:889]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:890]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:892]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:893]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:897]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:898]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:899]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:900]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:901]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:902]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:939]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:940]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:941]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:943]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:944]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:945]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:946]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:975]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:976]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:977]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:979]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:980]
WARNING: [VRFC 10-1783] select index 4 into writeReg is out of bounds [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/RegisterFile.v:47]
WARNING: [VRFC 10-597] element index 4 into outs is out of bounds [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/RegisterFile.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.latch1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile_default
Compiling module xil_defaultlib.signExtension
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.latch
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.latch2
Compiling module xil_defaultlib.latch4
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
