[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated\\ID\\DC"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DC|DC>io_outToD_rWAddr",
    "sources":[
      "~DC|DC>io_inFromD_iRRdDt"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DC|DC>io_outToD_source2",
    "sources":[
      "~DC|DC>io_inFromRF_r2RData",
      "~DC|DC>io_outToRF_r2REn",
      "~DC|DC>io_inFromD_iRRdDt"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DC|DC>io_outToRF_r1REn",
    "sources":[
      "~DC|DC>io_inFromD_iRRdDt"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DC|DC>io_outToD_source1",
    "sources":[
      "~DC|DC>io_inFromRF_r1RData",
      "~DC|DC>io_outToRF_r1REn",
      "~DC|DC>io_inFromD_iRRdDt"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DC|DC>io_outToRF_r2RAddr",
    "sources":[
      "~DC|DC>io_inFromD_iRRdDt"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DC|DC>io_outToD_rWEn",
    "sources":[
      "~DC|DC>io_inFromD_iRRdDt"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DC|DC>io_outToRF_r1RAddr",
    "sources":[
      "~DC|DC>io_inFromD_iRRdDt"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DC|DC>io_outToD_iK",
    "sources":[
      "~DC|DC>io_inFromD_iRRdDt"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DC|DC>io_outToRF_r2REn",
    "sources":[
      "~DC|DC>io_inFromD_iRRdDt"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DC|DC>io_outToD_iSK",
    "sources":[
      "~DC|DC>io_inFromD_iRRdDt"
    ]
  }
]