#ifndef DRB_X5_RESET_H
#define DRB_X5_RESET_H

#define AON_PMU_CNT_RESET			0
#define AON_GPIO_RESET				1
#define AON_RTC_RESET				2

#define AON_RESET_NUM				3

#define DSP_HIFI5_RESET				0
#define DSP_DMA_RESET				1
#define DSP_PDM_RESET				2
#define DSP_TIMER_RESET				3
#define DSP_GPIO_APB_RESET			4
#define DSP_UART_RESET				5
#define DSP_I2S0_RESET				6
#define DSP_I2S1_RESET				7
#define DSP_I2C_RESET				8
#define DSP_SPI_RESET				9
#define DSP_MAILBOX_RESET			10
#define DSP_HIFI5_DBG_RESET                     11
#define DSP_HIFI5_ATCL_RESET                    12

#define DSP_RESET_NUM				13

#define SOC_WDT_APB_RESET			0
#define SOC_DMA_RESET				1
#define SOC_TOP_TIMER0_RESET			2
#define SOC_TOP_TIMER1_RESET			3
#define SOC_TOP_PVT_RESET			4

#define CAM_ISP8000_RESET			5
#define CAM_CSI0_RESET				6
#define CAM_CSI1_RESET				7
#define CAM_CSI2_RESET				8
#define CAM_CSI3_RESET				9
#define CAM_GDC_RESET				10
#define CAM_DEWARP_RESET			11
#define CAM_SIF0_RESET				12
#define CAM_SIF1_RESET				13
#define CAM_SIF2_RESET				14
#define CAM_SIF3_RESET				15

#define DISP_CSI_TX_RESET			16
#define DISP_DSI_RESET				17
#define DISP_DC8000NANO_RESET			18
#define DISP_BT1120_RESET			19
#define DISP_SIF_RESET				20
#define DISP_GPIO_P_RESET			21
#define GPU_GC8000_RESET			22
#define GPU_GC820_RESET				23
#define BPU_RESET				24
#define VIDEO_JPEG_RESET			25
#define VIDEO_CODEC_RESET			26

#define HSIO_QSPI_RESET				27
#define HSIO_ENET_RESET				28
#define HSIO_EMMC_RESET				29
#define HSIO_SD_RESET				30
#define HSIO_SDIO_RESET				31
#define HSIO_USB2_RESET				32
#define HSIO_USB3_RESET				33
#define HSIO_GPIO0_RESET			34
#define HSIO_GPIO1_RESET			35

#define	LSIO_UART7_RESET			36
#define LSIO_UART1_RESET			37
#define	LSIO_UART2_RESET			38
#define LSIO_UART3_RESET			39
#define	LSIO_UART4_RESET			40
#define LSIO_SPI0_RESET				41
#define LSIO_SPI1_RESET				42
#define LSIO_SPI2_RESET				43
#define LSIO_SPI3_RESET				44
#define LSIO_SPI4_RESET				45
#define LSIO_SPI5_RESET				46
#define LSIO_LPWM0_RESET			47
#define LSIO_LPWM1_RESET			48
#define LSIO_GPIO0_APB_RESET			49
#define LSIO_GPIO1_APB_RESET			50
#define LSIO_I2C0_APB_RESET			51
#define LSIO_I2C1_APB_RESET			52
#define LSIO_I2C2_APB_RESET			53
#define LSIO_I2C3_APB_RESET			54
#define LSIO_I2C4_APB_RESET			55
#define LSIO_PWM0_APB_RESET			56
#define LSIO_PWM1_APB_RESET			57
#define LSIO_PWM2_APB_RESET			58
#define LSIO_PWM3_APB_RESET			59

#define LSIO_ADC_RESET				60
#define LSIO_UART5_RESET			61
#define LSIO_UART6_RESET			62
#define LSIO_I2C5_APB_RESET			63
#define LSIO_I2C6_APB_RESET			64

#define SOC_RESET_NUM				65

#endif
