
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116638                       # Number of seconds simulated
sim_ticks                                116638050852                       # Number of ticks simulated
final_tick                               686469343986                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 126946                       # Simulator instruction rate (inst/s)
host_op_rate                                   165107                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6454907                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919744                       # Number of bytes of host memory used
host_seconds                                 18069.67                       # Real time elapsed on the host
sim_insts                                  2293868880                       # Number of instructions simulated
sim_ops                                    2983435205                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       789120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       282240                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1074432                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       965120                       # Number of bytes written to this memory
system.physmem.bytes_written::total            965120                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6165                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2205                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8394                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7540                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7540                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14266                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6765545                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        12072                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2419794                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 9211677                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14266                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        12072                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              26338                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8274487                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8274487                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8274487                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6765545                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        12072                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2419794                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               17486163                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               279707557                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21089247                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18725436                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829421                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11083288                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10791969                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340168                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52599                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227551948                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119434649                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21089247                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12132137                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24147889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5578350                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2006059                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13930351                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1823227                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    257445388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.522636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.772714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       233297499     90.62%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1097161      0.43%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037639      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765594      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3568066      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4325454      1.68%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1042324      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565716      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9745935      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    257445388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.075397                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.426998                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226130047                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3446007                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24109516                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25180                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3734637                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061384                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134467965                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1328                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3734637                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226390080                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1465246                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1251090                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23860958                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       743375                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134379195                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87748                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       422769                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177407439                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    607603540                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    607603540                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30696240                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18446                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9226                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2433063                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23403406                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4142790                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73680                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       926616                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         133876647                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18446                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127118660                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79611                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20165979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42657792                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    257445388                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.493769                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.176979                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203080049     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22771861      8.85%     87.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11662782      4.53%     92.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6761556      2.63%     94.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7499748      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3760941      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1492513      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       349712      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66226      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    257445388                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233080     48.10%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176440     36.41%     84.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        75013     15.48%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99780742     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005873      0.79%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22200803     17.46%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4122022      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127118660                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.454470                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             484533                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003812                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512246852                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154061369                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124166194                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127603193                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224067                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3877597                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          242                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          297                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       113882                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3734637                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1009558                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58682                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    133895094                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5744                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23403406                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4142790                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9226                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37190                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          486                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          297                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       820557                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1103470                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1924027                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126003242                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21925818                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1115418                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26047790                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19472485                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121972                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.450482                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124201837                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124166194                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71029113                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        163955582                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.443914                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433222                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21248139                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833818                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    253710751                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.444006                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.293990                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    211486696     83.36%     83.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16000187      6.31%     89.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12515876      4.93%     94.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2469873      0.97%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3113880      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1053306      0.42%     97.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4536726      1.79%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008408      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1525799      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    253710751                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1525799                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           386082303                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271529416                       # The number of ROB writes
system.switch_cpus0.timesIdled                6011198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22262169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.797075                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.797075                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.357516                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.357516                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       583461799                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      161949630                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142240212                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               279707557                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23165705                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18937055                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2255170                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9514317                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9095447                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2376297                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       102625                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    223137799                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130146124                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23165705                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11471744                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27113847                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6255983                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4355834                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13667590                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2257151                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    258570336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.617216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.962247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       231456489     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1303043      0.50%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1984856      0.77%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2712767      1.05%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2785660      1.08%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2328837      0.90%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1323634      0.51%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1946421      0.75%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12728629      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    258570336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082821                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.465294                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       220593829                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6920901                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27041633                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        51356                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3962614                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3825756                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     159461713                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3962614                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       221216362                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1463566                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3886965                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26480847                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1559979                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     159361199                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          845                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        353017                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       623138                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          789                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    221445338                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    741693464                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    741693464                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    191474053                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29971257                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        44083                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        25392                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4531186                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15133144                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8298830                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146779                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1802983                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         159143840                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        44065                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150963061                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29994                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18070189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     42930885                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6681                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    258570336                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.583838                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.272733                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    194732081     75.31%     75.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26031825     10.07%     85.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13456390      5.20%     90.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     10140898      3.92%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7884834      3.05%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3165333      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2011432      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1019175      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       128368      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    258570336                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          26811     10.06%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         97942     36.76%     46.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141695     53.18%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126473078     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2341112      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18691      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13893616      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8236564      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150963061                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.539717                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             266448                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001765                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    560792900                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    177258484                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148697615                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151229509                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       352517                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2497970                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          390                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       200782                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          199                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3962614                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1137391                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       141751                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    159187906                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        72948                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15133144                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8298830                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        25373                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        104583                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          390                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1313766                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1280220                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2593986                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148913407                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13100175                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2049654                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21334608                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21048988                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8234433                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.532390                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148697711                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148697615                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85587618                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229272140                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.531618                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373301                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    112139217                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    137822930                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21373453                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37384                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2292369                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    254607722                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.541315                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.391326                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    198261128     77.87%     77.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27781640     10.91%     88.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10559341      4.15%     92.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5096939      2.00%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4216882      1.66%     96.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2520748      0.99%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2131354      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       945121      0.37%     98.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3094569      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    254607722                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    112139217                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     137822930                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20733222                       # Number of memory references committed
system.switch_cpus1.commit.loads             12635174                       # Number of loads committed
system.switch_cpus1.commit.membars              18692                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19767692                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        124227901                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2812162                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3094569                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           410709536                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          322355673                       # The number of ROB writes
system.switch_cpus1.timesIdled                3472783                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21137221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          112139217                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            137822930                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    112139217                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.494288                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.494288                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400916                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400916                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       671168101                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      206318202                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148410288                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37384                       # number of misc regfile writes
system.l20.replacements                          6178                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          381048                       # Total number of references to valid blocks.
system.l20.sampled_refs                         71714                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.313439                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        35815.742144                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.989436                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3196.608874                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           161.151573                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         26349.507974                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.546505                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000198                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.048776                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002459                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.402062                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        45026                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  45027                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19017                       # number of Writeback hits
system.l20.Writeback_hits::total                19017                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        45026                       # number of demand (read+write) hits
system.l20.demand_hits::total                   45027                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        45026                       # number of overall hits
system.l20.overall_hits::total                  45027                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6165                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6178                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6165                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6178                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6165                       # number of overall misses
system.l20.overall_misses::total                 6178                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2620155                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1271790285                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1274410440                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2620155                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1271790285                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1274410440                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2620155                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1271790285                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1274410440                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51191                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51205                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19017                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19017                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51191                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51205                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51191                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51205                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.120431                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.120652                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.120431                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.120652                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.120431                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.120652                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 201550.384615                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206292.017032                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206282.039495                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 201550.384615                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206292.017032                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206282.039495                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 201550.384615                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206292.017032                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206282.039495                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5340                       # number of writebacks
system.l20.writebacks::total                     5340                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6165                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6178                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6165                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6178                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6165                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6178                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1840703                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    902065747                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    903906450                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1840703                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    902065747                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    903906450                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1840703                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    902065747                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    903906450                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.120431                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.120652                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.120431                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.120652                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.120431                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.120652                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 141592.538462                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146320.478021                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146310.529298                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 141592.538462                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146320.478021                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146310.529298                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 141592.538462                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146320.478021                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146310.529298                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2216                       # number of replacements
system.l21.tagsinuse                     65535.992028                       # Cycle average of tags in use
system.l21.total_refs                          858599                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67752                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.672674                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        41498.657995                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.999018                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1088.008185                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           131.760548                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22806.566282                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.633219                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000168                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.016602                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002011                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.348001                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        56481                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  56483                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           32440                       # number of Writeback hits
system.l21.Writeback_hits::total                32440                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        56481                       # number of demand (read+write) hits
system.l21.demand_hits::total                   56483                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        56481                       # number of overall hits
system.l21.overall_hits::total                  56483                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2205                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2216                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2205                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2216                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2205                       # number of overall misses
system.l21.overall_misses::total                 2216                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2258600                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    464832967                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      467091567                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2258600                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    464832967                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       467091567                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2258600                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    464832967                       # number of overall miss cycles
system.l21.overall_miss_latency::total      467091567                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        58686                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              58699                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        32440                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            32440                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        58686                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               58699                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        58686                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              58699                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.037573                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.037752                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.037573                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.037752                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.037573                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.037752                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 205327.272727                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 210808.601814                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 210781.393051                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 205327.272727                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 210808.601814                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 210781.393051                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 205327.272727                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 210808.601814                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 210781.393051                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2200                       # number of writebacks
system.l21.writebacks::total                     2200                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2205                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2216                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2205                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2216                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2205                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2216                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1596582                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    332170472                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    333767054                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1596582                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    332170472                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    333767054                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1596582                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    332170472                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    333767054                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.037573                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.037752                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.037573                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.037752                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.037573                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.037752                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 145143.818182                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 150644.204989                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 150616.901625                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 145143.818182                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 150644.204989                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 150616.901625                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 145143.818182                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 150644.204989                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 150616.901625                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.989357                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013962452                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874237.434381                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.989357                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022419                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866970                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13930336                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13930336                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13930336                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13930336                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13930336                       # number of overall hits
system.cpu0.icache.overall_hits::total       13930336                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3075863                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3075863                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3075863                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3075863                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3075863                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3075863                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13930351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13930351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13930351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13930351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13930351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13930351                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 205057.533333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 205057.533333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 205057.533333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 205057.533333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 205057.533333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 205057.533333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2792155                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2792155                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2792155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2792155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2792155                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2792155                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 199439.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 199439.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 199439.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 199439.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 199439.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 199439.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51191                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246945809                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51447                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4800.004062                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   208.150942                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    47.849058                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.813090                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.186910                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20036527                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20036527                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9228                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9228                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24046961                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24046961                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24046961                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24046961                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       169103                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       169103                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       169103                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        169103                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       169103                       # number of overall misses
system.cpu0.dcache.overall_misses::total       169103                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  16283210140                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16283210140                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  16283210140                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16283210140                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  16283210140                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16283210140                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20205630                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20205630                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24216064                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24216064                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24216064                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24216064                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008369                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008369                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006983                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006983                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006983                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006983                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 96291.669219                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96291.669219                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96291.669219                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96291.669219                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96291.669219                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96291.669219                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19017                       # number of writebacks
system.cpu0.dcache.writebacks::total            19017                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       117912                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       117912                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       117912                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       117912                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       117912                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       117912                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51191                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51191                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51191                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51191                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51191                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51191                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4257149751                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4257149751                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4257149751                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4257149751                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4257149751                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4257149751                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002114                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002114                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002114                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002114                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83162.074408                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83162.074408                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 83162.074408                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83162.074408                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 83162.074408                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83162.074408                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.998346                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1095404853                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2221916.537525                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.998346                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020831                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790061                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13667577                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13667577                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13667577                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13667577                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13667577                       # number of overall hits
system.cpu1.icache.overall_hits::total       13667577                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2616072                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2616072                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2616072                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2616072                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2616072                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2616072                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13667590                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13667590                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13667590                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13667590                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13667590                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13667590                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 201236.307692                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 201236.307692                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 201236.307692                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 201236.307692                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 201236.307692                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 201236.307692                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2478371                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2478371                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2478371                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2478371                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2478371                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2478371                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 190643.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 190643.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 190643.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 190643.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 190643.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 190643.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 58686                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               186354875                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 58942                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3161.665281                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.559530                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.440470                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912342                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087658                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9613043                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9613043                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8056335                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8056335                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19745                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19745                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18692                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18692                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17669378                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17669378                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17669378                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17669378                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       168340                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       168340                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3262                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3262                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       171602                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        171602                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       171602                       # number of overall misses
system.cpu1.dcache.overall_misses::total       171602                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14373824821                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14373824821                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    585878698                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    585878698                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14959703519                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14959703519                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14959703519                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14959703519                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9781383                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9781383                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8059597                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8059597                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18692                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18692                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17840980                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17840980                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17840980                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17840980                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017210                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017210                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000405                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000405                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009618                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009618                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009618                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009618                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 85385.676732                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85385.676732                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 179607.203556                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 179607.203556                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 87176.743389                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87176.743389                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 87176.743389                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87176.743389                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2210723                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 147381.533333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        32440                       # number of writebacks
system.cpu1.dcache.writebacks::total            32440                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       109654                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       109654                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3262                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3262                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       112916                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       112916                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       112916                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       112916                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        58686                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        58686                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        58686                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        58686                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        58686                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        58686                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4185604864                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4185604864                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4185604864                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4185604864                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4185604864                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4185604864                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006000                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006000                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003289                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003289                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003289                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003289                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 71322.033603                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71322.033603                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 71322.033603                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71322.033603                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 71322.033603                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71322.033603                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
