// Seed: 3838792967
module module_0 (
    module_0,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = id_3 != id_1 ? 1 == (id_9) : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  reg id_7;
  supply0 id_8 = 1;
  assign id_2 = 1 < id_7 ? 'h0 : id_7;
  wire id_9;
  always @(1 or negedge id_7 - id_6)
    if (id_7) begin : LABEL_0
      id_7 <= {"" + (1) {1}};
    end else id_6 <= 1;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_5,
      id_9,
      id_4,
      id_4,
      id_8,
      id_1,
      id_8,
      id_1,
      id_9,
      id_9,
      id_8
  );
  assign id_6 = 1;
endmodule
