#ifndef StatsEnums_Included
#define StatsEnums_Included

#define PER_CORE_STATS_ENUM_START 5000
#define PER_CORE_STATS_ENUM_FIRST 5001

enum StatisticsEnum {
  ALLOC_COUNT,
  DISPATCHED_INST,
  DISPATCH_WAIT,
  NUM_NO_FETCH_CYCLES,
  AVG_CORE_IDLE_CYCLE,
  REEXEC_NUM,
  INV_MATCH_NUM,
  EARLY_PERM_NUM,
  PERM_MATCH_NUM,
  RETIRE_SPECLD_NUM,
  RETIRE_SPECST_NUM,
  FENCE_HEAD_ROB_WAIT,
  DRAM_PRECHARGE,
  DRAM_ACTIVATE,
  DRAM_COLUMN,
  DRAM_AVG_LATENCY_BASE,
  DRAM_AVG_LATENCY,
  BANDWIDTH_TOT,
  DRAM_CHANNEL0_BANDWIDTH_SATURATED,
  DRAM_CHANNEL1_BANDWIDTH_SATURATED,
  DRAM_CHANNEL2_BANDWIDTH_SATURATED,
  DRAM_CHANNEL3_BANDWIDTH_SATURATED,
  DRAM_CHANNEL4_BANDWIDTH_SATURATED,
  DRAM_CHANNEL5_BANDWIDTH_SATURATED,
  DRAM_CHANNEL6_BANDWIDTH_SATURATED,
  DRAM_CHANNEL7_BANDWIDTH_SATURATED,
  DRAM_CHANNEL0_DBUS_IDLE,
  DRAM_CHANNEL1_DBUS_IDLE,
  DRAM_CHANNEL2_DBUS_IDLE,
  DRAM_CHANNEL3_DBUS_IDLE,
  DRAM_CHANNEL4_DBUS_IDLE,
  DRAM_CHANNEL5_DBUS_IDLE,
  DRAM_CHANNEL6_DBUS_IDLE,
  DRAM_CHANNEL7_DBUS_IDLE,
  INST_COUNT_TOT,
  UOP_COUNT_TOT,
  CYC_COUNT_TOT,
  EXE_TIME,
  NUM_REPEAT,
  FF_CYC_COUNT,
  NON_FF_CYC_COUNT,
  CYC_COUNT_X86,
  CYC_COUNT_PTX,
  AVG_BLOCK_EXE_CYCLE,
  AVG_BLOCK_EXE_CYCLE_BASE,
  PROGRESS_ERROR,
  FILE_OPEN_ERROR,
  NUM_THREAD,
  APPL_CYC_COUNT_BASE0,
  APPL_CYC_COUNT_BASE1,
  APPL_CYC_COUNT_BASE2,
  APPL_CYC_COUNT_BASE3,
  APPL_CYC_COUNT_BASE4,
  APPL_CYC_COUNT0,
  APPL_CYC_COUNT1,
  APPL_CYC_COUNT2,
  APPL_CYC_COUNT3,
  APPL_CYC_COUNT4,
  CPI_DELTA_BASE0,
  CPI_DELTA_BASE1,
  CPI_DELTA_BASE2,
  CPI_DELTA_BASE3,
  CPI_DELTA_BASE4,
  CPI_DELTA0,
  CPI_DELTA1,
  CPI_DELTA2,
  CPI_DELTA3,
  CPI_DELTA4,
  CYCLE_CPU,
  CYCLE_GPU,
  HMC_INST_COUNT_TOT,
  HMC_REMOVE_INST_COUNT_TOT,
  HMC_FENCE_INST_COUNT_TOT,
  FP_OPS_TOT,
  AVG_MEMORY_LATENCY_BASE,
  AVG_MEMORY_LATENCY,
  MSHR_FULL,
  TOTAL_MEMORY,
  TOTAL_MEMORY_MERGE,
  TOTAL_WB,
  L1_WB,
  L2_WB,
  L3_WB,
  TOTAL_DRAM,
  TOTAL_DRAM_MERGE,
  L1_HIT_CPU,
  L1_HIT_GPU,
  L1_MISS_CPU,
  L1_MISS_GPU,
  L2_HIT_CPU,
  L2_HIT_GPU,
  L2_MISS_CPU,
  L2_MISS_GPU,
  L3_HIT_CPU,
  L3_HIT_GPU,
  L3_MISS_CPU,
  L3_MISS_GPU,
  L3_HIT_PROMOTION_CPU,
  L3_HIT_PROMOTION_GPU,
  FETCH_THREAD_SKIP_LD_WAIT,
  FETCH_THREAD_SKIP_BR_WAIT,
  FETCH_THREAD_SKIP_SCHED_WAIT,
  COAL_INST,
  UNCOAL_INST,
  COAL_INST_SINGLE_TRANS,
  COAL_INST_MUL_TRANS,
  UNCOAL_INST_MUL_TRANS,
  SM_COAL_INST,
  CM_COAL_INST,
  TM_COAL_INST,
  DM_COAL_INST,
  SM_UNCOAL_INST,
  CM_UNCOAL_INST,
  TM_UNCOAL_INST,
  DM_UNCOAL_INST,
  SM_COAL_INST_SINGLE_TRANS,
  CM_COAL_INST_SINGLE_TRANS,
  TM_COAL_INST_SINGLE_TRANS,
  DM_COAL_INST_SINGLE_TRANS,
  SM_COAL_INST_MUL_TRANS,
  CM_COAL_INST_MUL_TRANS,
  TM_COAL_INST_MUL_TRANS,
  DM_COAL_INST_MUL_TRANS,
  NUM_MUL_TRANS_CM_TM_DM_INST,
  NUM_MUL_TRANS_CM_TM_DM,
  CONST_CACHE_HIT,
  CONST_CACHE_MISS,
  CONST_CACHE_MISS_NO_EXECUTE,
  CONST_CACHE_ACCESS,
  TEXTURE_CACHE_HIT,
  TEXTURE_CACHE_MISS,
  TEXTURE_CACHE_NO_EXECUTE,
  TEXTURE_CACHE_ACCESS,
  SHARED_MEM_INST,
  SHARED_MEM_ACCESS,
  LD_NO_FORWARD,
  FORWARDED_LD,
  CACHE_BANK_BUSY,
  ICACHE_MISS_TOTAL,
  TOTAL_CAGE_PERIOD,
  TOTAL_CAGE_APPL0,
  TOTAL_CAGE_APPL1,
  TOTAL_CAGE_APPL2,
  TOTAL_CAGE_APPL3,
  TOTAL_CAGE_APPL4,
  ABIP_AVG_RATIO_BASE,
  ABIP_AVG_RATIO,
  TOTAL_WRITE_ACKS,
  TOTAL_WRITES,
  NUM_PHYSICAL_PAGES,
  TOTAL_PACKET_CPU,
  TOTAL_PACKET_GPU,
  NOC_AVG_LATENCY_BASE,
  NOC_AVG_LATENCY_BASE_CPU,
  NOC_AVG_LATENCY_BASE_GPU,
  NOC_AVG_LATENCY,
  NOC_AVG_LATENCY_CPU,
  NOC_AVG_LATENCY_GPU,
  NOC_AVG_ACTIVE_PACKET_BASE,
  NOC_AVG_ACTIVE_PACKET_BASE_CPU,
  NOC_AVG_ACTIVE_PACKET_BASE_GPU,
  NOC_AVG_ACTIVE_PACKET,
  NOC_AVG_ACTIVE_PACKET_CPU,
  NOC_AVG_ACTIVE_PACKET_GPU,
  NOC_IDLE_CHANNEL,
  NOC_IDLE_CHANNEL_CPU,
  NOC_IDLE_CHANNEL_GPU,
  NOC_IDLE_CHANNEL_L3,
  NOC_IDLE_CHANNEL_MC,
  NOC_AVG_WAIT_IN_ROUTER_BASE,
  NOC_AVG_WAIT_IN_ROUTER_BASE_CPU,
  NOC_AVG_WAIT_IN_ROUTER_BASE_GPU,
  NOC_AVG_WAIT_IN_ROUTER_BASE_L3,
  NOC_AVG_WAIT_IN_ROUTER_BASE_MC,
  NOC_AVG_WAIT_IN_ROUTER,
  NOC_AVG_WAIT_IN_ROUTER_CPU,
  NOC_AVG_WAIT_IN_ROUTER_GPU,
  NOC_AVG_WAIT_IN_ROUTER_L3,
  NOC_AVG_WAIT_IN_ROUTER_MC,
  NOC_LINK_ACTIVE,
  POWER_L3CACHE_LINEFILL_BUF_R,
  POWER_L3CACHE_LINEFILL_BUF_W,
  POWER_L3CACHE_LINEFILL_BUF_R_TAG,
  POWER_L3CACHE_WB_BUF_R,
  POWER_L3CACHE_WB_BUF_W,
  POWER_L3CACHE_WB_BUF_R_TAG,
  POWER_L3CACHE_R,
  POWER_L3CACHE_W,
  POWER_L3CACHE_R_TAG,
  POWER_MC_R,
  POWER_MC_W,
  PREF_ACC_1,
  PREF_ACC_2,
  PREF_ACC_3,
  PREF_ACC_4,
  PREF_ACC_5,
  PREF_ACC_6,
  PREF_ACC_7,
  PREF_ACC_8,
  PREF_ACC_9,
  PREF_ACC_10,
  PREF_TIMELY_1,
  PREF_TIMELY_2,
  PREF_TIMELY_3,
  PREF_TIMELY_4,
  PREF_TIMELY_5,
  PREF_TIMELY_6,
  PREF_TIMELY_7,
  PREF_TIMELY_8,
  PREF_TIMELY_9,
  PREF_TIMELY_10,
  PREF_POL_1,
  PREF_POL_2,
  PREF_POL_3,
  PREF_POL_4,
  PREF_POL_5,
  PREF_POL_6,
  PREF_POL_7,
  PREF_POL_8,
  PREF_POL_9,
  PREF_POL_10,
  PREF_ACC1_HT_HP,
  PREF_ACC1_HT_LP,
  PREF_ACC1_LT_HP,
  PREF_ACC1_LT_LP,
  PREF_ACC2_HT_HP,
  PREF_ACC2_HT_LP,
  PREF_ACC2_LT_HP,
  PREF_ACC2_LT_LP,
  PREF_ACC3_HT_HP,
  PREF_ACC3_HT_LP,
  PREF_ACC3_LT_HP,
  PREF_ACC3_LT_LP,
  PREF_ACC4_HT_HP,
  PREF_ACC4_HT_LP,
  PREF_ACC4_LT_HP,
  PREF_ACC4_LT_LP,
  PREF_DISTANCE_1,
  PREF_DISTANCE_2,
  PREF_DISTANCE_3,
  PREF_DISTANCE_4,
  PREF_DISTANCE_5,
  PREF_PFPOL,
  PREF_DL0REQ_QUEUE_HIT_BY_DEMAND,
  PREF_UL2REQ_QUEUE_HIT_BY_DEMAND,
  PREF_DL0REQ_QUEUE_FULL,
  PREF_UL2REQ_QUEUE_FULL,
  PREF_UL2REQ_SEND_QUEUE_STALL,
  PREF_UL2REQ_QUEUE_MATCHED_REQ,
  PREF_DL0REQ_QUEUE_MATCHED_REQ,
  PREF_UL2REQ_QUEUE_SENTREQ,
  PREF_UNUSED_EVICT,
  PREF_REGION_SENT,
  PREF_REGION_USEFUL,
  PREF_REGION_EVICT,
  PREF_PHASE_OVERWRITE_PAGE,
  PREF_UPDATE_COUNT,
  PREF_HYBRID_SEL_0,
  PREF_HYBRID_SEL_1,
  PREF_HYBRID_SEL_2,
  PREF_HYBRID_SEL_3,
  PREF_HYBRID_SEL_4,
  PREF_HYBRID_SEL_5,
  PREF_HYBRID_SEL_6,
  DCACHE_PREF_HIT,
  IFETCH_WB_FIRST_SCHEDULE,
  PREFETCH_LAST_SCHEDULE,
  DEMAND_PASS_PREF_SCHEDULE,
  DEMAND_PASS_LOW_OP_SCHEDULE,
  DEMAND_LAST_SCHEDULE,
  STREAM_BUFFER_REQ,
  PREF_SEND_TO_MEM_REQ,
  PREF_SEND_TO_MEM_REQ_FAIL,
  HIT_TRAIN_STREAM,
  MISS_TRAIN_STREAM,
  STREAM_TRAIN_CREATE,
  MEM_REQ_MISS_HWP_PREF_Q,
  MEM_REQ_MISS_SW_PREF_Q,
  MEM_REQ_MISS_IFETCH_Q,
  MEM_REQ_MISS_DFETCH_Q,
  MEM_REQ_MISS_DSTORE_Q,
  MEM_REQ_MISS_DPRF_Q,
  MEM_REQ_MISS_WB_Q,
  PREF_HIT_BY_DEMAND_IFETCH,
  PREF_HIT_BY_DEMAND_DFETCH,
  PREF_HIT_BY_DEMAND_DSTORE,
  PREF_HIT_BY_DEMAND_IPREF,
  PREF_HIT_BY_DEMAND_DPRF,
  PREF_HIT_BY_DEMAND_WB,
  PREF_HIT_BY_PREF,
  PREF_HIT_DEMAND_IFETCH,
  PREF_HIT_DEMAND_DFETCH,
  PREF_HIT_DEMAND_DSTORE,
  PREF_HIT_DEMAND_IPREF,
  PREF_HIT_DEMAND_DPRF,
  PREF_HIT_DEMAND_WB,
  PREF_L2_FILL,
  DEMAND_L2_FILL,
  PREF_REQ_QUE_FULL,
  STREAM_REQ_QUEUE_HIT_BY_DEMAND,
  L2HIT_STREAM_PREF_REQ_QUE_FULL,
  L2HIT_HIT_TRAIN_STREAM,
  L2HIT_MISS_TRAIN_STREAM,
  L2HIT_STREAM_TRAIN_CREATE,
  L2HIT_STREAM_BUFFER_REQ,
  L2HIT_STREAM_PREF_DCACHE_HIT,
  L2HIT_STREAM_PREF_DCACHE_INSERT,
  L2HIT_STREAM_L2_MISS,
  L2HIT_STREAM_DCACHE_PORT_FULL,
  L2HIT_STREAM_PREF_L2_PORT_FULL,
  L2HIT_TRAIN_HIT_DEMAND,
  L2HIT_TRAIN_MISS_REQ,
  L2HIT_TRAIN_FILTER_MISS,
  L2HIT_TRAIN_FILTER_HIT,
  L2HIT_PREF_REQ_DCACHE_HIT,
  L2HIT_PREF_REQ_DCACHE_MISS,
  L2HIT_L2SEND_Q_FULL,
  L2HIT_L2SEND_Q_ENTER,
  L2HIT_MEM_REQ,
  REMOVE_REDUNDANT_STREAM_STAT,
  REPLACE_OLD_STREAM,
  REQ_SEND_QUEUE_STALL,
  STREAM_LENGTH_0,
  STREAM_LENGTH_10,
  STREAM_LENGTH_20,
  STREAM_LENGTH_30,
  STREAM_LENGTH_40,
  STREAM_LENGTH_50,
  STREAM_LENGTH_60,
  STREAM_LENGTH_70,
  STREAM_LENGTH_80,
  STREAM_LENGTH_90,
  STREAM_LENGTH_100_P,
  STREAM_ENTER_RA,
  TRACE_READ_COUNT,

  CORE_STATS_START = PER_CORE_STATS_ENUM_START,
  BP_ON_PATH_CORRECT,
  BP_ON_PATH_MISPREDICT,
  BP_ON_PATH_MISFETCH,
  BP_OFF_PATH_CORRECT,
  BP_OFF_PATH_MISPREDICT,
  BP_OFF_PATH_MISFETCH,
  BP_MISPRED_STALL,
  BP_RESOLVED,
  BP_REDIRECT_RESOLVED,
  PERFECT_TARGET_PRED,
  SCHED_FAILED_REASON_SUCCESS,
  SCHED_FAILED_OPERANDS_NOT_READY,
  SCHED_FAILED_NO_PORTS,
  SCHED_FAILED_FENCE_ACTIVE,
  NUM_SAMPLES,
  NUM_ACTIVE_BLOCKS,
  NUM_ACTIVE_THREADS,
  NUM_SCHED_IDLE_CYCLE,
  NUM_NO_SCHED_CYCLE,
  CORE_DISPATCHED_INST,
  CORE_DISPATCH_WAIT,
  CORE_CYCLES,
  CORE_SCHED_THREADS,
  CORE_NUM_NO_FETCH_CYCLES,
  CORE_NUM_NO_FETCH_CYCLES_WITH_READY_THREADS,
  CORE_NUM_FETCH_CYCLES,
  CORE_FETCH_DELTA,
  CORE_NUM_RETIRE_CYCLES,
  CORE_RETIRE_DELTA,
  FENCE_PREF_REQ,
  FENCE_WAITING,
  DYN_FENCE_NUM,
  WB_ORDERING_STALL,
  WB_FULL,
  FENCE_TOT_CYCLES,
  FENCE_EXEC_CYCLES,
  STORE_RES,
  STORE_NUM,
  STORE_WB_FREE,
  INST_COUNT,
  UOP_COUNT,
  CYC_COUNT,
  HMC_INST_COUNT,
  HMC_UOP_COUNT,
  HMC_REMOVE_INST_COUNT,
  HMC_FENCE_INST_COUNT,
  HMC_ADD_OVERHEAD_COUNT,
  HMC_DEP_UOP_CYC_TOT,
  HMC_DEP_UOP_RETIRE_COUNT,
  HMC_INST_COUNT_CAS_equal_16B,
  HMC_INST_COUNT_CAS_zero_16B,
  HMC_INST_COUNT_CAS_greater_16B,
  HMC_INST_COUNT_CAS_less_16B,
  HMC_INST_COUNT_ADD_16B,
  HMC_INST_COUNT_ADD_8B,
  HMC_INST_COUNT_ADD_DUAL,
  HMC_INST_COUNT_SWAP,
  HMC_INST_COUNT_BIT_WR,
  HMC_INST_COUNT_AND,
  HMC_INST_COUNT_NAND,
  HMC_INST_COUNT_OR,
  HMC_INST_COUNT_XOR,
  HMC_INST_COUNT_FP_ADD,
  HMC_INST_COUNT_COMP_greater,
  HMC_INST_COUNT_COMP_less,
  HMC_INST_COUNT_COMP_equal,
  HMC_INST_COUNT_CANDIDATE,
  HMC_INST_COUNT_HOOK,
  HMC_INST_COUNT_UNHOOK,
  HMC_INST_COUNT_TRANS_BEG,
  HMC_INST_COUNT_TRANS_MID,
  HMC_INST_COUNT_TRANS_END,
  OP_CAT_XED_CATEGORY_INVALID,
  OP_CAT_XED_CATEGORY_3DNOW,
  OP_CAT_XED_CATEGORY_AES,
  OP_CAT_XED_CATEGORY_AVX,
  OP_CAT_XED_CATEGORY_AVX2,
  OP_CAT_XED_CATEGORY_AVX2GATHER,
  OP_CAT_XED_CATEGORY_BDW,
  OP_CAT_XED_CATEGORY_BINARY,
  OP_CAT_XED_CATEGORY_BITBYTE,
  OP_CAT_XED_CATEGORY_BMI1,
  OP_CAT_XED_CATEGORY_BMI2,
  OP_CAT_XED_CATEGORY_BROADCAST,
  OP_CAT_XED_CATEGORY_CALL,
  OP_CAT_XED_CATEGORY_CMOV,
  OP_CAT_XED_CATEGORY_COND_BR,
  OP_CAT_XED_CATEGORY_CONVERT,
  OP_CAT_XED_CATEGORY_DATAXFER,
  OP_CAT_XED_CATEGORY_DECIMAL,
  OP_CAT_XED_CATEGORY_FCMOV,
  OP_CAT_XED_CATEGORY_FLAGOP,
  OP_CAT_XED_CATEGORY_FMA4,
  OP_CAT_XED_CATEGORY_INTERRUPT,
  OP_CAT_XED_CATEGORY_IO,
  OP_CAT_XED_CATEGORY_IOSTRINGOP,
  OP_CAT_XED_CATEGORY_LOGICAL,
  OP_CAT_XED_CATEGORY_LZCNT,
  OP_CAT_XED_CATEGORY_MISC,
  OP_CAT_XED_CATEGORY_MMX,
  OP_CAT_XED_CATEGORY_NOP,
  OP_CAT_XED_CATEGORY_PCLMULQDQ,
  OP_CAT_XED_CATEGORY_POP,
  OP_CAT_XED_CATEGORY_PREFETCH,
  OP_CAT_XED_CATEGORY_PUSH,
  OP_CAT_XED_CATEGORY_RDRAND,
  OP_CAT_XED_CATEGORY_RDSEED,
  OP_CAT_XED_CATEGORY_RDWRFSGS,
  OP_CAT_XED_CATEGORY_RET,
  OP_CAT_XED_CATEGORY_ROTATE,
  OP_CAT_XED_CATEGORY_SEGOP,
  OP_CAT_XED_CATEGORY_SEMAPHORE,
  OP_CAT_XED_CATEGORY_SHIFT,
  OP_CAT_XED_CATEGORY_SSE,
  OP_CAT_XED_CATEGORY_STRINGOP,
  OP_CAT_XED_CATEGORY_STTNI,
  OP_CAT_XED_CATEGORY_SYSCALL,
  OP_CAT_XED_CATEGORY_SYSRET,
  OP_CAT_XED_CATEGORY_SYSTEM,
  OP_CAT_XED_CATEGORY_TBM,
  OP_CAT_XED_CATEGORY_UNCOND_BR,
  OP_CAT_XED_CATEGORY_VFMA,
  OP_CAT_XED_CATEGORY_VTX,
  OP_CAT_XED_CATEGORY_WIDENOP,
  OP_CAT_XED_CATEGORY_X87_ALU,
  OP_CAT_XED_CATEGORY_XOP,
  OP_CAT_XED_CATEGORY_XSAVE,
  OP_CAT_XED_CATEGORY_XSAVEOPT,
  OP_CAT_TR_MUL,
  OP_CAT_TR_DIV,
  OP_CAT_TR_FMUL,
  OP_CAT_TR_FDIV,
  OP_CAT_TR_NOP,
  OP_CAT_PREFETCH_NTA,
  OP_CAT_PREFETCH_T0,
  OP_CAT_PREFETCH_T1,
  OP_CAT_PREFETCH_T2,
  OP_CAT_GPU_EN,
  OP_CAT_GPU_INVALID,
  OP_CAT_GPU_ABS,
  OP_CAT_GPU_ABS64,
  OP_CAT_GPU_ADD,
  OP_CAT_GPU_ADD64,
  OP_CAT_GPU_ADDC,
  OP_CAT_GPU_AND,
  OP_CAT_GPU_AND64,
  OP_CAT_GPU_ATOM_GM,
  OP_CAT_GPU_ATOM_SM,
  OP_CAT_GPU_ATOM64_GM,
  OP_CAT_GPU_ATOM64_SM,
  OP_CAT_GPU_BAR_ARRIVE,
  OP_CAT_GPU_BAR_SYNC,
  OP_CAT_GPU_BAR_RED,
  OP_CAT_GPU_BFE,
  OP_CAT_GPU_BFE64,
  OP_CAT_GPU_BFI,
  OP_CAT_GPU_BFI64,
  OP_CAT_GPU_BFIND,
  OP_CAT_GPU_BFIND64,
  OP_CAT_GPU_BRA,
  OP_CAT_GPU_BREV,
  OP_CAT_GPU_BREV64,
  OP_CAT_GPU_BRKPT,
  OP_CAT_GPU_CALL,
  OP_CAT_GPU_CLZ,
  OP_CAT_GPU_CLZ64,
  OP_CAT_GPU_CNOT,
  OP_CAT_GPU_CNOT64,
  OP_CAT_GPU_COPYSIGN,
  OP_CAT_GPU_COPYSIGN64,
  OP_CAT_GPU_COS,
  OP_CAT_GPU_CVT,
  OP_CAT_GPU_CVT64,
  OP_CAT_GPU_CVTA,
  OP_CAT_GPU_CVTA64,
  OP_CAT_GPU_DIV,
  OP_CAT_GPU_DIV64,
  OP_CAT_GPU_EX2,
  OP_CAT_GPU_EXIT,
  OP_CAT_GPU_FMA,
  OP_CAT_GPU_FMA64,
  OP_CAT_GPU_ISSPACEP,
  OP_CAT_GPU_LD,
  OP_CAT_GPU_LD64,
  OP_CAT_GPU_LDU,
  OP_CAT_GPU_LDU64,
  OP_CAT_GPU_LG2,
  OP_CAT_GPU_MAD24,
  OP_CAT_GPU_MAD,
  OP_CAT_GPU_MAD64,
  OP_CAT_GPU_MADC,
  OP_CAT_GPU_MADC64,
  OP_CAT_GPU_MAX,
  OP_CAT_GPU_MAX64,
  OP_CAT_GPU_MEMBAR_CTA,
  OP_CAT_GPU_MEMBAR_GL,
  OP_CAT_GPU_MEMBAR_SYS,
  OP_CAT_GPU_MIN,
  OP_CAT_GPU_MIN64,
  OP_CAT_GPU_MOV,
  OP_CAT_GPU_MOV64,
  OP_CAT_GPU_MUL24,
  OP_CAT_GPU_MUL,
  OP_CAT_GPU_MUL64,
  OP_CAT_GPU_NEG,
  OP_CAT_GPU_NEG64,
  OP_CAT_GPU_NOT,
  OP_CAT_GPU_NOT64,
  OP_CAT_GPU_OR,
  OP_CAT_GPU_OR64,
  OP_CAT_GPU_PMEVENT,
  OP_CAT_GPU_POPC,
  OP_CAT_GPU_POPC64,
  OP_CAT_GPU_PREFETCH,
  OP_CAT_GPU_PREFETCHU,
  OP_CAT_GPU_PRMT,
  OP_CAT_GPU_RCP,
  OP_CAT_GPU_RCP64,
  OP_CAT_GPU_RED_GM,
  OP_CAT_GPU_RED_SM,
  OP_CAT_GPU_RED64_GM,
  OP_CAT_GPU_RED64_SM,
  OP_CAT_GPU_REM,
  OP_CAT_GPU_REM64,
  OP_CAT_GPU_RET,
  OP_CAT_GPU_RSQRT,
  OP_CAT_GPU_RSQRT64,
  OP_CAT_GPU_SAD,
  OP_CAT_GPU_SAD64,
  OP_CAT_GPU_SELP,
  OP_CAT_GPU_SELP64,
  OP_CAT_GPU_SET,
  OP_CAT_GPU_SET64,
  OP_CAT_GPU_SETP,
  OP_CAT_GPU_SETP64,
  OP_CAT_GPU_SHFL,
  OP_CAT_GPU_SHFL64,
  OP_CAT_GPU_SHL,
  OP_CAT_GPU_SHL64,
  OP_CAT_GPU_SHR,
  OP_CAT_GPU_SHR64,
  OP_CAT_GPU_SIN,
  OP_CAT_GPU_SLCT,
  OP_CAT_GPU_SLCT64,
  OP_CAT_GPU_SQRT,
  OP_CAT_GPU_SQRT64,
  OP_CAT_GPU_ST,
  OP_CAT_GPU_ST64,
  OP_CAT_GPU_SUB,
  OP_CAT_GPU_SUB64,
  OP_CAT_GPU_SUBC,
  OP_CAT_GPU_SULD,
  OP_CAT_GPU_SULD64,
  OP_CAT_GPU_SURED,
  OP_CAT_GPU_SURED64,
  OP_CAT_GPU_SUST,
  OP_CAT_GPU_SUST64,
  OP_CAT_GPU_SUQ,
  OP_CAT_GPU_TESTP,
  OP_CAT_GPU_TESTP64,
  OP_CAT_GPU_TEX,
  OP_CAT_GPU_TLD4,
  OP_CAT_GPU_TXQ,
  OP_CAT_GPU_TRAP,
  OP_CAT_GPU_VABSDIFF,
  OP_CAT_GPU_VADD,
  OP_CAT_GPU_VMAD,
  OP_CAT_GPU_VMAX,
  OP_CAT_GPU_VMIN,
  OP_CAT_GPU_VSET,
  OP_CAT_GPU_VSHL,
  OP_CAT_GPU_VSHR,
  OP_CAT_GPU_VSUB,
  OP_CAT_GPU_VOTE,
  OP_CAT_GPU_XOR,
  OP_CAT_GPU_XOR64,
  OP_CAT_GPU_RECONVERGE,
  OP_CAT_GPU_PHI,
  OP_CAT_GPU_MEM_LD_GM,
  OP_CAT_GPU_MEM_LD_LM,
  OP_CAT_GPU_MEM_LD_SM,
  OP_CAT_GPU_MEM_LD_CM,
  OP_CAT_GPU_MEM_LD_TM,
  OP_CAT_GPU_MEM_LD_PM,
  OP_CAT_GPU_MEM_LDU_GM,
  OP_CAT_GPU_MEM_ST_GM,
  OP_CAT_GPU_MEM_ST_LM,
  OP_CAT_GPU_MEM_ST_SM,
  OP_CAT_GPU_DATA_XFER_GM,
  OP_CAT_GPU_DATA_XFER_LM,
  OP_CAT_GPU_DATA_XFER_SM,
  FP_OPS,
  ICACHE_HIT,
  ICACHE_MISS,
  MEM_STALL_CYCLE,
  ICACHE_FILL,
  NUM_WRITE_ACKS,
  NUM_WRITES,
  POWER_BLOCK_STATES_R,
  POWER_BLOCK_STATES_W,
  POWER_FETCH_QUEUE_R,
  POWER_FETCH_QUEUE_W,
  POWER_INST_QUEUE_R,
  POWER_INST_QUEUE_W,
  POWER_BR_PRED_R,
  POWER_BR_PRED_W,
  POWER_RAS_R,
  POWER_RAS_W,
  POWER_ICACHE_R,
  POWER_ICACHE_W,
  POWER_ICACHE_R_TAG,
  POWER_ICACHE_MISS_BUF_R,
  POWER_ICACHE_MISS_BUF_W,
  POWER_ICACHE_MISS_BUF_R_TAG,
  POWER_ICACHE_MISS_BUF_W_TAG,
  POWER_ICACHE_TOT_ACC,
  POWER_ICACHE_CONF,
  POWER_INST_DECODER_R,
  POWER_INST_DECODER_W,
  POWER_MICRO_OP_SEQ_R,
  POWER_MICRO_OP_SEQ_W,
  POWER_OPERAND_DECODER_R,
  POWER_OPERAND_DECODER_W,
  POWER_UOP_QUEUE_R,
  POWER_UOP_QUEUE_W,
  POWER_REG_RENAMING_TABLE_R,
  POWER_REG_RENAMING_TABLE_W,
  POWER_DEP_CHECK_LOGIC_R,
  POWER_FREELIST_R,
  POWER_FREELIST_W,
  POWER_RESERVATION_STATION_R,
  POWER_RESERVATION_STATION_W,
  POWER_RESERVATION_STATION_R_TAG,
  POWER_RESERVATION_STATION_W_TAG,
  POWER_INST_ISSUE_SEL_LOGIC_R,
  POWER_INST_ISSUE_SEL_LOGIC_W,
  POWER_PAYLOAD_RAM_R,
  POWER_PAYLOAD_RAM_W,
  POWER_EX_ALU_R,
  POWER_EX_FPU_R,
  POWER_EX_MUL_R,
  POWER_EX_SFU_R,
  POWER_REORDER_BUF_R,
  POWER_REORDER_BUF_W,
  POWER_INST_COMMIT_SEL_LOGIC_R,
  POWER_INST_COMMIT_SEL_LOGIC_W,
  POWER_FP_RENAME_R,
  POWER_FP_RENAME_W,
  POWER_LOAD_QUEUE_R,
  POWER_LOAD_QUEUE_W,
  POWER_LOAD_QUEUE_R_TAG,
  POWER_LOAD_QUEUE_W_TAG,
  POWER_STORE_QUEUE_R,
  POWER_STORE_QUEUE_W,
  POWER_STORE_QUEUE_R_TAG,
  POWER_STORE_QUEUE_W_TAG,
  POWER_DATA_TLB_R,
  POWER_DATA_TLB_W,
  POWER_DATA_TLB_R_TAG,
  POWER_DATA_TLB_W_TAG,
  POWER_INT_REGFILE_R,
  POWER_INT_REGFILE_W,
  POWER_FP_REGFILE_R,
  POWER_FP_REGFILE_W,
  POWER_GP_REGISTER_R,
  POWER_GP_REGISTER_W,
  POWER_FP_REGISTER_R,
  POWER_FP_REGISTER_W,
  POWER_SEGMENT_REGISTER_R,
  POWER_SEGMENT_REGISTER_W,
  POWER_CONTROL_REGISTER_R,
  POWER_CONTROL_REGISTER_W,
  POWER_FLAG_REGISTER_R,
  POWER_FLAG_REGISTER_W,
  POWER_EXEC_BYPASS,
  POWER_LOAD_BYPASS,
  POWER_PIPELINE,
  POWER_DCACHE_MISS_BUF_R,
  POWER_DCACHE_MISS_BUF_R_TAG,
  POWER_DCACHE_MISS_BUF_W,
  POWER_DCACHE_MISS_BUF_W_TAG,
  POWER_DCACHE_LINEFILL_BUF_R,
  POWER_L2CACHE_LINEFILL_BUF_R,
  POWER_DCACHE_LINEFILL_BUF_W,
  POWER_L2CACHE_LINEFILL_BUF_W,
  POWER_DCACHE_LINEFILL_BUF_R_TAG,
  POWER_L2CACHE_LINEFILL_BUF_R_TAG,
  POWER_DCACHE_LINEFILL_BUF_W_TAG,
  POWER_DCACHE_WB_BUF_R,
  POWER_L2CACHE_WB_BUF_R,
  POWER_DCACHE_WB_BUF_W,
  POWER_L2CACHE_WB_BUF_W,
  POWER_DCACHE_WB_BUF_R_TAG,
  POWER_L2CACHE_WB_BUF_R_TAG,
  POWER_DCACHE_WB_BUF_W_TAG,
  POWER_DCACHE_R,
  POWER_L2CACHE_R,
  POWER_DCACHE_W,
  POWER_L2CACHE_W,
  POWER_DCACHE_R_TAG,
  POWER_L2CACHE_R_TAG,
  POWER_CONST_CACHE_R,
  POWER_CONST_CACHE_W,
  POWER_CONST_CACHE_R_TAG,
  POWER_CONST_CACHE_W_TAG,
  POWER_TEXTURE_CACHE_R,
  POWER_TEXTURE_CACHE_W,
  POWER_TEXTURE_CACHE_R_TAG,
  POWER_TEXTURE_CACHE_W_TAG,
  POWER_SHARED_MEM_R,
  POWER_SHARED_MEM_W,
  POWER_SHARED_MEM_R_TAG,
  POWER_SHARED_MEM_W_TAG,
  StatisticsEnumEnd
};
#endif  // StatsEnums_Included
