`begin_keywords "1800-2017"
`line 1 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 1


`line 17 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0

`line 17 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0

`line 17 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0

`line 17 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0

`line 17 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0

`line 17 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0

`line 17 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0

`line 17 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0

`line 17 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0

`line 17 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0

`line 17 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0

`line 17 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0

`line 17 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0

`line 17 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0

`line 17 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
 

`line 19 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
module dmi_jtag #(
  parameter logic [31:0] IdcodeValue = 32'h00000001
) (
  input  logic         clk_i,       
  input  logic         rst_ni,      
  input  logic         testmode_i,

`line 26 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
   
   
  output logic         dmi_rst_no,
  output dm::dmi_req_t dmi_req_o,
  output logic         dmi_req_valid_o,
  input  logic         dmi_req_ready_i,

`line 33 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  input dm::dmi_resp_t dmi_resp_i,
  output logic         dmi_resp_ready_o,
  input  logic         dmi_resp_valid_i,

`line 37 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  input  logic         tck_i,     
  input  logic         tms_i,     
  input  logic         trst_ni,   
  input  logic         td_i,      
  output logic         td_o,      
  output logic         tdo_oe_o   
);

`line 45 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  typedef enum logic [1:0] {
    DMINoError = 2'h0, DMIReservedError = 2'h1,
    DMIOPFailed = 2'h2, DMIBusy = 2'h3
  } dmi_error_e;
  dmi_error_e error_d, error_q;

`line 51 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  logic tck;
  logic jtag_dmi_clear;  
                         
  logic dmi_clear;  
  logic update;
  logic capture;
  logic shift;
  logic tdi;

`line 60 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  logic dtmcs_select;

`line 62 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  assign dmi_clear = jtag_dmi_clear || (dtmcs_select && update && dtmcs_q.dmihardreset);

`line 64 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
   
   
   

`line 68 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  dm::dtmcs_t dtmcs_d, dtmcs_q;

`line 70 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  always_comb begin
    dtmcs_d = dtmcs_q;
    if (capture) begin
      if (dtmcs_select) begin
        dtmcs_d  = '{
                      zero1        : '0,
                      dmihardreset : 1'b0,
                      dmireset     : 1'b0,
                      zero0        : '0,
                      idle         : 3'd1,  
                      dmistat      : error_q,  
                      abits        : 6'd7,  
                      version      : 4'd1   
                    };
      end
    end

`line 87 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
    if (shift) begin
      if (dtmcs_select) dtmcs_d  = {tdi, 31'(dtmcs_q >> 1)};
    end
  end

`line 92 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  always_ff @(posedge tck or negedge trst_ni) begin
    if (!trst_ni) begin
      dtmcs_q <= '0;
    end else begin
      dtmcs_q <= dtmcs_d;
    end
  end

`line 100 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
   
   
   

`line 104 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  logic        dmi_select;
  logic        dmi_tdo;

`line 107 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  dm::dmi_req_t  dmi_req;
  logic          dmi_req_ready;
  logic          dmi_req_valid;

`line 111 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  dm::dmi_resp_t dmi_resp;
  logic          dmi_resp_valid;
  logic          dmi_resp_ready;

`line 115 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  typedef struct packed {
    logic [6:0]  address;
    logic [31:0] data;
    logic [1:0]  op;
  } dmi_t;

`line 121 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  typedef enum logic [2:0] { Idle, Read, WaitReadValid, Write, WaitWriteValid } state_e;
  state_e state_d, state_q;

`line 124 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  logic [$bits(dmi_t)-1:0] dr_d, dr_q;
  logic [6:0] address_d, address_q;
  logic [31:0] data_d, data_q;

`line 128 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  dmi_t  dmi;
  assign dmi          = dmi_t'(dr_q);
  assign dmi_req.addr = address_q;
  assign dmi_req.data = data_q;
  assign dmi_req.op   = (state_q == Write) ? dm::DTM_WRITE : dm::DTM_READ;
   
  assign dmi_resp_ready = 1'b1;

`line 136 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  logic error_dmi_busy;

`line 138 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  always_comb begin : p_fsm
    error_dmi_busy = 1'b0;
     
    state_d   = state_q;
    address_d = address_q;
    data_d    = data_q;
    error_d   = error_q;

`line 146 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
    dmi_req_valid = 1'b0;

`line 148 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
    if (dmi_clear) begin
      state_d   = Idle;
      data_d    = '0;
      error_d   = DMINoError;
      address_d = '0;
    end else begin
      unique case (state_q)
        Idle: begin
           
          if (dmi_select && update && (error_q == DMINoError)) begin
             
            address_d = dmi.address;
            data_d = dmi.data;
            if (dm::dtm_op_e'(dmi.op) == dm::DTM_READ) begin
              state_d = Read;
            end else if (dm::dtm_op_e'(dmi.op) == dm::DTM_WRITE) begin
              state_d = Write;
            end
             
          end
        end

`line 170 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
        Read: begin
          dmi_req_valid = 1'b1;
          if (dmi_req_ready) begin
            state_d = WaitReadValid;
          end
        end

`line 177 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
        WaitReadValid: begin
           
          if (dmi_resp_valid) begin
            data_d = dmi_resp.data;
            state_d = Idle;
          end
        end

`line 185 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
        Write: begin
          dmi_req_valid = 1'b1;
           
          if (dmi_req_ready) begin
            state_d = WaitWriteValid;
          end
        end

`line 193 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
        WaitWriteValid: begin
           
          if (dmi_resp_valid) begin
            state_d = Idle;
          end
        end

`line 200 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
        default: begin
           
          if (dmi_resp_valid) begin
            state_d = Idle;
          end
        end
      endcase

`line 208 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
       
       
      if (update && state_q != Idle) begin
        error_dmi_busy = 1'b1;
      end

`line 214 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
       
       
       
      if (capture && state_q inside {Read, WaitReadValid}) begin
        error_dmi_busy = 1'b1;
      end

`line 221 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
      if (error_dmi_busy) begin
        error_d = DMIBusy;
      end
       
      if (update && dtmcs_q.dmireset && dtmcs_select) begin
        error_d = DMINoError;
      end
    end
  end

`line 231 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
   
  assign dmi_tdo = dr_q[0];

`line 234 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  always_comb begin : p_shift
    dr_d    = dr_q;
    if (dmi_clear) begin
      dr_d = '0;
    end else begin
      if (capture) begin
        if (dmi_select) begin
          if (error_q == DMINoError && !error_dmi_busy) begin
            dr_d = {address_q, data_q, DMINoError};
             
          end else if (error_q == DMIBusy || error_dmi_busy) begin
            dr_d = {address_q, data_q, DMIBusy};
          end
        end
      end

`line 250 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
      if (shift) begin
        if (dmi_select) begin
          dr_d = {tdi, dr_q[$bits(dr_q)-1:1]};
        end
      end
    end
  end

`line 258 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
  always_ff @(posedge tck or negedge trst_ni) begin
    if (!trst_ni) begin
      dr_q      <= '0;
      state_q   <= Idle;
      address_q <= '0;
      data_q    <= '0;
      error_q   <= DMINoError;
    end else begin
      dr_q      <= dr_d;
      state_q   <= state_d;
      address_q <= address_d;
      data_q    <= data_d;
      error_q   <= error_d;
    end
  end

`line 274 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
   
   
   
  dmi_jtag_tap #(
    .IrLength (5),
    .IdcodeValue(IdcodeValue)
  ) i_dmi_jtag_tap (
    .tck_i,
    .tms_i,
    .trst_ni,
    .td_i,
    .td_o,
    .tdo_oe_o,
    .testmode_i,
    .tck_o          ( tck              ),
    .dmi_clear_o    ( jtag_dmi_clear   ),
    .update_o       ( update           ),
    .capture_o      ( capture          ),
    .shift_o        ( shift            ),
    .tdi_o          ( tdi              ),
    .dtmcs_select_o ( dtmcs_select     ),
    .dtmcs_tdo_i    ( dtmcs_q[0]       ),
    .dmi_select_o   ( dmi_select       ),
    .dmi_tdo_i      ( dmi_tdo          )
  );

`line 300 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
   
   
   
  dmi_cdc i_dmi_cdc (
     
    .tck_i                ( tck              ),
    .trst_ni              ( trst_ni          ),
    .jtag_dmi_cdc_clear_i ( dmi_clear        ),
    .jtag_dmi_req_i       ( dmi_req          ),
    .jtag_dmi_ready_o     ( dmi_req_ready    ),
    .jtag_dmi_valid_i     ( dmi_req_valid    ),
    .jtag_dmi_resp_o      ( dmi_resp         ),
    .jtag_dmi_valid_o     ( dmi_resp_valid   ),
    .jtag_dmi_ready_i     ( dmi_resp_ready   ),
     
    .clk_i,
    .rst_ni,
    .core_dmi_rst_no      ( dmi_rst_no       ),
    .core_dmi_req_o       ( dmi_req_o        ),
    .core_dmi_valid_o     ( dmi_req_valid_o  ),
    .core_dmi_ready_i     ( dmi_req_ready_i  ),
    .core_dmi_resp_i      ( dmi_resp_i       ),
    .core_dmi_ready_o     ( dmi_resp_ready_o ),
    .core_dmi_valid_i     ( dmi_resp_valid_i )
  );

`line 326 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 0
endmodule : dmi_jtag

`line 328 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv" 2
