Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov  4 12:59:47 2021
| Host         : LAPTOP-FM4V0FMP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file button_test_board_timing_summary_routed.rpt -pb button_test_board_timing_summary_routed.pb -rpx button_test_board_timing_summary_routed.rpx -warn_on_violation
| Design       : button_test_board
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.190        0.000                      0                   28        0.190        0.000                      0                   28        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.190        0.000                      0                   28        0.190        0.000                      0                   28        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 1.062ns (29.963%)  route 2.482ns (70.037%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.151    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 f  BUTTON/STICKY_CNT/internal_counter_reg[2]/Q
                         net (fo=5, routed)           1.073     6.681    BUTTON/STICKY_CNT/state[2]
    SLICE_X63Y16         LUT4 (Prop_lut4_I0_O)        0.150     6.831 r  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.294     7.124    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.332     7.456 f  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.446     7.902    BUTTON/STICKY_CNT/overflow__6
    SLICE_X63Y15         LUT4 (Prop_lut4_I0_O)        0.124     8.026 r  BUTTON/STICKY_CNT/internal_counter[7]_i_1/O
                         net (fo=8, routed)           0.670     8.696    BUTTON/STICKY_CNT/internal_counter[7]_i_1_n_0
    SLICE_X63Y17         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.511    14.852    BUTTON/STICKY_CNT/CLK
    SLICE_X63Y17         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[0]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.886    BUTTON/STICKY_CNT/internal_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 1.062ns (31.654%)  route 2.293ns (68.346%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.151    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 f  BUTTON/STICKY_CNT/internal_counter_reg[2]/Q
                         net (fo=5, routed)           1.073     6.681    BUTTON/STICKY_CNT/state[2]
    SLICE_X63Y16         LUT4 (Prop_lut4_I0_O)        0.150     6.831 r  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.294     7.124    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.332     7.456 f  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.446     7.902    BUTTON/STICKY_CNT/overflow__6
    SLICE_X63Y15         LUT4 (Prop_lut4_I0_O)        0.124     8.026 r  BUTTON/STICKY_CNT/internal_counter[7]_i_1/O
                         net (fo=8, routed)           0.481     8.506    BUTTON/STICKY_CNT/internal_counter[7]_i_1_n_0
    SLICE_X62Y17         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.511    14.852    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y17         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.886    BUTTON/STICKY_CNT/internal_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 1.062ns (31.654%)  route 2.293ns (68.346%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.151    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 f  BUTTON/STICKY_CNT/internal_counter_reg[2]/Q
                         net (fo=5, routed)           1.073     6.681    BUTTON/STICKY_CNT/state[2]
    SLICE_X63Y16         LUT4 (Prop_lut4_I0_O)        0.150     6.831 r  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.294     7.124    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.332     7.456 f  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.446     7.902    BUTTON/STICKY_CNT/overflow__6
    SLICE_X63Y15         LUT4 (Prop_lut4_I0_O)        0.124     8.026 r  BUTTON/STICKY_CNT/internal_counter[7]_i_1/O
                         net (fo=8, routed)           0.481     8.506    BUTTON/STICKY_CNT/internal_counter[7]_i_1_n_0
    SLICE_X62Y17         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.511    14.852    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y17         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[6]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.886    BUTTON/STICKY_CNT/internal_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 1.062ns (31.654%)  route 2.293ns (68.346%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.151    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 f  BUTTON/STICKY_CNT/internal_counter_reg[2]/Q
                         net (fo=5, routed)           1.073     6.681    BUTTON/STICKY_CNT/state[2]
    SLICE_X63Y16         LUT4 (Prop_lut4_I0_O)        0.150     6.831 r  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.294     7.124    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.332     7.456 f  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.446     7.902    BUTTON/STICKY_CNT/overflow__6
    SLICE_X63Y15         LUT4 (Prop_lut4_I0_O)        0.124     8.026 r  BUTTON/STICKY_CNT/internal_counter[7]_i_1/O
                         net (fo=8, routed)           0.481     8.506    BUTTON/STICKY_CNT/internal_counter[7]_i_1_n_0
    SLICE_X62Y17         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.511    14.852    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y17         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[7]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.886    BUTTON/STICKY_CNT/internal_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 1.062ns (33.031%)  route 2.153ns (66.969%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.151    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 f  BUTTON/STICKY_CNT/internal_counter_reg[2]/Q
                         net (fo=5, routed)           1.073     6.681    BUTTON/STICKY_CNT/state[2]
    SLICE_X63Y16         LUT4 (Prop_lut4_I0_O)        0.150     6.831 r  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.294     7.124    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.332     7.456 f  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.446     7.902    BUTTON/STICKY_CNT/overflow__6
    SLICE_X63Y15         LUT4 (Prop_lut4_I0_O)        0.124     8.026 r  BUTTON/STICKY_CNT/internal_counter[7]_i_1/O
                         net (fo=8, routed)           0.341     8.366    BUTTON/STICKY_CNT/internal_counter[7]_i_1_n_0
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    14.853    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[1]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X62Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.911    BUTTON/STICKY_CNT/internal_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 1.062ns (33.031%)  route 2.153ns (66.969%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.151    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 f  BUTTON/STICKY_CNT/internal_counter_reg[2]/Q
                         net (fo=5, routed)           1.073     6.681    BUTTON/STICKY_CNT/state[2]
    SLICE_X63Y16         LUT4 (Prop_lut4_I0_O)        0.150     6.831 r  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.294     7.124    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.332     7.456 f  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.446     7.902    BUTTON/STICKY_CNT/overflow__6
    SLICE_X63Y15         LUT4 (Prop_lut4_I0_O)        0.124     8.026 r  BUTTON/STICKY_CNT/internal_counter[7]_i_1/O
                         net (fo=8, routed)           0.341     8.366    BUTTON/STICKY_CNT/internal_counter[7]_i_1_n_0
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    14.853    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[2]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X62Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.911    BUTTON/STICKY_CNT/internal_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 1.062ns (33.031%)  route 2.153ns (66.969%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.151    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 f  BUTTON/STICKY_CNT/internal_counter_reg[2]/Q
                         net (fo=5, routed)           1.073     6.681    BUTTON/STICKY_CNT/state[2]
    SLICE_X63Y16         LUT4 (Prop_lut4_I0_O)        0.150     6.831 r  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.294     7.124    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.332     7.456 f  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.446     7.902    BUTTON/STICKY_CNT/overflow__6
    SLICE_X63Y15         LUT4 (Prop_lut4_I0_O)        0.124     8.026 r  BUTTON/STICKY_CNT/internal_counter[7]_i_1/O
                         net (fo=8, routed)           0.341     8.366    BUTTON/STICKY_CNT/internal_counter[7]_i_1_n_0
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    14.853    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[3]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X62Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.911    BUTTON/STICKY_CNT/internal_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 1.062ns (33.031%)  route 2.153ns (66.969%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.151    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 f  BUTTON/STICKY_CNT/internal_counter_reg[2]/Q
                         net (fo=5, routed)           1.073     6.681    BUTTON/STICKY_CNT/state[2]
    SLICE_X63Y16         LUT4 (Prop_lut4_I0_O)        0.150     6.831 r  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.294     7.124    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.332     7.456 f  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.446     7.902    BUTTON/STICKY_CNT/overflow__6
    SLICE_X63Y15         LUT4 (Prop_lut4_I0_O)        0.124     8.026 r  BUTTON/STICKY_CNT/internal_counter[7]_i_1/O
                         net (fo=8, routed)           0.341     8.366    BUTTON/STICKY_CNT/internal_counter[7]_i_1_n_0
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    14.853    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[4]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X62Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.911    BUTTON/STICKY_CNT/internal_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.752ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/CONTROLLER/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.828ns (25.728%)  route 2.390ns (74.272%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.151    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 f  BUTTON/STICKY_CNT/internal_counter_reg[2]/Q
                         net (fo=5, routed)           1.073     6.681    BUTTON/STICKY_CNT/state[2]
    SLICE_X63Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.805 f  BUTTON/STICKY_CNT/state[2]_i_4/O
                         net (fo=1, routed)           0.639     7.444    BUTTON/STICKY_CNT/state[2]_i_4_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.568 r  BUTTON/STICKY_CNT/state[2]_i_2/O
                         net (fo=4, routed)           0.678     8.246    BUTTON/CONTROLLER/state_reg[2]_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I2_O)        0.124     8.370 r  BUTTON/CONTROLLER/state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.370    BUTTON/CONTROLLER/new_state[2]
    SLICE_X62Y15         FDCE                                         r  BUTTON/CONTROLLER/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.513    14.854    BUTTON/CONTROLLER/CLK
    SLICE_X62Y15         FDCE                                         r  BUTTON/CONTROLLER/state_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y15         FDCE (Setup_fdce_C_D)        0.029    15.122    BUTTON/CONTROLLER/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.752    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/CONTROLLER/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 1.062ns (34.341%)  route 2.031ns (65.659%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.151    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  BUTTON/STICKY_CNT/internal_counter_reg[2]/Q
                         net (fo=5, routed)           1.073     6.681    BUTTON/STICKY_CNT/state[2]
    SLICE_X63Y16         LUT4 (Prop_lut4_I0_O)        0.150     6.831 f  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.294     7.124    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.332     7.456 r  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.664     8.120    BUTTON/STICKY_CNT/overflow__6
    SLICE_X63Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.244 r  BUTTON/STICKY_CNT/state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.244    BUTTON/CONTROLLER/D[0]
    SLICE_X63Y15         FDCE                                         r  BUTTON/CONTROLLER/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.513    14.854    BUTTON/CONTROLLER/CLK
    SLICE_X63Y15         FDCE                                         r  BUTTON/CONTROLLER/state_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y15         FDCE (Setup_fdce_C_D)        0.029    15.122    BUTTON/CONTROLLER/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  6.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 BUTTON/CONTROLLER/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/CONTROLLER/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.474    BUTTON/CONTROLLER/CLK
    SLICE_X62Y15         FDCE                                         r  BUTTON/CONTROLLER/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  BUTTON/CONTROLLER/state_reg[2]/Q
                         net (fo=3, routed)           0.108     1.723    BUTTON/STICKY_CNT/state_reg[0][2]
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.045     1.768 r  BUTTON/STICKY_CNT/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.768    BUTTON/CONTROLLER/D[0]
    SLICE_X63Y15         FDCE                                         r  BUTTON/CONTROLLER/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.987    BUTTON/CONTROLLER/CLK
    SLICE_X63Y15         FDCE                                         r  BUTTON/CONTROLLER/state_reg[0]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X63Y15         FDCE (Hold_fdce_C_D)         0.091     1.578    BUTTON/CONTROLLER/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 BCDCOUNTER/internal_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDCOUNTER/internal_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.473    BCDCOUNTER/CLK
    SLICE_X63Y16         FDCE                                         r  BCDCOUNTER/internal_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  BCDCOUNTER/internal_counter_reg[2]/Q
                         net (fo=10, routed)          0.168     1.782    BCDCOUNTER/internal_counter_reg_n_0_[2]
    SLICE_X63Y16         LUT5 (Prop_lut5_I4_O)        0.042     1.824 r  BCDCOUNTER/internal_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.824    BCDCOUNTER/internal_counter[3]_i_2_n_0
    SLICE_X63Y16         FDCE                                         r  BCDCOUNTER/internal_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.986    BCDCOUNTER/CLK
    SLICE_X63Y16         FDCE                                         r  BCDCOUNTER/internal_counter_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDCE (Hold_fdce_C_D)         0.107     1.580    BCDCOUNTER/internal_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 BUTTON/FF_0/internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/FF_1/internal_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.474    BUTTON/FF_0/CLK
    SLICE_X63Y15         FDCE                                         r  BUTTON/FF_0/internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  BUTTON/FF_0/internal_value_reg[0]/Q
                         net (fo=1, routed)           0.176     1.792    BUTTON/FF_1/internal_value_reg[0]_0
    SLICE_X63Y15         FDCE                                         r  BUTTON/FF_1/internal_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.987    BUTTON/FF_1/CLK
    SLICE_X63Y15         FDCE                                         r  BUTTON/FF_1/internal_value_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X63Y15         FDCE (Hold_fdce_C_D)         0.070     1.544    BUTTON/FF_1/internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 BCDCOUNTER/internal_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDCOUNTER/internal_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.473    BCDCOUNTER/CLK
    SLICE_X63Y16         FDCE                                         r  BCDCOUNTER/internal_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  BCDCOUNTER/internal_counter_reg[2]/Q
                         net (fo=10, routed)          0.168     1.782    BCDCOUNTER/internal_counter_reg_n_0_[2]
    SLICE_X63Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.827 r  BCDCOUNTER/internal_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.827    BCDCOUNTER/internal_counter[2]_i_1_n_0
    SLICE_X63Y16         FDCE                                         r  BCDCOUNTER/internal_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.986    BCDCOUNTER/CLK
    SLICE_X63Y16         FDCE                                         r  BCDCOUNTER/internal_counter_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDCE (Hold_fdce_C_D)         0.091     1.564    BCDCOUNTER/internal_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.472    BUTTON/STICKY_CNT/CLK
    SLICE_X63Y17         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  BUTTON/STICKY_CNT/internal_counter_reg[0]/Q
                         net (fo=4, routed)           0.170     1.783    BUTTON/STICKY_CNT/state[0]
    SLICE_X63Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  BUTTON/STICKY_CNT/internal_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    BUTTON/STICKY_CNT/internal_counter[0]_i_1_n_0
    SLICE_X63Y17         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.985    BUTTON/STICKY_CNT/CLK
    SLICE_X63Y17         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDCE (Hold_fdce_C_D)         0.092     1.564    BUTTON/STICKY_CNT/internal_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 BUTTON/CONTROLLER/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/CONTROLLER/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.474    BUTTON/CONTROLLER/CLK
    SLICE_X62Y15         FDCE                                         r  BUTTON/CONTROLLER/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  BUTTON/CONTROLLER/state_reg[2]/Q
                         net (fo=3, routed)           0.195     1.810    BUTTON/CONTROLLER/Q[2]
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.045     1.855 r  BUTTON/CONTROLLER/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.855    BUTTON/CONTROLLER/new_state[2]
    SLICE_X62Y15         FDCE                                         r  BUTTON/CONTROLLER/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.987    BUTTON/CONTROLLER/CLK
    SLICE_X62Y15         FDCE                                         r  BUTTON/CONTROLLER/state_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X62Y15         FDCE (Hold_fdce_C_D)         0.091     1.565    BUTTON/CONTROLLER/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 BUTTON/CONTROLLER/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.256ns (60.797%)  route 0.165ns (39.203%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.474    BUTTON/CONTROLLER/CLK
    SLICE_X63Y15         FDCE                                         r  BUTTON/CONTROLLER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  BUTTON/CONTROLLER/state_reg[0]/Q
                         net (fo=2, routed)           0.165     1.780    BUTTON/CONTROLLER/Q[0]
    SLICE_X62Y16         LUT3 (Prop_lut3_I2_O)        0.045     1.825 r  BUTTON/CONTROLLER/internal_counter[4]_i_6/O
                         net (fo=1, routed)           0.000     1.825    BUTTON/STICKY_CNT/S[0]
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.895 r  BUTTON/STICKY_CNT/internal_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    BUTTON/STICKY_CNT/internal_counter_reg[4]_i_1_n_7
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.986    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[1]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X62Y16         FDCE (Hold_fdce_C_D)         0.105     1.592    BUTTON/STICKY_CNT/internal_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.251ns (59.085%)  route 0.174ns (40.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.473    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  BUTTON/STICKY_CNT/internal_counter_reg[1]/Q
                         net (fo=6, routed)           0.174     1.788    BUTTON/STICKY_CNT/Q[0]
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.833 r  BUTTON/STICKY_CNT/internal_counter[4]_i_5/O
                         net (fo=1, routed)           0.000     1.833    BUTTON/STICKY_CNT/internal_counter[4]_i_5_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.898 r  BUTTON/STICKY_CNT/internal_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.898    BUTTON/STICKY_CNT/internal_counter_reg[4]_i_1_n_6
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.986    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X62Y16         FDCE (Hold_fdce_C_D)         0.105     1.578    BUTTON/STICKY_CNT/internal_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.249ns (55.780%)  route 0.197ns (44.220%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.473    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  BUTTON/STICKY_CNT/internal_counter_reg[4]/Q
                         net (fo=5, routed)           0.197     1.812    BUTTON/STICKY_CNT/state[4]
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.045     1.857 r  BUTTON/STICKY_CNT/internal_counter[4]_i_3/O
                         net (fo=1, routed)           0.000     1.857    BUTTON/STICKY_CNT/internal_counter[4]_i_3_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.920 r  BUTTON/STICKY_CNT/internal_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    BUTTON/STICKY_CNT/internal_counter_reg[4]_i_1_n_4
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.986    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y16         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X62Y16         FDCE (Hold_fdce_C_D)         0.105     1.578    BUTTON/STICKY_CNT/internal_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.251ns (56.012%)  route 0.197ns (43.988%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.472    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y17         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  BUTTON/STICKY_CNT/internal_counter_reg[5]/Q
                         net (fo=5, routed)           0.197     1.810    BUTTON/STICKY_CNT/state[5]
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.045     1.855 r  BUTTON/STICKY_CNT/internal_counter[7]_i_4/O
                         net (fo=1, routed)           0.000     1.855    BUTTON/STICKY_CNT/internal_counter[7]_i_4_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.920 r  BUTTON/STICKY_CNT/internal_counter_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.920    BUTTON/STICKY_CNT/internal_counter_reg[7]_i_2_n_6
    SLICE_X62Y17         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.985    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y17         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[6]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y17         FDCE (Hold_fdce_C_D)         0.105     1.577    BUTTON/STICKY_CNT/internal_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y16   BCDCOUNTER/internal_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y16   BCDCOUNTER/internal_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y16   BCDCOUNTER/internal_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y16   BCDCOUNTER/internal_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y15   BUTTON/CONTROLLER/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y15   BUTTON/CONTROLLER/state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15   BUTTON/CONTROLLER/state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y15   BUTTON/FF_0/internal_value_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y15   BUTTON/FF_1/internal_value_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   BCDCOUNTER/internal_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   BCDCOUNTER/internal_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   BCDCOUNTER/internal_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   BCDCOUNTER/internal_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   BUTTON/CONTROLLER/state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   BUTTON/CONTROLLER/state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   BUTTON/CONTROLLER/state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   BUTTON/FF_0/internal_value_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   BUTTON/FF_1/internal_value_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   BUTTON/STICKY_CNT/internal_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   BCDCOUNTER/internal_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   BCDCOUNTER/internal_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   BCDCOUNTER/internal_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   BCDCOUNTER/internal_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   BCDCOUNTER/internal_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   BCDCOUNTER/internal_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   BCDCOUNTER/internal_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   BCDCOUNTER/internal_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   BUTTON/CONTROLLER/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   BUTTON/CONTROLLER/state_reg[1]/C



