Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Angel/PracticasE6/Tarea1/archivos tarea1/SPI_MEMORIA/DAC_MEM_TB_isim_beh.exe -prj C:/Users/Angel/PracticasE6/Tarea1/archivos tarea1/SPI_MEMORIA/DAC_MEM_TB_beh.prj work.DAC_MEM_TB 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Angel/PracticasE6/Tarea1/archivos tarea1/SPI_MEMORIA/TOP-SINTHESIS.vhd" into library work
Parsing VHDL file "C:/Users/Angel/PracticasE6/Tarea1/archivos tarea1/SPI_MEMORIA/DAC_MEM_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 106708 KB
Fuse CPU Usage: 467 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity DAC_MEM [\DAC_MEM(12,12)\]
Compiling architecture behavior of entity dac_mem_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/Users/Angel/PracticasE6/Tarea1/archivos tarea1/SPI_MEMORIA/DAC_MEM_TB_isim_beh.exe
Fuse Memory Usage: 122244 KB
Fuse CPU Usage: 654 ms
