# RISC-V-Processor
ðŸ˜› A RISC-V processor for use in FPGA designs.


This is a project of a 32-bit risc-v processor. The processor can run machine language (including jump, branch instructions) using a text file MemoryDivide.txt reprensenting data stored in memory system.

TO DO: (In Spring 2022)
1. Implement the whole RV32I with extensions
2. Branch prediction, cache design
3. Implement on an FPGA
4. Write simple os and implement on FPGA

## Clone the project to your local system


Open the Terminal window and type in the following command:


git clone https://github.com/YiminGao0113/riscv_cpu

## Meta

Yimin Gao â€“ yg9bq@virginia.edu

Distributed under the MIT license. See ``LICENSE`` for more information.

[https://github.com/YiminGao0113/riscv_cpu/blob/main/LICENSE.txt](https://github.com/YiminGao0113/riscv_cpu/blob/main/LICENSE.txt)

## Contributing

1. Fork it (<https://github.com/YiminGao0113/riscv_cpu/fork>)
2. Create your feature branch (`git checkout -b feature/fooBar`)
3. Commit your changes (`git commit -am 'Add some fooBar'`)
4. Push to the branch (`git push origin feature/fooBar`)
5. Create a new Pull Request

<!-- Markdown link & img dfn's -->
[npm-image]: https://img.shields.io/npm/v/datadog-metrics.svg?style=flat-square
[npm-url]: https://npmjs.org/package/datadog-metrics
[npm-downloads]: https://img.shields.io/npm/dm/datadog-metrics.svg?style=flat-square
[travis-image]: https://img.shields.io/travis/dbader/node-datadog-metrics/master.svg?style=flat-square
[travis-url]: https://travis-ci.org/dbader/node-datadog-metrics
[wiki]: https://github.com/yourname/yourproject/wiki
