/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  reg [4:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [14:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [10:0] celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [3:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_3z;
  reg [7:0] celloutsig_0_44z;
  reg [3:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [10:0] celloutsig_1_0z;
  reg [2:0] celloutsig_1_11z;
  wire [19:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [30:0] celloutsig_1_8z;
  reg [7:0] celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~(celloutsig_0_6z | celloutsig_0_18z[1]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[2] | in_data[172]) & in_data[115]);
  assign celloutsig_1_3z = celloutsig_1_1z | ~(in_data[156]);
  assign celloutsig_0_9z = celloutsig_0_8z | ~(in_data[45]);
  assign celloutsig_0_10z = celloutsig_0_7z | ~(celloutsig_0_5z[3]);
  assign celloutsig_0_6z = celloutsig_0_0z[6] | celloutsig_0_0z[0];
  assign celloutsig_0_8z = celloutsig_0_3z[1] ^ celloutsig_0_7z;
  assign celloutsig_0_7z = ~(celloutsig_0_4z ^ celloutsig_0_5z[1]);
  assign celloutsig_0_0z = in_data[41:34] & in_data[30:23];
  assign celloutsig_0_3z = celloutsig_0_0z[6:4] & in_data[55:53];
  assign celloutsig_0_16z = { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_4z } & celloutsig_0_15z[2:0];
  assign celloutsig_0_17z = celloutsig_0_14z[7:4] & celloutsig_0_14z[3:0];
  assign celloutsig_0_5z = { celloutsig_0_3z[2], celloutsig_0_1z, celloutsig_0_3z } / { 1'h1, celloutsig_0_0z[6:3] };
  assign celloutsig_1_17z = { celloutsig_1_9z[6:0], celloutsig_1_2z } / { 1'h1, celloutsig_1_8z[19:1] };
  assign celloutsig_0_14z = { in_data[31:29], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z } / { 1'h1, in_data[11:5] };
  assign celloutsig_0_24z = { celloutsig_0_14z[2], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_16z } / { 1'h1, celloutsig_0_18z[12:7], celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_1_6z = { celloutsig_1_2z[8:3], celloutsig_1_1z, celloutsig_1_4z } > in_data[134:122];
  assign celloutsig_1_18z = celloutsig_1_17z[10:5] > { in_data[161:159], celloutsig_1_11z };
  assign celloutsig_0_13z = celloutsig_0_0z[7:3] > { celloutsig_0_11z[8:5], celloutsig_0_8z };
  assign celloutsig_1_7z = celloutsig_1_4z[4:0] < celloutsig_1_4z[4:0];
  assign celloutsig_0_2z = { celloutsig_0_0z[7:3], celloutsig_0_1z } < celloutsig_0_0z[5:0];
  assign celloutsig_0_29z = { celloutsig_0_8z, celloutsig_0_16z } < { celloutsig_0_17z[2:0], celloutsig_0_9z };
  assign celloutsig_1_2z = in_data[146:134] % { 1'h1, in_data[160:149] };
  assign celloutsig_1_4z = { celloutsig_1_0z[4:0], celloutsig_1_1z } % { 1'h1, in_data[187:183] };
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_5z } % { 1'h1, in_data[55:48] };
  assign celloutsig_0_18z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_4z } % { 1'h1, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_4z = in_data[7:3] !== celloutsig_0_0z[4:0];
  assign celloutsig_1_19z = celloutsig_1_8z[3] & celloutsig_1_1z;
  assign celloutsig_1_8z = { in_data[156:150], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z } ~^ { in_data[174:163], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_46z = ~((celloutsig_0_33z & celloutsig_0_29z) | celloutsig_0_44z[2]);
  assign celloutsig_1_5z = ~((celloutsig_1_3z & celloutsig_1_4z[2]) | in_data[110]);
  always_latch
    if (!clkin_data[128]) celloutsig_0_32z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_32z = in_data[13:10];
  always_latch
    if (!clkin_data[96]) celloutsig_0_44z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_44z = { celloutsig_0_24z[5:4], celloutsig_0_23z, celloutsig_0_17z, 1'h1 };
  always_latch
    if (!clkin_data[96]) celloutsig_0_45z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_45z = { celloutsig_0_32z[2:0], 1'h1 };
  always_latch
    if (clkin_data[192]) celloutsig_1_0z = 11'h000;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[179:169];
  always_latch
    if (!clkin_data[192]) celloutsig_1_9z = 8'h00;
    else if (!clkin_data[64]) celloutsig_1_9z = { celloutsig_1_2z[12:7], celloutsig_1_7z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[160]) celloutsig_1_11z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_11z = in_data[147:145];
  always_latch
    if (clkin_data[128]) celloutsig_0_15z = 5'h00;
    else if (!celloutsig_1_19z) celloutsig_0_15z = { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_12z = ~((celloutsig_0_6z & celloutsig_0_0z[4]) | (celloutsig_0_11z[1] & celloutsig_0_0z[2]));
  assign celloutsig_0_1z = ~((in_data[30] & celloutsig_0_0z[3]) | (celloutsig_0_0z[0] & in_data[33]));
  assign celloutsig_0_20z = ~((celloutsig_0_4z & celloutsig_0_10z) | (celloutsig_0_2z & celloutsig_0_3z[1]));
  assign celloutsig_0_23z = ~celloutsig_0_10z;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
