{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "from magma import *\n",
    "from functools import reduce\n",
    "import os\n",
    "os.environ[\"MANTLE\"] = \"lattice\"\n",
    "from mantle import EQ, Add, Sub, Or, And\n",
    "\n",
    "def one_hot_mux(conds, inputs):\n",
    "    outputs = []\n",
    "    for cond, inp in zip(conds, inputs):\n",
    "        outputs.append(And(2, 4)(inp, bits([cond for _ in range(len(inp))])))\n",
    "    return reduce(lambda x, y: Or(2, 4)(x, y), outputs)\n",
    "\n",
    "\n",
    "class SimpleALU(Circuit):\n",
    "    name = \"SimpleALU\"\n",
    "    IO = [\"a\", In(UInt(4)), \"b\", In(UInt(4)), \"opcode\", In(UInt(2)), \"out\", Out(UInt(4))]\n",
    "    \n",
    "    @classmethod\n",
    "    def definition(io):\n",
    "        is_op0 = EQ(2)(io.opcode, uint(0, n=2))\n",
    "        is_op1 = EQ(2)(io.opcode, uint(1, n=2))\n",
    "        is_op2 = EQ(2)(io.opcode, uint(2, n=2))\n",
    "        is_op3 = EQ(2)(io.opcode, uint(3, n=2))\n",
    "        op0_out = Add(4)(io.a, io.b)\n",
    "        op1_out = Sub(4)(io.a, io.b)\n",
    "        op2_out = io.a\n",
    "        op3_out = io.b\n",
    "        wire(io.out, one_hot_mux([is_op0, is_op1, is_op2, is_op3], [op0_out, op1_out, op2_out, op3_out]))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling EQ2\n",
      "compiling FullAdder\n",
      "compiling Add4\n",
      "compiling Invert4\n",
      "compiling Add4Cin\n",
      "compiling Sub4\n",
      "compiling And2\n",
      "compiling And2x4\n",
      "compiling Or2\n",
      "compiling Or2x4\n",
      "compiling SimpleALU\n",
      "module EQ2 (input [1:0] I0, input [1:0] I1, output  O);\n",
      "wire  inst0_O;\n",
      "SB_LUT4 #(.LUT_INIT(16'h9009)) inst0 (.I0(I0[0]), .I1(I1[0]), .I2(I0[1]), .I3(I1[1]), .O(inst0_O));\n",
      "assign O = inst0_O;\n",
      "endmodule\n",
      "\n",
      "module FullAdder (input  I0, input  I1, input  CIN, output  O, output  COUT);\n",
      "wire  inst0_O;\n",
      "wire  inst1_CO;\n",
      "SB_LUT4 #(.LUT_INIT(16'h9696)) inst0 (.I0(I0), .I1(I1), .I2(CIN), .I3(1'b0), .O(inst0_O));\n",
      "SB_CARRY inst1 (.I0(I0), .I1(I1), .CI(CIN), .CO(inst1_CO));\n",
      "assign O = inst0_O;\n",
      "assign COUT = inst1_CO;\n",
      "endmodule\n",
      "\n",
      "module Add4 (input [3:0] I0, input [3:0] I1, output [3:0] O);\n",
      "wire  inst0_O;\n",
      "wire  inst0_COUT;\n",
      "wire  inst1_O;\n",
      "wire  inst1_COUT;\n",
      "wire  inst2_O;\n",
      "wire  inst2_COUT;\n",
      "wire  inst3_O;\n",
      "wire  inst3_COUT;\n",
      "FullAdder inst0 (.I0(I0[0]), .I1(I1[0]), .CIN(1'b0), .O(inst0_O), .COUT(inst0_COUT));\n",
      "FullAdder inst1 (.I0(I0[1]), .I1(I1[1]), .CIN(inst0_COUT), .O(inst1_O), .COUT(inst1_COUT));\n",
      "FullAdder inst2 (.I0(I0[2]), .I1(I1[2]), .CIN(inst1_COUT), .O(inst2_O), .COUT(inst2_COUT));\n",
      "FullAdder inst3 (.I0(I0[3]), .I1(I1[3]), .CIN(inst2_COUT), .O(inst3_O), .COUT(inst3_COUT));\n",
      "assign O = {inst3_O,inst2_O,inst1_O,inst0_O};\n",
      "endmodule\n",
      "\n",
      "module Invert4 (input [3:0] I, output [3:0] O);\n",
      "wire  inst0_O;\n",
      "wire  inst1_O;\n",
      "wire  inst2_O;\n",
      "wire  inst3_O;\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst0 (.I0(I[0]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst0_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst1 (.I0(I[1]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst1_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst2 (.I0(I[2]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst2_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst3 (.I0(I[3]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst3_O));\n",
      "assign O = {inst3_O,inst2_O,inst1_O,inst0_O};\n",
      "endmodule\n",
      "\n",
      "module Add4Cin (input [3:0] I0, input [3:0] I1, input  CIN, output [3:0] O);\n",
      "wire  inst0_O;\n",
      "wire  inst0_COUT;\n",
      "wire  inst1_O;\n",
      "wire  inst1_COUT;\n",
      "wire  inst2_O;\n",
      "wire  inst2_COUT;\n",
      "wire  inst3_O;\n",
      "wire  inst3_COUT;\n",
      "FullAdder inst0 (.I0(I0[0]), .I1(I1[0]), .CIN(CIN), .O(inst0_O), .COUT(inst0_COUT));\n",
      "FullAdder inst1 (.I0(I0[1]), .I1(I1[1]), .CIN(inst0_COUT), .O(inst1_O), .COUT(inst1_COUT));\n",
      "FullAdder inst2 (.I0(I0[2]), .I1(I1[2]), .CIN(inst1_COUT), .O(inst2_O), .COUT(inst2_COUT));\n",
      "FullAdder inst3 (.I0(I0[3]), .I1(I1[3]), .CIN(inst2_COUT), .O(inst3_O), .COUT(inst3_COUT));\n",
      "assign O = {inst3_O,inst2_O,inst1_O,inst0_O};\n",
      "endmodule\n",
      "\n",
      "module Sub4 (input [3:0] I0, input [3:0] I1, output [3:0] O);\n",
      "wire [3:0] inst0_O;\n",
      "wire [3:0] inst1_O;\n",
      "Invert4 inst0 (.I(I1), .O(inst0_O));\n",
      "Add4Cin inst1 (.I0(I0), .I1(inst0_O), .CIN(1'b1), .O(inst1_O));\n",
      "assign O = inst1_O;\n",
      "endmodule\n",
      "\n",
      "module And2 (input [1:0] I, output  O);\n",
      "wire  inst0_O;\n",
      "SB_LUT4 #(.LUT_INIT(16'h8888)) inst0 (.I0(I[0]), .I1(I[1]), .I2(1'b0), .I3(1'b0), .O(inst0_O));\n",
      "assign O = inst0_O;\n",
      "endmodule\n",
      "\n",
      "module And2x4 (input [3:0] I0, input [3:0] I1, output [3:0] O);\n",
      "wire  inst0_O;\n",
      "wire  inst1_O;\n",
      "wire  inst2_O;\n",
      "wire  inst3_O;\n",
      "And2 inst0 (.I({I1[0],I0[0]}), .O(inst0_O));\n",
      "And2 inst1 (.I({I1[1],I0[1]}), .O(inst1_O));\n",
      "And2 inst2 (.I({I1[2],I0[2]}), .O(inst2_O));\n",
      "And2 inst3 (.I({I1[3],I0[3]}), .O(inst3_O));\n",
      "assign O = {inst3_O,inst2_O,inst1_O,inst0_O};\n",
      "endmodule\n",
      "\n",
      "module Or2 (input [1:0] I, output  O);\n",
      "wire  inst0_O;\n",
      "SB_LUT4 #(.LUT_INIT(16'hEEEE)) inst0 (.I0(I[0]), .I1(I[1]), .I2(1'b0), .I3(1'b0), .O(inst0_O));\n",
      "assign O = inst0_O;\n",
      "endmodule\n",
      "\n",
      "module Or2x4 (input [3:0] I0, input [3:0] I1, output [3:0] O);\n",
      "wire  inst0_O;\n",
      "wire  inst1_O;\n",
      "wire  inst2_O;\n",
      "wire  inst3_O;\n",
      "Or2 inst0 (.I({I1[0],I0[0]}), .O(inst0_O));\n",
      "Or2 inst1 (.I({I1[1],I0[1]}), .O(inst1_O));\n",
      "Or2 inst2 (.I({I1[2],I0[2]}), .O(inst2_O));\n",
      "Or2 inst3 (.I({I1[3],I0[3]}), .O(inst3_O));\n",
      "assign O = {inst3_O,inst2_O,inst1_O,inst0_O};\n",
      "endmodule\n",
      "\n",
      "module SimpleALU (input [3:0] a, input [3:0] b, input [1:0] opcode, output [3:0] out);\n",
      "wire  inst0_O;\n",
      "wire  inst1_O;\n",
      "wire  inst2_O;\n",
      "wire  inst3_O;\n",
      "wire [3:0] inst4_O;\n",
      "wire [3:0] inst5_O;\n",
      "wire [3:0] inst6_O;\n",
      "wire [3:0] inst7_O;\n",
      "wire [3:0] inst8_O;\n",
      "wire [3:0] inst9_O;\n",
      "wire [3:0] inst10_O;\n",
      "wire [3:0] inst11_O;\n",
      "wire [3:0] inst12_O;\n",
      "EQ2 inst0 (.I0(opcode), .I1({1'b0,1'b0}), .O(inst0_O));\n",
      "EQ2 inst1 (.I0(opcode), .I1({1'b0,1'b1}), .O(inst1_O));\n",
      "EQ2 inst2 (.I0(opcode), .I1({1'b1,1'b0}), .O(inst2_O));\n",
      "EQ2 inst3 (.I0(opcode), .I1({1'b1,1'b1}), .O(inst3_O));\n",
      "Add4 inst4 (.I0(a), .I1(b), .O(inst4_O));\n",
      "Sub4 inst5 (.I0(a), .I1(b), .O(inst5_O));\n",
      "And2x4 inst6 (.I0(inst4_O), .I1({inst0_O,inst0_O,inst0_O,inst0_O}), .O(inst6_O));\n",
      "And2x4 inst7 (.I0(inst5_O), .I1({inst1_O,inst1_O,inst1_O,inst1_O}), .O(inst7_O));\n",
      "And2x4 inst8 (.I0(a), .I1({inst2_O,inst2_O,inst2_O,inst2_O}), .O(inst8_O));\n",
      "And2x4 inst9 (.I0(b), .I1({inst3_O,inst3_O,inst3_O,inst3_O}), .O(inst9_O));\n",
      "Or2x4 inst10 (.I0(inst6_O), .I1(inst7_O), .O(inst10_O));\n",
      "Or2x4 inst11 (.I0(inst10_O), .I1(inst8_O), .O(inst11_O));\n",
      "Or2x4 inst12 (.I0(inst11_O), .I1(inst9_O), .O(inst12_O));\n",
      "assign out = inst12_O;\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from magma.backend.verilog import compile as compile_verilog\n",
    "\n",
    "print(compile_verilog(SimpleALU))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Success!\n"
     ]
    }
   ],
   "source": [
    "from magma.simulator import PythonSimulator\n",
    "from magma.bit_vector import BitVector\n",
    "\n",
    "simulator = PythonSimulator(SimpleALU)\n",
    "simulator.set_value(SimpleALU.a, BitVector(3, num_bits=4))\n",
    "simulator.set_value(SimpleALU.b, BitVector(2, num_bits=4))\n",
    "simulator.set_value(SimpleALU.opcode, BitVector(0, num_bits=2))\n",
    "simulator.evaluate()\n",
    "assert simulator.get_value(SimpleALU.out) == BitVector(3 + 2, num_bits=4)\n",
    "\n",
    "simulator.set_value(SimpleALU.a, BitVector(3, num_bits=4))\n",
    "simulator.set_value(SimpleALU.b, BitVector(2, num_bits=4))\n",
    "simulator.set_value(SimpleALU.opcode, BitVector(1, num_bits=2))\n",
    "simulator.evaluate()\n",
    "assert simulator.get_value(SimpleALU.out) == BitVector(3 - 2, num_bits=4)\n",
    "\n",
    "simulator.set_value(SimpleALU.a, BitVector(3, num_bits=4))\n",
    "simulator.set_value(SimpleALU.b, BitVector(2, num_bits=4))\n",
    "simulator.set_value(SimpleALU.opcode, BitVector(2, num_bits=2))\n",
    "simulator.evaluate()\n",
    "assert simulator.get_value(SimpleALU.out) == BitVector(3, num_bits=4)\n",
    "\n",
    "simulator.set_value(SimpleALU.a, BitVector(3, num_bits=4))\n",
    "simulator.set_value(SimpleALU.b, BitVector(2, num_bits=4))\n",
    "simulator.set_value(SimpleALU.opcode, BitVector(3, num_bits=2))\n",
    "simulator.evaluate()\n",
    "assert simulator.get_value(SimpleALU.out) == BitVector(2, num_bits=4)\n",
    "print(\"Success!\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
