<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/github.com-1ecc6299db9ec823/cranelift-codegen-0.88.1/src/isa/x64/inst/emit.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>emit.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../../../storage.js"></script><script src="../../../../../crates.js"></script><script defer src="../../../../../main.js"></script><script defer src="../../../../../source-script.js"></script><script defer src="../../../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../../../cranelift_codegen/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../../../cranelift_codegen/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../../../cranelift_codegen/index.html"><img class="rust-logo" src="../../../../../rust-logo.svg" alt="logo"></a><nav class="sub"><div class="theme-picker hidden"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="22" height="22" alt="Pick another theme!" src="../../../../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../../../wheel.svg"></a></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
<span id="618">618</span>
<span id="619">619</span>
<span id="620">620</span>
<span id="621">621</span>
<span id="622">622</span>
<span id="623">623</span>
<span id="624">624</span>
<span id="625">625</span>
<span id="626">626</span>
<span id="627">627</span>
<span id="628">628</span>
<span id="629">629</span>
<span id="630">630</span>
<span id="631">631</span>
<span id="632">632</span>
<span id="633">633</span>
<span id="634">634</span>
<span id="635">635</span>
<span id="636">636</span>
<span id="637">637</span>
<span id="638">638</span>
<span id="639">639</span>
<span id="640">640</span>
<span id="641">641</span>
<span id="642">642</span>
<span id="643">643</span>
<span id="644">644</span>
<span id="645">645</span>
<span id="646">646</span>
<span id="647">647</span>
<span id="648">648</span>
<span id="649">649</span>
<span id="650">650</span>
<span id="651">651</span>
<span id="652">652</span>
<span id="653">653</span>
<span id="654">654</span>
<span id="655">655</span>
<span id="656">656</span>
<span id="657">657</span>
<span id="658">658</span>
<span id="659">659</span>
<span id="660">660</span>
<span id="661">661</span>
<span id="662">662</span>
<span id="663">663</span>
<span id="664">664</span>
<span id="665">665</span>
<span id="666">666</span>
<span id="667">667</span>
<span id="668">668</span>
<span id="669">669</span>
<span id="670">670</span>
<span id="671">671</span>
<span id="672">672</span>
<span id="673">673</span>
<span id="674">674</span>
<span id="675">675</span>
<span id="676">676</span>
<span id="677">677</span>
<span id="678">678</span>
<span id="679">679</span>
<span id="680">680</span>
<span id="681">681</span>
<span id="682">682</span>
<span id="683">683</span>
<span id="684">684</span>
<span id="685">685</span>
<span id="686">686</span>
<span id="687">687</span>
<span id="688">688</span>
<span id="689">689</span>
<span id="690">690</span>
<span id="691">691</span>
<span id="692">692</span>
<span id="693">693</span>
<span id="694">694</span>
<span id="695">695</span>
<span id="696">696</span>
<span id="697">697</span>
<span id="698">698</span>
<span id="699">699</span>
<span id="700">700</span>
<span id="701">701</span>
<span id="702">702</span>
<span id="703">703</span>
<span id="704">704</span>
<span id="705">705</span>
<span id="706">706</span>
<span id="707">707</span>
<span id="708">708</span>
<span id="709">709</span>
<span id="710">710</span>
<span id="711">711</span>
<span id="712">712</span>
<span id="713">713</span>
<span id="714">714</span>
<span id="715">715</span>
<span id="716">716</span>
<span id="717">717</span>
<span id="718">718</span>
<span id="719">719</span>
<span id="720">720</span>
<span id="721">721</span>
<span id="722">722</span>
<span id="723">723</span>
<span id="724">724</span>
<span id="725">725</span>
<span id="726">726</span>
<span id="727">727</span>
<span id="728">728</span>
<span id="729">729</span>
<span id="730">730</span>
<span id="731">731</span>
<span id="732">732</span>
<span id="733">733</span>
<span id="734">734</span>
<span id="735">735</span>
<span id="736">736</span>
<span id="737">737</span>
<span id="738">738</span>
<span id="739">739</span>
<span id="740">740</span>
<span id="741">741</span>
<span id="742">742</span>
<span id="743">743</span>
<span id="744">744</span>
<span id="745">745</span>
<span id="746">746</span>
<span id="747">747</span>
<span id="748">748</span>
<span id="749">749</span>
<span id="750">750</span>
<span id="751">751</span>
<span id="752">752</span>
<span id="753">753</span>
<span id="754">754</span>
<span id="755">755</span>
<span id="756">756</span>
<span id="757">757</span>
<span id="758">758</span>
<span id="759">759</span>
<span id="760">760</span>
<span id="761">761</span>
<span id="762">762</span>
<span id="763">763</span>
<span id="764">764</span>
<span id="765">765</span>
<span id="766">766</span>
<span id="767">767</span>
<span id="768">768</span>
<span id="769">769</span>
<span id="770">770</span>
<span id="771">771</span>
<span id="772">772</span>
<span id="773">773</span>
<span id="774">774</span>
<span id="775">775</span>
<span id="776">776</span>
<span id="777">777</span>
<span id="778">778</span>
<span id="779">779</span>
<span id="780">780</span>
<span id="781">781</span>
<span id="782">782</span>
<span id="783">783</span>
<span id="784">784</span>
<span id="785">785</span>
<span id="786">786</span>
<span id="787">787</span>
<span id="788">788</span>
<span id="789">789</span>
<span id="790">790</span>
<span id="791">791</span>
<span id="792">792</span>
<span id="793">793</span>
<span id="794">794</span>
<span id="795">795</span>
<span id="796">796</span>
<span id="797">797</span>
<span id="798">798</span>
<span id="799">799</span>
<span id="800">800</span>
<span id="801">801</span>
<span id="802">802</span>
<span id="803">803</span>
<span id="804">804</span>
<span id="805">805</span>
<span id="806">806</span>
<span id="807">807</span>
<span id="808">808</span>
<span id="809">809</span>
<span id="810">810</span>
<span id="811">811</span>
<span id="812">812</span>
<span id="813">813</span>
<span id="814">814</span>
<span id="815">815</span>
<span id="816">816</span>
<span id="817">817</span>
<span id="818">818</span>
<span id="819">819</span>
<span id="820">820</span>
<span id="821">821</span>
<span id="822">822</span>
<span id="823">823</span>
<span id="824">824</span>
<span id="825">825</span>
<span id="826">826</span>
<span id="827">827</span>
<span id="828">828</span>
<span id="829">829</span>
<span id="830">830</span>
<span id="831">831</span>
<span id="832">832</span>
<span id="833">833</span>
<span id="834">834</span>
<span id="835">835</span>
<span id="836">836</span>
<span id="837">837</span>
<span id="838">838</span>
<span id="839">839</span>
<span id="840">840</span>
<span id="841">841</span>
<span id="842">842</span>
<span id="843">843</span>
<span id="844">844</span>
<span id="845">845</span>
<span id="846">846</span>
<span id="847">847</span>
<span id="848">848</span>
<span id="849">849</span>
<span id="850">850</span>
<span id="851">851</span>
<span id="852">852</span>
<span id="853">853</span>
<span id="854">854</span>
<span id="855">855</span>
<span id="856">856</span>
<span id="857">857</span>
<span id="858">858</span>
<span id="859">859</span>
<span id="860">860</span>
<span id="861">861</span>
<span id="862">862</span>
<span id="863">863</span>
<span id="864">864</span>
<span id="865">865</span>
<span id="866">866</span>
<span id="867">867</span>
<span id="868">868</span>
<span id="869">869</span>
<span id="870">870</span>
<span id="871">871</span>
<span id="872">872</span>
<span id="873">873</span>
<span id="874">874</span>
<span id="875">875</span>
<span id="876">876</span>
<span id="877">877</span>
<span id="878">878</span>
<span id="879">879</span>
<span id="880">880</span>
<span id="881">881</span>
<span id="882">882</span>
<span id="883">883</span>
<span id="884">884</span>
<span id="885">885</span>
<span id="886">886</span>
<span id="887">887</span>
<span id="888">888</span>
<span id="889">889</span>
<span id="890">890</span>
<span id="891">891</span>
<span id="892">892</span>
<span id="893">893</span>
<span id="894">894</span>
<span id="895">895</span>
<span id="896">896</span>
<span id="897">897</span>
<span id="898">898</span>
<span id="899">899</span>
<span id="900">900</span>
<span id="901">901</span>
<span id="902">902</span>
<span id="903">903</span>
<span id="904">904</span>
<span id="905">905</span>
<span id="906">906</span>
<span id="907">907</span>
<span id="908">908</span>
<span id="909">909</span>
<span id="910">910</span>
<span id="911">911</span>
<span id="912">912</span>
<span id="913">913</span>
<span id="914">914</span>
<span id="915">915</span>
<span id="916">916</span>
<span id="917">917</span>
<span id="918">918</span>
<span id="919">919</span>
<span id="920">920</span>
<span id="921">921</span>
<span id="922">922</span>
<span id="923">923</span>
<span id="924">924</span>
<span id="925">925</span>
<span id="926">926</span>
<span id="927">927</span>
<span id="928">928</span>
<span id="929">929</span>
<span id="930">930</span>
<span id="931">931</span>
<span id="932">932</span>
<span id="933">933</span>
<span id="934">934</span>
<span id="935">935</span>
<span id="936">936</span>
<span id="937">937</span>
<span id="938">938</span>
<span id="939">939</span>
<span id="940">940</span>
<span id="941">941</span>
<span id="942">942</span>
<span id="943">943</span>
<span id="944">944</span>
<span id="945">945</span>
<span id="946">946</span>
<span id="947">947</span>
<span id="948">948</span>
<span id="949">949</span>
<span id="950">950</span>
<span id="951">951</span>
<span id="952">952</span>
<span id="953">953</span>
<span id="954">954</span>
<span id="955">955</span>
<span id="956">956</span>
<span id="957">957</span>
<span id="958">958</span>
<span id="959">959</span>
<span id="960">960</span>
<span id="961">961</span>
<span id="962">962</span>
<span id="963">963</span>
<span id="964">964</span>
<span id="965">965</span>
<span id="966">966</span>
<span id="967">967</span>
<span id="968">968</span>
<span id="969">969</span>
<span id="970">970</span>
<span id="971">971</span>
<span id="972">972</span>
<span id="973">973</span>
<span id="974">974</span>
<span id="975">975</span>
<span id="976">976</span>
<span id="977">977</span>
<span id="978">978</span>
<span id="979">979</span>
<span id="980">980</span>
<span id="981">981</span>
<span id="982">982</span>
<span id="983">983</span>
<span id="984">984</span>
<span id="985">985</span>
<span id="986">986</span>
<span id="987">987</span>
<span id="988">988</span>
<span id="989">989</span>
<span id="990">990</span>
<span id="991">991</span>
<span id="992">992</span>
<span id="993">993</span>
<span id="994">994</span>
<span id="995">995</span>
<span id="996">996</span>
<span id="997">997</span>
<span id="998">998</span>
<span id="999">999</span>
<span id="1000">1000</span>
<span id="1001">1001</span>
<span id="1002">1002</span>
<span id="1003">1003</span>
<span id="1004">1004</span>
<span id="1005">1005</span>
<span id="1006">1006</span>
<span id="1007">1007</span>
<span id="1008">1008</span>
<span id="1009">1009</span>
<span id="1010">1010</span>
<span id="1011">1011</span>
<span id="1012">1012</span>
<span id="1013">1013</span>
<span id="1014">1014</span>
<span id="1015">1015</span>
<span id="1016">1016</span>
<span id="1017">1017</span>
<span id="1018">1018</span>
<span id="1019">1019</span>
<span id="1020">1020</span>
<span id="1021">1021</span>
<span id="1022">1022</span>
<span id="1023">1023</span>
<span id="1024">1024</span>
<span id="1025">1025</span>
<span id="1026">1026</span>
<span id="1027">1027</span>
<span id="1028">1028</span>
<span id="1029">1029</span>
<span id="1030">1030</span>
<span id="1031">1031</span>
<span id="1032">1032</span>
<span id="1033">1033</span>
<span id="1034">1034</span>
<span id="1035">1035</span>
<span id="1036">1036</span>
<span id="1037">1037</span>
<span id="1038">1038</span>
<span id="1039">1039</span>
<span id="1040">1040</span>
<span id="1041">1041</span>
<span id="1042">1042</span>
<span id="1043">1043</span>
<span id="1044">1044</span>
<span id="1045">1045</span>
<span id="1046">1046</span>
<span id="1047">1047</span>
<span id="1048">1048</span>
<span id="1049">1049</span>
<span id="1050">1050</span>
<span id="1051">1051</span>
<span id="1052">1052</span>
<span id="1053">1053</span>
<span id="1054">1054</span>
<span id="1055">1055</span>
<span id="1056">1056</span>
<span id="1057">1057</span>
<span id="1058">1058</span>
<span id="1059">1059</span>
<span id="1060">1060</span>
<span id="1061">1061</span>
<span id="1062">1062</span>
<span id="1063">1063</span>
<span id="1064">1064</span>
<span id="1065">1065</span>
<span id="1066">1066</span>
<span id="1067">1067</span>
<span id="1068">1068</span>
<span id="1069">1069</span>
<span id="1070">1070</span>
<span id="1071">1071</span>
<span id="1072">1072</span>
<span id="1073">1073</span>
<span id="1074">1074</span>
<span id="1075">1075</span>
<span id="1076">1076</span>
<span id="1077">1077</span>
<span id="1078">1078</span>
<span id="1079">1079</span>
<span id="1080">1080</span>
<span id="1081">1081</span>
<span id="1082">1082</span>
<span id="1083">1083</span>
<span id="1084">1084</span>
<span id="1085">1085</span>
<span id="1086">1086</span>
<span id="1087">1087</span>
<span id="1088">1088</span>
<span id="1089">1089</span>
<span id="1090">1090</span>
<span id="1091">1091</span>
<span id="1092">1092</span>
<span id="1093">1093</span>
<span id="1094">1094</span>
<span id="1095">1095</span>
<span id="1096">1096</span>
<span id="1097">1097</span>
<span id="1098">1098</span>
<span id="1099">1099</span>
<span id="1100">1100</span>
<span id="1101">1101</span>
<span id="1102">1102</span>
<span id="1103">1103</span>
<span id="1104">1104</span>
<span id="1105">1105</span>
<span id="1106">1106</span>
<span id="1107">1107</span>
<span id="1108">1108</span>
<span id="1109">1109</span>
<span id="1110">1110</span>
<span id="1111">1111</span>
<span id="1112">1112</span>
<span id="1113">1113</span>
<span id="1114">1114</span>
<span id="1115">1115</span>
<span id="1116">1116</span>
<span id="1117">1117</span>
<span id="1118">1118</span>
<span id="1119">1119</span>
<span id="1120">1120</span>
<span id="1121">1121</span>
<span id="1122">1122</span>
<span id="1123">1123</span>
<span id="1124">1124</span>
<span id="1125">1125</span>
<span id="1126">1126</span>
<span id="1127">1127</span>
<span id="1128">1128</span>
<span id="1129">1129</span>
<span id="1130">1130</span>
<span id="1131">1131</span>
<span id="1132">1132</span>
<span id="1133">1133</span>
<span id="1134">1134</span>
<span id="1135">1135</span>
<span id="1136">1136</span>
<span id="1137">1137</span>
<span id="1138">1138</span>
<span id="1139">1139</span>
<span id="1140">1140</span>
<span id="1141">1141</span>
<span id="1142">1142</span>
<span id="1143">1143</span>
<span id="1144">1144</span>
<span id="1145">1145</span>
<span id="1146">1146</span>
<span id="1147">1147</span>
<span id="1148">1148</span>
<span id="1149">1149</span>
<span id="1150">1150</span>
<span id="1151">1151</span>
<span id="1152">1152</span>
<span id="1153">1153</span>
<span id="1154">1154</span>
<span id="1155">1155</span>
<span id="1156">1156</span>
<span id="1157">1157</span>
<span id="1158">1158</span>
<span id="1159">1159</span>
<span id="1160">1160</span>
<span id="1161">1161</span>
<span id="1162">1162</span>
<span id="1163">1163</span>
<span id="1164">1164</span>
<span id="1165">1165</span>
<span id="1166">1166</span>
<span id="1167">1167</span>
<span id="1168">1168</span>
<span id="1169">1169</span>
<span id="1170">1170</span>
<span id="1171">1171</span>
<span id="1172">1172</span>
<span id="1173">1173</span>
<span id="1174">1174</span>
<span id="1175">1175</span>
<span id="1176">1176</span>
<span id="1177">1177</span>
<span id="1178">1178</span>
<span id="1179">1179</span>
<span id="1180">1180</span>
<span id="1181">1181</span>
<span id="1182">1182</span>
<span id="1183">1183</span>
<span id="1184">1184</span>
<span id="1185">1185</span>
<span id="1186">1186</span>
<span id="1187">1187</span>
<span id="1188">1188</span>
<span id="1189">1189</span>
<span id="1190">1190</span>
<span id="1191">1191</span>
<span id="1192">1192</span>
<span id="1193">1193</span>
<span id="1194">1194</span>
<span id="1195">1195</span>
<span id="1196">1196</span>
<span id="1197">1197</span>
<span id="1198">1198</span>
<span id="1199">1199</span>
<span id="1200">1200</span>
<span id="1201">1201</span>
<span id="1202">1202</span>
<span id="1203">1203</span>
<span id="1204">1204</span>
<span id="1205">1205</span>
<span id="1206">1206</span>
<span id="1207">1207</span>
<span id="1208">1208</span>
<span id="1209">1209</span>
<span id="1210">1210</span>
<span id="1211">1211</span>
<span id="1212">1212</span>
<span id="1213">1213</span>
<span id="1214">1214</span>
<span id="1215">1215</span>
<span id="1216">1216</span>
<span id="1217">1217</span>
<span id="1218">1218</span>
<span id="1219">1219</span>
<span id="1220">1220</span>
<span id="1221">1221</span>
<span id="1222">1222</span>
<span id="1223">1223</span>
<span id="1224">1224</span>
<span id="1225">1225</span>
<span id="1226">1226</span>
<span id="1227">1227</span>
<span id="1228">1228</span>
<span id="1229">1229</span>
<span id="1230">1230</span>
<span id="1231">1231</span>
<span id="1232">1232</span>
<span id="1233">1233</span>
<span id="1234">1234</span>
<span id="1235">1235</span>
<span id="1236">1236</span>
<span id="1237">1237</span>
<span id="1238">1238</span>
<span id="1239">1239</span>
<span id="1240">1240</span>
<span id="1241">1241</span>
<span id="1242">1242</span>
<span id="1243">1243</span>
<span id="1244">1244</span>
<span id="1245">1245</span>
<span id="1246">1246</span>
<span id="1247">1247</span>
<span id="1248">1248</span>
<span id="1249">1249</span>
<span id="1250">1250</span>
<span id="1251">1251</span>
<span id="1252">1252</span>
<span id="1253">1253</span>
<span id="1254">1254</span>
<span id="1255">1255</span>
<span id="1256">1256</span>
<span id="1257">1257</span>
<span id="1258">1258</span>
<span id="1259">1259</span>
<span id="1260">1260</span>
<span id="1261">1261</span>
<span id="1262">1262</span>
<span id="1263">1263</span>
<span id="1264">1264</span>
<span id="1265">1265</span>
<span id="1266">1266</span>
<span id="1267">1267</span>
<span id="1268">1268</span>
<span id="1269">1269</span>
<span id="1270">1270</span>
<span id="1271">1271</span>
<span id="1272">1272</span>
<span id="1273">1273</span>
<span id="1274">1274</span>
<span id="1275">1275</span>
<span id="1276">1276</span>
<span id="1277">1277</span>
<span id="1278">1278</span>
<span id="1279">1279</span>
<span id="1280">1280</span>
<span id="1281">1281</span>
<span id="1282">1282</span>
<span id="1283">1283</span>
<span id="1284">1284</span>
<span id="1285">1285</span>
<span id="1286">1286</span>
<span id="1287">1287</span>
<span id="1288">1288</span>
<span id="1289">1289</span>
<span id="1290">1290</span>
<span id="1291">1291</span>
<span id="1292">1292</span>
<span id="1293">1293</span>
<span id="1294">1294</span>
<span id="1295">1295</span>
<span id="1296">1296</span>
<span id="1297">1297</span>
<span id="1298">1298</span>
<span id="1299">1299</span>
<span id="1300">1300</span>
<span id="1301">1301</span>
<span id="1302">1302</span>
<span id="1303">1303</span>
<span id="1304">1304</span>
<span id="1305">1305</span>
<span id="1306">1306</span>
<span id="1307">1307</span>
<span id="1308">1308</span>
<span id="1309">1309</span>
<span id="1310">1310</span>
<span id="1311">1311</span>
<span id="1312">1312</span>
<span id="1313">1313</span>
<span id="1314">1314</span>
<span id="1315">1315</span>
<span id="1316">1316</span>
<span id="1317">1317</span>
<span id="1318">1318</span>
<span id="1319">1319</span>
<span id="1320">1320</span>
<span id="1321">1321</span>
<span id="1322">1322</span>
<span id="1323">1323</span>
<span id="1324">1324</span>
<span id="1325">1325</span>
<span id="1326">1326</span>
<span id="1327">1327</span>
<span id="1328">1328</span>
<span id="1329">1329</span>
<span id="1330">1330</span>
<span id="1331">1331</span>
<span id="1332">1332</span>
<span id="1333">1333</span>
<span id="1334">1334</span>
<span id="1335">1335</span>
<span id="1336">1336</span>
<span id="1337">1337</span>
<span id="1338">1338</span>
<span id="1339">1339</span>
<span id="1340">1340</span>
<span id="1341">1341</span>
<span id="1342">1342</span>
<span id="1343">1343</span>
<span id="1344">1344</span>
<span id="1345">1345</span>
<span id="1346">1346</span>
<span id="1347">1347</span>
<span id="1348">1348</span>
<span id="1349">1349</span>
<span id="1350">1350</span>
<span id="1351">1351</span>
<span id="1352">1352</span>
<span id="1353">1353</span>
<span id="1354">1354</span>
<span id="1355">1355</span>
<span id="1356">1356</span>
<span id="1357">1357</span>
<span id="1358">1358</span>
<span id="1359">1359</span>
<span id="1360">1360</span>
<span id="1361">1361</span>
<span id="1362">1362</span>
<span id="1363">1363</span>
<span id="1364">1364</span>
<span id="1365">1365</span>
<span id="1366">1366</span>
<span id="1367">1367</span>
<span id="1368">1368</span>
<span id="1369">1369</span>
<span id="1370">1370</span>
<span id="1371">1371</span>
<span id="1372">1372</span>
<span id="1373">1373</span>
<span id="1374">1374</span>
<span id="1375">1375</span>
<span id="1376">1376</span>
<span id="1377">1377</span>
<span id="1378">1378</span>
<span id="1379">1379</span>
<span id="1380">1380</span>
<span id="1381">1381</span>
<span id="1382">1382</span>
<span id="1383">1383</span>
<span id="1384">1384</span>
<span id="1385">1385</span>
<span id="1386">1386</span>
<span id="1387">1387</span>
<span id="1388">1388</span>
<span id="1389">1389</span>
<span id="1390">1390</span>
<span id="1391">1391</span>
<span id="1392">1392</span>
<span id="1393">1393</span>
<span id="1394">1394</span>
<span id="1395">1395</span>
<span id="1396">1396</span>
<span id="1397">1397</span>
<span id="1398">1398</span>
<span id="1399">1399</span>
<span id="1400">1400</span>
<span id="1401">1401</span>
<span id="1402">1402</span>
<span id="1403">1403</span>
<span id="1404">1404</span>
<span id="1405">1405</span>
<span id="1406">1406</span>
<span id="1407">1407</span>
<span id="1408">1408</span>
<span id="1409">1409</span>
<span id="1410">1410</span>
<span id="1411">1411</span>
<span id="1412">1412</span>
<span id="1413">1413</span>
<span id="1414">1414</span>
<span id="1415">1415</span>
<span id="1416">1416</span>
<span id="1417">1417</span>
<span id="1418">1418</span>
<span id="1419">1419</span>
<span id="1420">1420</span>
<span id="1421">1421</span>
<span id="1422">1422</span>
<span id="1423">1423</span>
<span id="1424">1424</span>
<span id="1425">1425</span>
<span id="1426">1426</span>
<span id="1427">1427</span>
<span id="1428">1428</span>
<span id="1429">1429</span>
<span id="1430">1430</span>
<span id="1431">1431</span>
<span id="1432">1432</span>
<span id="1433">1433</span>
<span id="1434">1434</span>
<span id="1435">1435</span>
<span id="1436">1436</span>
<span id="1437">1437</span>
<span id="1438">1438</span>
<span id="1439">1439</span>
<span id="1440">1440</span>
<span id="1441">1441</span>
<span id="1442">1442</span>
<span id="1443">1443</span>
<span id="1444">1444</span>
<span id="1445">1445</span>
<span id="1446">1446</span>
<span id="1447">1447</span>
<span id="1448">1448</span>
<span id="1449">1449</span>
<span id="1450">1450</span>
<span id="1451">1451</span>
<span id="1452">1452</span>
<span id="1453">1453</span>
<span id="1454">1454</span>
<span id="1455">1455</span>
<span id="1456">1456</span>
<span id="1457">1457</span>
<span id="1458">1458</span>
<span id="1459">1459</span>
<span id="1460">1460</span>
<span id="1461">1461</span>
<span id="1462">1462</span>
<span id="1463">1463</span>
<span id="1464">1464</span>
<span id="1465">1465</span>
<span id="1466">1466</span>
<span id="1467">1467</span>
<span id="1468">1468</span>
<span id="1469">1469</span>
<span id="1470">1470</span>
<span id="1471">1471</span>
<span id="1472">1472</span>
<span id="1473">1473</span>
<span id="1474">1474</span>
<span id="1475">1475</span>
<span id="1476">1476</span>
<span id="1477">1477</span>
<span id="1478">1478</span>
<span id="1479">1479</span>
<span id="1480">1480</span>
<span id="1481">1481</span>
<span id="1482">1482</span>
<span id="1483">1483</span>
<span id="1484">1484</span>
<span id="1485">1485</span>
<span id="1486">1486</span>
<span id="1487">1487</span>
<span id="1488">1488</span>
<span id="1489">1489</span>
<span id="1490">1490</span>
<span id="1491">1491</span>
<span id="1492">1492</span>
<span id="1493">1493</span>
<span id="1494">1494</span>
<span id="1495">1495</span>
<span id="1496">1496</span>
<span id="1497">1497</span>
<span id="1498">1498</span>
<span id="1499">1499</span>
<span id="1500">1500</span>
<span id="1501">1501</span>
<span id="1502">1502</span>
<span id="1503">1503</span>
<span id="1504">1504</span>
<span id="1505">1505</span>
<span id="1506">1506</span>
<span id="1507">1507</span>
<span id="1508">1508</span>
<span id="1509">1509</span>
<span id="1510">1510</span>
<span id="1511">1511</span>
<span id="1512">1512</span>
<span id="1513">1513</span>
<span id="1514">1514</span>
<span id="1515">1515</span>
<span id="1516">1516</span>
<span id="1517">1517</span>
<span id="1518">1518</span>
<span id="1519">1519</span>
<span id="1520">1520</span>
<span id="1521">1521</span>
<span id="1522">1522</span>
<span id="1523">1523</span>
<span id="1524">1524</span>
<span id="1525">1525</span>
<span id="1526">1526</span>
<span id="1527">1527</span>
<span id="1528">1528</span>
<span id="1529">1529</span>
<span id="1530">1530</span>
<span id="1531">1531</span>
<span id="1532">1532</span>
<span id="1533">1533</span>
<span id="1534">1534</span>
<span id="1535">1535</span>
<span id="1536">1536</span>
<span id="1537">1537</span>
<span id="1538">1538</span>
<span id="1539">1539</span>
<span id="1540">1540</span>
<span id="1541">1541</span>
<span id="1542">1542</span>
<span id="1543">1543</span>
<span id="1544">1544</span>
<span id="1545">1545</span>
<span id="1546">1546</span>
<span id="1547">1547</span>
<span id="1548">1548</span>
<span id="1549">1549</span>
<span id="1550">1550</span>
<span id="1551">1551</span>
<span id="1552">1552</span>
<span id="1553">1553</span>
<span id="1554">1554</span>
<span id="1555">1555</span>
<span id="1556">1556</span>
<span id="1557">1557</span>
<span id="1558">1558</span>
<span id="1559">1559</span>
<span id="1560">1560</span>
<span id="1561">1561</span>
<span id="1562">1562</span>
<span id="1563">1563</span>
<span id="1564">1564</span>
<span id="1565">1565</span>
<span id="1566">1566</span>
<span id="1567">1567</span>
<span id="1568">1568</span>
<span id="1569">1569</span>
<span id="1570">1570</span>
<span id="1571">1571</span>
<span id="1572">1572</span>
<span id="1573">1573</span>
<span id="1574">1574</span>
<span id="1575">1575</span>
<span id="1576">1576</span>
<span id="1577">1577</span>
<span id="1578">1578</span>
<span id="1579">1579</span>
<span id="1580">1580</span>
<span id="1581">1581</span>
<span id="1582">1582</span>
<span id="1583">1583</span>
<span id="1584">1584</span>
<span id="1585">1585</span>
<span id="1586">1586</span>
<span id="1587">1587</span>
<span id="1588">1588</span>
<span id="1589">1589</span>
<span id="1590">1590</span>
<span id="1591">1591</span>
<span id="1592">1592</span>
<span id="1593">1593</span>
<span id="1594">1594</span>
<span id="1595">1595</span>
<span id="1596">1596</span>
<span id="1597">1597</span>
<span id="1598">1598</span>
<span id="1599">1599</span>
<span id="1600">1600</span>
<span id="1601">1601</span>
<span id="1602">1602</span>
<span id="1603">1603</span>
<span id="1604">1604</span>
<span id="1605">1605</span>
<span id="1606">1606</span>
<span id="1607">1607</span>
<span id="1608">1608</span>
<span id="1609">1609</span>
<span id="1610">1610</span>
<span id="1611">1611</span>
<span id="1612">1612</span>
<span id="1613">1613</span>
<span id="1614">1614</span>
<span id="1615">1615</span>
<span id="1616">1616</span>
<span id="1617">1617</span>
<span id="1618">1618</span>
<span id="1619">1619</span>
<span id="1620">1620</span>
<span id="1621">1621</span>
<span id="1622">1622</span>
<span id="1623">1623</span>
<span id="1624">1624</span>
<span id="1625">1625</span>
<span id="1626">1626</span>
<span id="1627">1627</span>
<span id="1628">1628</span>
<span id="1629">1629</span>
<span id="1630">1630</span>
<span id="1631">1631</span>
<span id="1632">1632</span>
<span id="1633">1633</span>
<span id="1634">1634</span>
<span id="1635">1635</span>
<span id="1636">1636</span>
<span id="1637">1637</span>
<span id="1638">1638</span>
<span id="1639">1639</span>
<span id="1640">1640</span>
<span id="1641">1641</span>
<span id="1642">1642</span>
<span id="1643">1643</span>
<span id="1644">1644</span>
<span id="1645">1645</span>
<span id="1646">1646</span>
<span id="1647">1647</span>
<span id="1648">1648</span>
<span id="1649">1649</span>
<span id="1650">1650</span>
<span id="1651">1651</span>
<span id="1652">1652</span>
<span id="1653">1653</span>
<span id="1654">1654</span>
<span id="1655">1655</span>
<span id="1656">1656</span>
<span id="1657">1657</span>
<span id="1658">1658</span>
<span id="1659">1659</span>
<span id="1660">1660</span>
<span id="1661">1661</span>
<span id="1662">1662</span>
<span id="1663">1663</span>
<span id="1664">1664</span>
<span id="1665">1665</span>
<span id="1666">1666</span>
<span id="1667">1667</span>
<span id="1668">1668</span>
<span id="1669">1669</span>
<span id="1670">1670</span>
<span id="1671">1671</span>
<span id="1672">1672</span>
<span id="1673">1673</span>
<span id="1674">1674</span>
<span id="1675">1675</span>
<span id="1676">1676</span>
<span id="1677">1677</span>
<span id="1678">1678</span>
<span id="1679">1679</span>
<span id="1680">1680</span>
<span id="1681">1681</span>
<span id="1682">1682</span>
<span id="1683">1683</span>
<span id="1684">1684</span>
<span id="1685">1685</span>
<span id="1686">1686</span>
<span id="1687">1687</span>
<span id="1688">1688</span>
<span id="1689">1689</span>
<span id="1690">1690</span>
<span id="1691">1691</span>
<span id="1692">1692</span>
<span id="1693">1693</span>
<span id="1694">1694</span>
<span id="1695">1695</span>
<span id="1696">1696</span>
<span id="1697">1697</span>
<span id="1698">1698</span>
<span id="1699">1699</span>
<span id="1700">1700</span>
<span id="1701">1701</span>
<span id="1702">1702</span>
<span id="1703">1703</span>
<span id="1704">1704</span>
<span id="1705">1705</span>
<span id="1706">1706</span>
<span id="1707">1707</span>
<span id="1708">1708</span>
<span id="1709">1709</span>
<span id="1710">1710</span>
<span id="1711">1711</span>
<span id="1712">1712</span>
<span id="1713">1713</span>
<span id="1714">1714</span>
<span id="1715">1715</span>
<span id="1716">1716</span>
<span id="1717">1717</span>
<span id="1718">1718</span>
<span id="1719">1719</span>
<span id="1720">1720</span>
<span id="1721">1721</span>
<span id="1722">1722</span>
<span id="1723">1723</span>
<span id="1724">1724</span>
<span id="1725">1725</span>
<span id="1726">1726</span>
<span id="1727">1727</span>
<span id="1728">1728</span>
<span id="1729">1729</span>
<span id="1730">1730</span>
<span id="1731">1731</span>
<span id="1732">1732</span>
<span id="1733">1733</span>
<span id="1734">1734</span>
<span id="1735">1735</span>
<span id="1736">1736</span>
<span id="1737">1737</span>
<span id="1738">1738</span>
<span id="1739">1739</span>
<span id="1740">1740</span>
<span id="1741">1741</span>
<span id="1742">1742</span>
<span id="1743">1743</span>
<span id="1744">1744</span>
<span id="1745">1745</span>
<span id="1746">1746</span>
<span id="1747">1747</span>
<span id="1748">1748</span>
<span id="1749">1749</span>
<span id="1750">1750</span>
<span id="1751">1751</span>
<span id="1752">1752</span>
<span id="1753">1753</span>
<span id="1754">1754</span>
<span id="1755">1755</span>
<span id="1756">1756</span>
<span id="1757">1757</span>
<span id="1758">1758</span>
<span id="1759">1759</span>
<span id="1760">1760</span>
<span id="1761">1761</span>
<span id="1762">1762</span>
<span id="1763">1763</span>
<span id="1764">1764</span>
<span id="1765">1765</span>
<span id="1766">1766</span>
<span id="1767">1767</span>
<span id="1768">1768</span>
<span id="1769">1769</span>
<span id="1770">1770</span>
<span id="1771">1771</span>
<span id="1772">1772</span>
<span id="1773">1773</span>
<span id="1774">1774</span>
<span id="1775">1775</span>
<span id="1776">1776</span>
<span id="1777">1777</span>
<span id="1778">1778</span>
<span id="1779">1779</span>
<span id="1780">1780</span>
<span id="1781">1781</span>
<span id="1782">1782</span>
<span id="1783">1783</span>
<span id="1784">1784</span>
<span id="1785">1785</span>
<span id="1786">1786</span>
<span id="1787">1787</span>
<span id="1788">1788</span>
<span id="1789">1789</span>
<span id="1790">1790</span>
<span id="1791">1791</span>
<span id="1792">1792</span>
<span id="1793">1793</span>
<span id="1794">1794</span>
<span id="1795">1795</span>
<span id="1796">1796</span>
<span id="1797">1797</span>
<span id="1798">1798</span>
<span id="1799">1799</span>
<span id="1800">1800</span>
<span id="1801">1801</span>
<span id="1802">1802</span>
<span id="1803">1803</span>
<span id="1804">1804</span>
<span id="1805">1805</span>
<span id="1806">1806</span>
<span id="1807">1807</span>
<span id="1808">1808</span>
<span id="1809">1809</span>
<span id="1810">1810</span>
<span id="1811">1811</span>
<span id="1812">1812</span>
<span id="1813">1813</span>
<span id="1814">1814</span>
<span id="1815">1815</span>
<span id="1816">1816</span>
<span id="1817">1817</span>
<span id="1818">1818</span>
<span id="1819">1819</span>
<span id="1820">1820</span>
<span id="1821">1821</span>
<span id="1822">1822</span>
<span id="1823">1823</span>
<span id="1824">1824</span>
<span id="1825">1825</span>
<span id="1826">1826</span>
<span id="1827">1827</span>
<span id="1828">1828</span>
<span id="1829">1829</span>
<span id="1830">1830</span>
<span id="1831">1831</span>
<span id="1832">1832</span>
<span id="1833">1833</span>
<span id="1834">1834</span>
<span id="1835">1835</span>
<span id="1836">1836</span>
<span id="1837">1837</span>
<span id="1838">1838</span>
<span id="1839">1839</span>
<span id="1840">1840</span>
<span id="1841">1841</span>
<span id="1842">1842</span>
<span id="1843">1843</span>
<span id="1844">1844</span>
<span id="1845">1845</span>
<span id="1846">1846</span>
<span id="1847">1847</span>
<span id="1848">1848</span>
<span id="1849">1849</span>
<span id="1850">1850</span>
<span id="1851">1851</span>
<span id="1852">1852</span>
<span id="1853">1853</span>
<span id="1854">1854</span>
<span id="1855">1855</span>
<span id="1856">1856</span>
<span id="1857">1857</span>
<span id="1858">1858</span>
<span id="1859">1859</span>
<span id="1860">1860</span>
<span id="1861">1861</span>
<span id="1862">1862</span>
<span id="1863">1863</span>
<span id="1864">1864</span>
<span id="1865">1865</span>
<span id="1866">1866</span>
<span id="1867">1867</span>
<span id="1868">1868</span>
<span id="1869">1869</span>
<span id="1870">1870</span>
<span id="1871">1871</span>
<span id="1872">1872</span>
<span id="1873">1873</span>
<span id="1874">1874</span>
<span id="1875">1875</span>
<span id="1876">1876</span>
<span id="1877">1877</span>
<span id="1878">1878</span>
<span id="1879">1879</span>
<span id="1880">1880</span>
<span id="1881">1881</span>
<span id="1882">1882</span>
<span id="1883">1883</span>
<span id="1884">1884</span>
<span id="1885">1885</span>
<span id="1886">1886</span>
<span id="1887">1887</span>
<span id="1888">1888</span>
<span id="1889">1889</span>
<span id="1890">1890</span>
<span id="1891">1891</span>
<span id="1892">1892</span>
<span id="1893">1893</span>
<span id="1894">1894</span>
<span id="1895">1895</span>
<span id="1896">1896</span>
<span id="1897">1897</span>
<span id="1898">1898</span>
<span id="1899">1899</span>
<span id="1900">1900</span>
<span id="1901">1901</span>
<span id="1902">1902</span>
<span id="1903">1903</span>
<span id="1904">1904</span>
<span id="1905">1905</span>
<span id="1906">1906</span>
<span id="1907">1907</span>
<span id="1908">1908</span>
<span id="1909">1909</span>
<span id="1910">1910</span>
<span id="1911">1911</span>
<span id="1912">1912</span>
<span id="1913">1913</span>
<span id="1914">1914</span>
<span id="1915">1915</span>
<span id="1916">1916</span>
<span id="1917">1917</span>
<span id="1918">1918</span>
<span id="1919">1919</span>
<span id="1920">1920</span>
<span id="1921">1921</span>
<span id="1922">1922</span>
<span id="1923">1923</span>
<span id="1924">1924</span>
<span id="1925">1925</span>
<span id="1926">1926</span>
<span id="1927">1927</span>
<span id="1928">1928</span>
<span id="1929">1929</span>
<span id="1930">1930</span>
<span id="1931">1931</span>
<span id="1932">1932</span>
<span id="1933">1933</span>
<span id="1934">1934</span>
<span id="1935">1935</span>
<span id="1936">1936</span>
<span id="1937">1937</span>
<span id="1938">1938</span>
<span id="1939">1939</span>
<span id="1940">1940</span>
<span id="1941">1941</span>
<span id="1942">1942</span>
<span id="1943">1943</span>
<span id="1944">1944</span>
<span id="1945">1945</span>
<span id="1946">1946</span>
<span id="1947">1947</span>
<span id="1948">1948</span>
<span id="1949">1949</span>
<span id="1950">1950</span>
<span id="1951">1951</span>
<span id="1952">1952</span>
<span id="1953">1953</span>
<span id="1954">1954</span>
<span id="1955">1955</span>
<span id="1956">1956</span>
<span id="1957">1957</span>
<span id="1958">1958</span>
<span id="1959">1959</span>
<span id="1960">1960</span>
<span id="1961">1961</span>
<span id="1962">1962</span>
<span id="1963">1963</span>
<span id="1964">1964</span>
<span id="1965">1965</span>
<span id="1966">1966</span>
<span id="1967">1967</span>
<span id="1968">1968</span>
<span id="1969">1969</span>
<span id="1970">1970</span>
<span id="1971">1971</span>
<span id="1972">1972</span>
<span id="1973">1973</span>
<span id="1974">1974</span>
<span id="1975">1975</span>
<span id="1976">1976</span>
<span id="1977">1977</span>
<span id="1978">1978</span>
<span id="1979">1979</span>
<span id="1980">1980</span>
<span id="1981">1981</span>
<span id="1982">1982</span>
<span id="1983">1983</span>
<span id="1984">1984</span>
<span id="1985">1985</span>
<span id="1986">1986</span>
<span id="1987">1987</span>
<span id="1988">1988</span>
<span id="1989">1989</span>
<span id="1990">1990</span>
<span id="1991">1991</span>
<span id="1992">1992</span>
<span id="1993">1993</span>
<span id="1994">1994</span>
<span id="1995">1995</span>
<span id="1996">1996</span>
<span id="1997">1997</span>
<span id="1998">1998</span>
<span id="1999">1999</span>
<span id="2000">2000</span>
<span id="2001">2001</span>
<span id="2002">2002</span>
<span id="2003">2003</span>
<span id="2004">2004</span>
<span id="2005">2005</span>
<span id="2006">2006</span>
<span id="2007">2007</span>
<span id="2008">2008</span>
<span id="2009">2009</span>
<span id="2010">2010</span>
<span id="2011">2011</span>
<span id="2012">2012</span>
<span id="2013">2013</span>
<span id="2014">2014</span>
<span id="2015">2015</span>
<span id="2016">2016</span>
<span id="2017">2017</span>
<span id="2018">2018</span>
<span id="2019">2019</span>
<span id="2020">2020</span>
<span id="2021">2021</span>
<span id="2022">2022</span>
<span id="2023">2023</span>
<span id="2024">2024</span>
<span id="2025">2025</span>
<span id="2026">2026</span>
<span id="2027">2027</span>
<span id="2028">2028</span>
<span id="2029">2029</span>
<span id="2030">2030</span>
<span id="2031">2031</span>
<span id="2032">2032</span>
<span id="2033">2033</span>
<span id="2034">2034</span>
<span id="2035">2035</span>
<span id="2036">2036</span>
<span id="2037">2037</span>
<span id="2038">2038</span>
<span id="2039">2039</span>
<span id="2040">2040</span>
<span id="2041">2041</span>
<span id="2042">2042</span>
<span id="2043">2043</span>
<span id="2044">2044</span>
<span id="2045">2045</span>
<span id="2046">2046</span>
<span id="2047">2047</span>
<span id="2048">2048</span>
<span id="2049">2049</span>
<span id="2050">2050</span>
<span id="2051">2051</span>
<span id="2052">2052</span>
<span id="2053">2053</span>
<span id="2054">2054</span>
<span id="2055">2055</span>
<span id="2056">2056</span>
<span id="2057">2057</span>
<span id="2058">2058</span>
<span id="2059">2059</span>
<span id="2060">2060</span>
<span id="2061">2061</span>
<span id="2062">2062</span>
<span id="2063">2063</span>
<span id="2064">2064</span>
<span id="2065">2065</span>
<span id="2066">2066</span>
<span id="2067">2067</span>
<span id="2068">2068</span>
<span id="2069">2069</span>
<span id="2070">2070</span>
<span id="2071">2071</span>
<span id="2072">2072</span>
<span id="2073">2073</span>
<span id="2074">2074</span>
<span id="2075">2075</span>
<span id="2076">2076</span>
<span id="2077">2077</span>
<span id="2078">2078</span>
<span id="2079">2079</span>
<span id="2080">2080</span>
<span id="2081">2081</span>
<span id="2082">2082</span>
<span id="2083">2083</span>
<span id="2084">2084</span>
<span id="2085">2085</span>
<span id="2086">2086</span>
<span id="2087">2087</span>
<span id="2088">2088</span>
<span id="2089">2089</span>
<span id="2090">2090</span>
<span id="2091">2091</span>
<span id="2092">2092</span>
<span id="2093">2093</span>
<span id="2094">2094</span>
<span id="2095">2095</span>
<span id="2096">2096</span>
<span id="2097">2097</span>
<span id="2098">2098</span>
<span id="2099">2099</span>
<span id="2100">2100</span>
<span id="2101">2101</span>
<span id="2102">2102</span>
<span id="2103">2103</span>
<span id="2104">2104</span>
<span id="2105">2105</span>
<span id="2106">2106</span>
<span id="2107">2107</span>
<span id="2108">2108</span>
<span id="2109">2109</span>
<span id="2110">2110</span>
<span id="2111">2111</span>
<span id="2112">2112</span>
<span id="2113">2113</span>
<span id="2114">2114</span>
<span id="2115">2115</span>
<span id="2116">2116</span>
<span id="2117">2117</span>
<span id="2118">2118</span>
<span id="2119">2119</span>
<span id="2120">2120</span>
<span id="2121">2121</span>
<span id="2122">2122</span>
<span id="2123">2123</span>
<span id="2124">2124</span>
<span id="2125">2125</span>
<span id="2126">2126</span>
<span id="2127">2127</span>
<span id="2128">2128</span>
<span id="2129">2129</span>
<span id="2130">2130</span>
<span id="2131">2131</span>
<span id="2132">2132</span>
<span id="2133">2133</span>
<span id="2134">2134</span>
<span id="2135">2135</span>
<span id="2136">2136</span>
<span id="2137">2137</span>
<span id="2138">2138</span>
<span id="2139">2139</span>
<span id="2140">2140</span>
<span id="2141">2141</span>
<span id="2142">2142</span>
<span id="2143">2143</span>
<span id="2144">2144</span>
<span id="2145">2145</span>
<span id="2146">2146</span>
<span id="2147">2147</span>
<span id="2148">2148</span>
<span id="2149">2149</span>
<span id="2150">2150</span>
<span id="2151">2151</span>
<span id="2152">2152</span>
<span id="2153">2153</span>
<span id="2154">2154</span>
<span id="2155">2155</span>
<span id="2156">2156</span>
<span id="2157">2157</span>
<span id="2158">2158</span>
<span id="2159">2159</span>
<span id="2160">2160</span>
<span id="2161">2161</span>
<span id="2162">2162</span>
<span id="2163">2163</span>
<span id="2164">2164</span>
<span id="2165">2165</span>
<span id="2166">2166</span>
<span id="2167">2167</span>
<span id="2168">2168</span>
<span id="2169">2169</span>
<span id="2170">2170</span>
<span id="2171">2171</span>
<span id="2172">2172</span>
<span id="2173">2173</span>
<span id="2174">2174</span>
<span id="2175">2175</span>
<span id="2176">2176</span>
<span id="2177">2177</span>
<span id="2178">2178</span>
<span id="2179">2179</span>
<span id="2180">2180</span>
<span id="2181">2181</span>
<span id="2182">2182</span>
<span id="2183">2183</span>
<span id="2184">2184</span>
<span id="2185">2185</span>
<span id="2186">2186</span>
<span id="2187">2187</span>
<span id="2188">2188</span>
<span id="2189">2189</span>
<span id="2190">2190</span>
<span id="2191">2191</span>
<span id="2192">2192</span>
<span id="2193">2193</span>
<span id="2194">2194</span>
<span id="2195">2195</span>
<span id="2196">2196</span>
<span id="2197">2197</span>
<span id="2198">2198</span>
<span id="2199">2199</span>
<span id="2200">2200</span>
<span id="2201">2201</span>
<span id="2202">2202</span>
<span id="2203">2203</span>
<span id="2204">2204</span>
<span id="2205">2205</span>
<span id="2206">2206</span>
<span id="2207">2207</span>
<span id="2208">2208</span>
<span id="2209">2209</span>
<span id="2210">2210</span>
<span id="2211">2211</span>
<span id="2212">2212</span>
<span id="2213">2213</span>
<span id="2214">2214</span>
<span id="2215">2215</span>
<span id="2216">2216</span>
<span id="2217">2217</span>
<span id="2218">2218</span>
<span id="2219">2219</span>
<span id="2220">2220</span>
<span id="2221">2221</span>
<span id="2222">2222</span>
<span id="2223">2223</span>
<span id="2224">2224</span>
<span id="2225">2225</span>
<span id="2226">2226</span>
<span id="2227">2227</span>
<span id="2228">2228</span>
<span id="2229">2229</span>
<span id="2230">2230</span>
<span id="2231">2231</span>
<span id="2232">2232</span>
<span id="2233">2233</span>
<span id="2234">2234</span>
<span id="2235">2235</span>
<span id="2236">2236</span>
<span id="2237">2237</span>
<span id="2238">2238</span>
<span id="2239">2239</span>
<span id="2240">2240</span>
<span id="2241">2241</span>
<span id="2242">2242</span>
<span id="2243">2243</span>
<span id="2244">2244</span>
<span id="2245">2245</span>
<span id="2246">2246</span>
<span id="2247">2247</span>
<span id="2248">2248</span>
<span id="2249">2249</span>
<span id="2250">2250</span>
<span id="2251">2251</span>
<span id="2252">2252</span>
<span id="2253">2253</span>
<span id="2254">2254</span>
<span id="2255">2255</span>
<span id="2256">2256</span>
<span id="2257">2257</span>
<span id="2258">2258</span>
<span id="2259">2259</span>
<span id="2260">2260</span>
<span id="2261">2261</span>
<span id="2262">2262</span>
<span id="2263">2263</span>
<span id="2264">2264</span>
<span id="2265">2265</span>
<span id="2266">2266</span>
<span id="2267">2267</span>
<span id="2268">2268</span>
<span id="2269">2269</span>
<span id="2270">2270</span>
<span id="2271">2271</span>
<span id="2272">2272</span>
<span id="2273">2273</span>
<span id="2274">2274</span>
<span id="2275">2275</span>
<span id="2276">2276</span>
<span id="2277">2277</span>
<span id="2278">2278</span>
<span id="2279">2279</span>
<span id="2280">2280</span>
<span id="2281">2281</span>
<span id="2282">2282</span>
<span id="2283">2283</span>
<span id="2284">2284</span>
<span id="2285">2285</span>
<span id="2286">2286</span>
<span id="2287">2287</span>
<span id="2288">2288</span>
<span id="2289">2289</span>
<span id="2290">2290</span>
<span id="2291">2291</span>
<span id="2292">2292</span>
<span id="2293">2293</span>
<span id="2294">2294</span>
<span id="2295">2295</span>
<span id="2296">2296</span>
<span id="2297">2297</span>
<span id="2298">2298</span>
<span id="2299">2299</span>
<span id="2300">2300</span>
<span id="2301">2301</span>
<span id="2302">2302</span>
<span id="2303">2303</span>
<span id="2304">2304</span>
<span id="2305">2305</span>
<span id="2306">2306</span>
<span id="2307">2307</span>
<span id="2308">2308</span>
<span id="2309">2309</span>
<span id="2310">2310</span>
<span id="2311">2311</span>
<span id="2312">2312</span>
<span id="2313">2313</span>
<span id="2314">2314</span>
<span id="2315">2315</span>
<span id="2316">2316</span>
<span id="2317">2317</span>
<span id="2318">2318</span>
<span id="2319">2319</span>
<span id="2320">2320</span>
<span id="2321">2321</span>
<span id="2322">2322</span>
<span id="2323">2323</span>
<span id="2324">2324</span>
<span id="2325">2325</span>
<span id="2326">2326</span>
<span id="2327">2327</span>
<span id="2328">2328</span>
<span id="2329">2329</span>
<span id="2330">2330</span>
<span id="2331">2331</span>
<span id="2332">2332</span>
<span id="2333">2333</span>
<span id="2334">2334</span>
<span id="2335">2335</span>
<span id="2336">2336</span>
<span id="2337">2337</span>
<span id="2338">2338</span>
<span id="2339">2339</span>
<span id="2340">2340</span>
<span id="2341">2341</span>
<span id="2342">2342</span>
<span id="2343">2343</span>
<span id="2344">2344</span>
<span id="2345">2345</span>
<span id="2346">2346</span>
<span id="2347">2347</span>
<span id="2348">2348</span>
<span id="2349">2349</span>
<span id="2350">2350</span>
<span id="2351">2351</span>
<span id="2352">2352</span>
<span id="2353">2353</span>
<span id="2354">2354</span>
<span id="2355">2355</span>
<span id="2356">2356</span>
<span id="2357">2357</span>
<span id="2358">2358</span>
<span id="2359">2359</span>
<span id="2360">2360</span>
<span id="2361">2361</span>
<span id="2362">2362</span>
<span id="2363">2363</span>
<span id="2364">2364</span>
<span id="2365">2365</span>
<span id="2366">2366</span>
<span id="2367">2367</span>
<span id="2368">2368</span>
<span id="2369">2369</span>
<span id="2370">2370</span>
<span id="2371">2371</span>
<span id="2372">2372</span>
<span id="2373">2373</span>
<span id="2374">2374</span>
<span id="2375">2375</span>
<span id="2376">2376</span>
<span id="2377">2377</span>
<span id="2378">2378</span>
<span id="2379">2379</span>
<span id="2380">2380</span>
<span id="2381">2381</span>
<span id="2382">2382</span>
<span id="2383">2383</span>
<span id="2384">2384</span>
<span id="2385">2385</span>
<span id="2386">2386</span>
<span id="2387">2387</span>
<span id="2388">2388</span>
<span id="2389">2389</span>
<span id="2390">2390</span>
<span id="2391">2391</span>
<span id="2392">2392</span>
<span id="2393">2393</span>
<span id="2394">2394</span>
<span id="2395">2395</span>
<span id="2396">2396</span>
<span id="2397">2397</span>
<span id="2398">2398</span>
<span id="2399">2399</span>
<span id="2400">2400</span>
<span id="2401">2401</span>
<span id="2402">2402</span>
<span id="2403">2403</span>
<span id="2404">2404</span>
<span id="2405">2405</span>
<span id="2406">2406</span>
<span id="2407">2407</span>
<span id="2408">2408</span>
<span id="2409">2409</span>
<span id="2410">2410</span>
<span id="2411">2411</span>
<span id="2412">2412</span>
<span id="2413">2413</span>
<span id="2414">2414</span>
<span id="2415">2415</span>
<span id="2416">2416</span>
<span id="2417">2417</span>
<span id="2418">2418</span>
<span id="2419">2419</span>
<span id="2420">2420</span>
<span id="2421">2421</span>
<span id="2422">2422</span>
<span id="2423">2423</span>
<span id="2424">2424</span>
<span id="2425">2425</span>
<span id="2426">2426</span>
<span id="2427">2427</span>
<span id="2428">2428</span>
<span id="2429">2429</span>
<span id="2430">2430</span>
<span id="2431">2431</span>
<span id="2432">2432</span>
<span id="2433">2433</span>
<span id="2434">2434</span>
<span id="2435">2435</span>
<span id="2436">2436</span>
<span id="2437">2437</span>
<span id="2438">2438</span>
<span id="2439">2439</span>
<span id="2440">2440</span>
<span id="2441">2441</span>
<span id="2442">2442</span>
<span id="2443">2443</span>
<span id="2444">2444</span>
<span id="2445">2445</span>
<span id="2446">2446</span>
<span id="2447">2447</span>
<span id="2448">2448</span>
<span id="2449">2449</span>
<span id="2450">2450</span>
<span id="2451">2451</span>
<span id="2452">2452</span>
<span id="2453">2453</span>
<span id="2454">2454</span>
<span id="2455">2455</span>
<span id="2456">2456</span>
<span id="2457">2457</span>
<span id="2458">2458</span>
<span id="2459">2459</span>
<span id="2460">2460</span>
<span id="2461">2461</span>
<span id="2462">2462</span>
<span id="2463">2463</span>
<span id="2464">2464</span>
<span id="2465">2465</span>
<span id="2466">2466</span>
<span id="2467">2467</span>
<span id="2468">2468</span>
<span id="2469">2469</span>
<span id="2470">2470</span>
<span id="2471">2471</span>
<span id="2472">2472</span>
<span id="2473">2473</span>
<span id="2474">2474</span>
<span id="2475">2475</span>
<span id="2476">2476</span>
<span id="2477">2477</span>
<span id="2478">2478</span>
<span id="2479">2479</span>
<span id="2480">2480</span>
<span id="2481">2481</span>
<span id="2482">2482</span>
<span id="2483">2483</span>
<span id="2484">2484</span>
<span id="2485">2485</span>
<span id="2486">2486</span>
<span id="2487">2487</span>
<span id="2488">2488</span>
<span id="2489">2489</span>
<span id="2490">2490</span>
<span id="2491">2491</span>
<span id="2492">2492</span>
<span id="2493">2493</span>
<span id="2494">2494</span>
<span id="2495">2495</span>
<span id="2496">2496</span>
<span id="2497">2497</span>
<span id="2498">2498</span>
<span id="2499">2499</span>
<span id="2500">2500</span>
<span id="2501">2501</span>
<span id="2502">2502</span>
<span id="2503">2503</span>
<span id="2504">2504</span>
<span id="2505">2505</span>
<span id="2506">2506</span>
<span id="2507">2507</span>
<span id="2508">2508</span>
<span id="2509">2509</span>
<span id="2510">2510</span>
<span id="2511">2511</span>
<span id="2512">2512</span>
<span id="2513">2513</span>
<span id="2514">2514</span>
<span id="2515">2515</span>
<span id="2516">2516</span>
<span id="2517">2517</span>
<span id="2518">2518</span>
<span id="2519">2519</span>
<span id="2520">2520</span>
<span id="2521">2521</span>
<span id="2522">2522</span>
<span id="2523">2523</span>
<span id="2524">2524</span>
<span id="2525">2525</span>
<span id="2526">2526</span>
<span id="2527">2527</span>
<span id="2528">2528</span>
<span id="2529">2529</span>
<span id="2530">2530</span>
<span id="2531">2531</span>
<span id="2532">2532</span>
<span id="2533">2533</span>
<span id="2534">2534</span>
<span id="2535">2535</span>
<span id="2536">2536</span>
<span id="2537">2537</span>
<span id="2538">2538</span>
<span id="2539">2539</span>
<span id="2540">2540</span>
<span id="2541">2541</span>
<span id="2542">2542</span>
<span id="2543">2543</span>
<span id="2544">2544</span>
<span id="2545">2545</span>
<span id="2546">2546</span>
<span id="2547">2547</span>
<span id="2548">2548</span>
<span id="2549">2549</span>
<span id="2550">2550</span>
<span id="2551">2551</span>
<span id="2552">2552</span>
<span id="2553">2553</span>
<span id="2554">2554</span>
<span id="2555">2555</span>
<span id="2556">2556</span>
<span id="2557">2557</span>
<span id="2558">2558</span>
<span id="2559">2559</span>
<span id="2560">2560</span>
<span id="2561">2561</span>
<span id="2562">2562</span>
<span id="2563">2563</span>
<span id="2564">2564</span>
<span id="2565">2565</span>
<span id="2566">2566</span>
<span id="2567">2567</span>
<span id="2568">2568</span>
<span id="2569">2569</span>
<span id="2570">2570</span>
<span id="2571">2571</span>
<span id="2572">2572</span>
<span id="2573">2573</span>
<span id="2574">2574</span>
<span id="2575">2575</span>
<span id="2576">2576</span>
<span id="2577">2577</span>
<span id="2578">2578</span>
<span id="2579">2579</span>
<span id="2580">2580</span>
<span id="2581">2581</span>
<span id="2582">2582</span>
<span id="2583">2583</span>
<span id="2584">2584</span>
<span id="2585">2585</span>
<span id="2586">2586</span>
<span id="2587">2587</span>
<span id="2588">2588</span>
<span id="2589">2589</span>
<span id="2590">2590</span>
<span id="2591">2591</span>
<span id="2592">2592</span>
<span id="2593">2593</span>
<span id="2594">2594</span>
<span id="2595">2595</span>
<span id="2596">2596</span>
<span id="2597">2597</span>
<span id="2598">2598</span>
<span id="2599">2599</span>
<span id="2600">2600</span>
<span id="2601">2601</span>
<span id="2602">2602</span>
<span id="2603">2603</span>
<span id="2604">2604</span>
<span id="2605">2605</span>
<span id="2606">2606</span>
<span id="2607">2607</span>
<span id="2608">2608</span>
<span id="2609">2609</span>
<span id="2610">2610</span>
<span id="2611">2611</span>
<span id="2612">2612</span>
<span id="2613">2613</span>
<span id="2614">2614</span>
<span id="2615">2615</span>
<span id="2616">2616</span>
<span id="2617">2617</span>
<span id="2618">2618</span>
<span id="2619">2619</span>
<span id="2620">2620</span>
<span id="2621">2621</span>
<span id="2622">2622</span>
<span id="2623">2623</span>
<span id="2624">2624</span>
<span id="2625">2625</span>
<span id="2626">2626</span>
<span id="2627">2627</span>
<span id="2628">2628</span>
<span id="2629">2629</span>
<span id="2630">2630</span>
<span id="2631">2631</span>
<span id="2632">2632</span>
<span id="2633">2633</span>
<span id="2634">2634</span>
<span id="2635">2635</span>
<span id="2636">2636</span>
<span id="2637">2637</span>
<span id="2638">2638</span>
<span id="2639">2639</span>
<span id="2640">2640</span>
<span id="2641">2641</span>
<span id="2642">2642</span>
<span id="2643">2643</span>
<span id="2644">2644</span>
<span id="2645">2645</span>
<span id="2646">2646</span>
<span id="2647">2647</span>
<span id="2648">2648</span>
<span id="2649">2649</span>
<span id="2650">2650</span>
<span id="2651">2651</span>
<span id="2652">2652</span>
<span id="2653">2653</span>
<span id="2654">2654</span>
<span id="2655">2655</span>
<span id="2656">2656</span>
<span id="2657">2657</span>
<span id="2658">2658</span>
<span id="2659">2659</span>
<span id="2660">2660</span>
<span id="2661">2661</span>
<span id="2662">2662</span>
<span id="2663">2663</span>
<span id="2664">2664</span>
<span id="2665">2665</span>
<span id="2666">2666</span>
<span id="2667">2667</span>
<span id="2668">2668</span>
<span id="2669">2669</span>
<span id="2670">2670</span>
<span id="2671">2671</span>
<span id="2672">2672</span>
<span id="2673">2673</span>
<span id="2674">2674</span>
<span id="2675">2675</span>
<span id="2676">2676</span>
<span id="2677">2677</span>
<span id="2678">2678</span>
<span id="2679">2679</span>
<span id="2680">2680</span>
<span id="2681">2681</span>
<span id="2682">2682</span>
<span id="2683">2683</span>
<span id="2684">2684</span>
<span id="2685">2685</span>
<span id="2686">2686</span>
<span id="2687">2687</span>
<span id="2688">2688</span>
<span id="2689">2689</span>
<span id="2690">2690</span>
<span id="2691">2691</span>
<span id="2692">2692</span>
<span id="2693">2693</span>
<span id="2694">2694</span>
<span id="2695">2695</span>
<span id="2696">2696</span>
<span id="2697">2697</span>
<span id="2698">2698</span>
<span id="2699">2699</span>
<span id="2700">2700</span>
<span id="2701">2701</span>
<span id="2702">2702</span>
<span id="2703">2703</span>
<span id="2704">2704</span>
<span id="2705">2705</span>
<span id="2706">2706</span>
<span id="2707">2707</span>
<span id="2708">2708</span>
<span id="2709">2709</span>
<span id="2710">2710</span>
<span id="2711">2711</span>
<span id="2712">2712</span>
<span id="2713">2713</span>
<span id="2714">2714</span>
<span id="2715">2715</span>
<span id="2716">2716</span>
<span id="2717">2717</span>
<span id="2718">2718</span>
<span id="2719">2719</span>
<span id="2720">2720</span>
<span id="2721">2721</span>
<span id="2722">2722</span>
<span id="2723">2723</span>
<span id="2724">2724</span>
<span id="2725">2725</span>
<span id="2726">2726</span>
<span id="2727">2727</span>
<span id="2728">2728</span>
<span id="2729">2729</span>
<span id="2730">2730</span>
<span id="2731">2731</span>
<span id="2732">2732</span>
<span id="2733">2733</span>
<span id="2734">2734</span>
<span id="2735">2735</span>
<span id="2736">2736</span>
<span id="2737">2737</span>
<span id="2738">2738</span>
<span id="2739">2739</span>
<span id="2740">2740</span>
<span id="2741">2741</span>
<span id="2742">2742</span>
<span id="2743">2743</span>
<span id="2744">2744</span>
<span id="2745">2745</span>
<span id="2746">2746</span>
<span id="2747">2747</span>
<span id="2748">2748</span>
<span id="2749">2749</span>
<span id="2750">2750</span>
<span id="2751">2751</span>
<span id="2752">2752</span>
<span id="2753">2753</span>
<span id="2754">2754</span>
<span id="2755">2755</span>
<span id="2756">2756</span>
<span id="2757">2757</span>
<span id="2758">2758</span>
<span id="2759">2759</span>
<span id="2760">2760</span>
<span id="2761">2761</span>
<span id="2762">2762</span>
<span id="2763">2763</span>
<span id="2764">2764</span>
<span id="2765">2765</span>
<span id="2766">2766</span>
<span id="2767">2767</span>
<span id="2768">2768</span>
<span id="2769">2769</span>
<span id="2770">2770</span>
<span id="2771">2771</span>
<span id="2772">2772</span>
<span id="2773">2773</span>
<span id="2774">2774</span>
<span id="2775">2775</span>
<span id="2776">2776</span>
<span id="2777">2777</span>
<span id="2778">2778</span>
<span id="2779">2779</span>
<span id="2780">2780</span>
<span id="2781">2781</span>
<span id="2782">2782</span>
<span id="2783">2783</span>
<span id="2784">2784</span>
<span id="2785">2785</span>
<span id="2786">2786</span>
<span id="2787">2787</span>
<span id="2788">2788</span>
<span id="2789">2789</span>
<span id="2790">2790</span>
<span id="2791">2791</span>
<span id="2792">2792</span>
<span id="2793">2793</span>
<span id="2794">2794</span>
<span id="2795">2795</span>
<span id="2796">2796</span>
<span id="2797">2797</span>
<span id="2798">2798</span>
<span id="2799">2799</span>
<span id="2800">2800</span>
<span id="2801">2801</span>
<span id="2802">2802</span>
<span id="2803">2803</span>
<span id="2804">2804</span>
<span id="2805">2805</span>
<span id="2806">2806</span>
<span id="2807">2807</span>
<span id="2808">2808</span>
<span id="2809">2809</span>
<span id="2810">2810</span>
<span id="2811">2811</span>
<span id="2812">2812</span>
<span id="2813">2813</span>
<span id="2814">2814</span>
<span id="2815">2815</span>
<span id="2816">2816</span>
<span id="2817">2817</span>
<span id="2818">2818</span>
<span id="2819">2819</span>
<span id="2820">2820</span>
<span id="2821">2821</span>
<span id="2822">2822</span>
<span id="2823">2823</span>
<span id="2824">2824</span>
<span id="2825">2825</span>
<span id="2826">2826</span>
<span id="2827">2827</span>
<span id="2828">2828</span>
<span id="2829">2829</span>
<span id="2830">2830</span>
<span id="2831">2831</span>
<span id="2832">2832</span>
<span id="2833">2833</span>
<span id="2834">2834</span>
<span id="2835">2835</span>
<span id="2836">2836</span>
<span id="2837">2837</span>
<span id="2838">2838</span>
<span id="2839">2839</span>
<span id="2840">2840</span>
<span id="2841">2841</span>
<span id="2842">2842</span>
<span id="2843">2843</span>
<span id="2844">2844</span>
<span id="2845">2845</span>
<span id="2846">2846</span>
<span id="2847">2847</span>
<span id="2848">2848</span>
<span id="2849">2849</span>
<span id="2850">2850</span>
<span id="2851">2851</span>
<span id="2852">2852</span>
<span id="2853">2853</span>
<span id="2854">2854</span>
<span id="2855">2855</span>
<span id="2856">2856</span>
<span id="2857">2857</span>
<span id="2858">2858</span>
<span id="2859">2859</span>
<span id="2860">2860</span>
<span id="2861">2861</span>
<span id="2862">2862</span>
<span id="2863">2863</span>
<span id="2864">2864</span>
<span id="2865">2865</span>
<span id="2866">2866</span>
<span id="2867">2867</span>
<span id="2868">2868</span>
<span id="2869">2869</span>
<span id="2870">2870</span>
<span id="2871">2871</span>
<span id="2872">2872</span>
<span id="2873">2873</span>
<span id="2874">2874</span>
<span id="2875">2875</span>
<span id="2876">2876</span>
<span id="2877">2877</span>
<span id="2878">2878</span>
<span id="2879">2879</span>
<span id="2880">2880</span>
<span id="2881">2881</span>
<span id="2882">2882</span>
<span id="2883">2883</span>
<span id="2884">2884</span>
<span id="2885">2885</span>
<span id="2886">2886</span>
<span id="2887">2887</span>
<span id="2888">2888</span>
<span id="2889">2889</span>
<span id="2890">2890</span>
<span id="2891">2891</span>
<span id="2892">2892</span>
<span id="2893">2893</span>
<span id="2894">2894</span>
<span id="2895">2895</span>
<span id="2896">2896</span>
<span id="2897">2897</span>
<span id="2898">2898</span>
<span id="2899">2899</span>
<span id="2900">2900</span>
<span id="2901">2901</span>
<span id="2902">2902</span>
<span id="2903">2903</span>
<span id="2904">2904</span>
<span id="2905">2905</span>
<span id="2906">2906</span>
<span id="2907">2907</span>
<span id="2908">2908</span>
<span id="2909">2909</span>
<span id="2910">2910</span>
<span id="2911">2911</span>
<span id="2912">2912</span>
<span id="2913">2913</span>
<span id="2914">2914</span>
<span id="2915">2915</span>
<span id="2916">2916</span>
<span id="2917">2917</span>
<span id="2918">2918</span>
<span id="2919">2919</span>
<span id="2920">2920</span>
<span id="2921">2921</span>
<span id="2922">2922</span>
<span id="2923">2923</span>
<span id="2924">2924</span>
<span id="2925">2925</span>
<span id="2926">2926</span>
<span id="2927">2927</span>
<span id="2928">2928</span>
<span id="2929">2929</span>
<span id="2930">2930</span>
<span id="2931">2931</span>
<span id="2932">2932</span>
<span id="2933">2933</span>
<span id="2934">2934</span>
<span id="2935">2935</span>
<span id="2936">2936</span>
<span id="2937">2937</span>
<span id="2938">2938</span>
<span id="2939">2939</span>
<span id="2940">2940</span>
<span id="2941">2941</span>
<span id="2942">2942</span>
<span id="2943">2943</span>
<span id="2944">2944</span>
<span id="2945">2945</span>
<span id="2946">2946</span>
<span id="2947">2947</span>
<span id="2948">2948</span>
<span id="2949">2949</span>
<span id="2950">2950</span>
<span id="2951">2951</span>
<span id="2952">2952</span>
<span id="2953">2953</span>
<span id="2954">2954</span>
<span id="2955">2955</span>
<span id="2956">2956</span>
<span id="2957">2957</span>
<span id="2958">2958</span>
<span id="2959">2959</span>
<span id="2960">2960</span>
<span id="2961">2961</span>
<span id="2962">2962</span>
<span id="2963">2963</span>
<span id="2964">2964</span>
<span id="2965">2965</span>
<span id="2966">2966</span>
<span id="2967">2967</span>
<span id="2968">2968</span>
<span id="2969">2969</span>
<span id="2970">2970</span>
<span id="2971">2971</span>
<span id="2972">2972</span>
<span id="2973">2973</span>
<span id="2974">2974</span>
<span id="2975">2975</span>
<span id="2976">2976</span>
<span id="2977">2977</span>
<span id="2978">2978</span>
<span id="2979">2979</span>
<span id="2980">2980</span>
<span id="2981">2981</span>
<span id="2982">2982</span>
<span id="2983">2983</span>
<span id="2984">2984</span>
<span id="2985">2985</span>
<span id="2986">2986</span>
<span id="2987">2987</span>
<span id="2988">2988</span>
<span id="2989">2989</span>
<span id="2990">2990</span>
<span id="2991">2991</span>
<span id="2992">2992</span>
<span id="2993">2993</span>
<span id="2994">2994</span>
<span id="2995">2995</span>
<span id="2996">2996</span>
<span id="2997">2997</span>
<span id="2998">2998</span>
<span id="2999">2999</span>
<span id="3000">3000</span>
<span id="3001">3001</span>
<span id="3002">3002</span>
<span id="3003">3003</span>
<span id="3004">3004</span>
<span id="3005">3005</span>
<span id="3006">3006</span>
<span id="3007">3007</span>
<span id="3008">3008</span>
<span id="3009">3009</span>
<span id="3010">3010</span>
<span id="3011">3011</span>
<span id="3012">3012</span>
<span id="3013">3013</span>
<span id="3014">3014</span>
<span id="3015">3015</span>
<span id="3016">3016</span>
<span id="3017">3017</span>
<span id="3018">3018</span>
<span id="3019">3019</span>
<span id="3020">3020</span>
<span id="3021">3021</span>
<span id="3022">3022</span>
<span id="3023">3023</span>
<span id="3024">3024</span>
<span id="3025">3025</span>
<span id="3026">3026</span>
<span id="3027">3027</span>
<span id="3028">3028</span>
<span id="3029">3029</span>
<span id="3030">3030</span>
<span id="3031">3031</span>
<span id="3032">3032</span>
<span id="3033">3033</span>
<span id="3034">3034</span>
<span id="3035">3035</span>
<span id="3036">3036</span>
<span id="3037">3037</span>
<span id="3038">3038</span>
<span id="3039">3039</span>
<span id="3040">3040</span>
<span id="3041">3041</span>
<span id="3042">3042</span>
<span id="3043">3043</span>
<span id="3044">3044</span>
<span id="3045">3045</span>
<span id="3046">3046</span>
<span id="3047">3047</span>
<span id="3048">3048</span>
<span id="3049">3049</span>
<span id="3050">3050</span>
<span id="3051">3051</span>
<span id="3052">3052</span>
<span id="3053">3053</span>
<span id="3054">3054</span>
<span id="3055">3055</span>
<span id="3056">3056</span>
<span id="3057">3057</span>
<span id="3058">3058</span>
<span id="3059">3059</span>
<span id="3060">3060</span>
<span id="3061">3061</span>
<span id="3062">3062</span>
<span id="3063">3063</span>
<span id="3064">3064</span>
<span id="3065">3065</span>
<span id="3066">3066</span>
<span id="3067">3067</span>
<span id="3068">3068</span>
<span id="3069">3069</span>
<span id="3070">3070</span>
<span id="3071">3071</span>
<span id="3072">3072</span>
<span id="3073">3073</span>
<span id="3074">3074</span>
<span id="3075">3075</span>
<span id="3076">3076</span>
<span id="3077">3077</span>
<span id="3078">3078</span>
<span id="3079">3079</span>
<span id="3080">3080</span>
<span id="3081">3081</span>
<span id="3082">3082</span>
<span id="3083">3083</span>
<span id="3084">3084</span>
<span id="3085">3085</span>
<span id="3086">3086</span>
<span id="3087">3087</span>
<span id="3088">3088</span>
<span id="3089">3089</span>
<span id="3090">3090</span>
<span id="3091">3091</span>
<span id="3092">3092</span>
<span id="3093">3093</span>
<span id="3094">3094</span>
<span id="3095">3095</span>
<span id="3096">3096</span>
<span id="3097">3097</span>
<span id="3098">3098</span>
<span id="3099">3099</span>
<span id="3100">3100</span>
<span id="3101">3101</span>
<span id="3102">3102</span>
<span id="3103">3103</span>
<span id="3104">3104</span>
<span id="3105">3105</span>
<span id="3106">3106</span>
<span id="3107">3107</span>
<span id="3108">3108</span>
<span id="3109">3109</span>
<span id="3110">3110</span>
<span id="3111">3111</span>
<span id="3112">3112</span>
<span id="3113">3113</span>
<span id="3114">3114</span>
<span id="3115">3115</span>
<span id="3116">3116</span>
<span id="3117">3117</span>
<span id="3118">3118</span>
<span id="3119">3119</span>
<span id="3120">3120</span>
<span id="3121">3121</span>
<span id="3122">3122</span>
<span id="3123">3123</span>
<span id="3124">3124</span>
<span id="3125">3125</span>
<span id="3126">3126</span>
<span id="3127">3127</span>
<span id="3128">3128</span>
<span id="3129">3129</span>
<span id="3130">3130</span>
<span id="3131">3131</span>
<span id="3132">3132</span>
<span id="3133">3133</span>
<span id="3134">3134</span>
<span id="3135">3135</span>
<span id="3136">3136</span>
<span id="3137">3137</span>
<span id="3138">3138</span>
<span id="3139">3139</span>
<span id="3140">3140</span>
<span id="3141">3141</span>
<span id="3142">3142</span>
<span id="3143">3143</span>
<span id="3144">3144</span>
<span id="3145">3145</span>
<span id="3146">3146</span>
<span id="3147">3147</span>
<span id="3148">3148</span>
<span id="3149">3149</span>
<span id="3150">3150</span>
<span id="3151">3151</span>
<span id="3152">3152</span>
<span id="3153">3153</span>
<span id="3154">3154</span>
<span id="3155">3155</span>
<span id="3156">3156</span>
<span id="3157">3157</span>
<span id="3158">3158</span>
<span id="3159">3159</span>
<span id="3160">3160</span>
<span id="3161">3161</span>
<span id="3162">3162</span>
<span id="3163">3163</span>
<span id="3164">3164</span>
<span id="3165">3165</span>
<span id="3166">3166</span>
<span id="3167">3167</span>
<span id="3168">3168</span>
<span id="3169">3169</span>
<span id="3170">3170</span>
<span id="3171">3171</span>
<span id="3172">3172</span>
<span id="3173">3173</span>
<span id="3174">3174</span>
<span id="3175">3175</span>
<span id="3176">3176</span>
<span id="3177">3177</span>
<span id="3178">3178</span>
<span id="3179">3179</span>
<span id="3180">3180</span>
<span id="3181">3181</span>
<span id="3182">3182</span>
<span id="3183">3183</span>
<span id="3184">3184</span>
<span id="3185">3185</span>
<span id="3186">3186</span>
<span id="3187">3187</span>
<span id="3188">3188</span>
<span id="3189">3189</span>
<span id="3190">3190</span>
<span id="3191">3191</span>
<span id="3192">3192</span>
<span id="3193">3193</span>
<span id="3194">3194</span>
<span id="3195">3195</span>
<span id="3196">3196</span>
<span id="3197">3197</span>
<span id="3198">3198</span>
<span id="3199">3199</span>
<span id="3200">3200</span>
<span id="3201">3201</span>
<span id="3202">3202</span>
<span id="3203">3203</span>
<span id="3204">3204</span>
<span id="3205">3205</span>
</pre><pre class="rust"><code><span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::binemit</span>::{<span class="ident">Addend</span>, <span class="ident">Reloc</span>};
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::ir::immediates</span>::{<span class="ident">Ieee32</span>, <span class="ident">Ieee64</span>};
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::ir::TrapCode</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::ir</span>::{<span class="ident">KnownSymbol</span>, <span class="ident">LibCall</span>};
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::isa::x64::encoding::evex</span>::{<span class="ident">EvexInstruction</span>, <span class="ident">EvexVectorLength</span>};
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::isa::x64::encoding::rex</span>::{
    <span class="ident">emit_simm</span>, <span class="ident">emit_std_enc_enc</span>, <span class="ident">emit_std_enc_mem</span>, <span class="ident">emit_std_reg_mem</span>, <span class="ident">emit_std_reg_reg</span>, <span class="ident">int_reg_enc</span>,
    <span class="ident">low8_will_sign_extend_to_32</span>, <span class="ident">low8_will_sign_extend_to_64</span>, <span class="ident">reg_enc</span>, <span class="ident">LegacyPrefixes</span>, <span class="ident">OpcodeMap</span>,
    <span class="ident">RexFlags</span>,
};
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::isa::x64::encoding::vex</span>::{<span class="ident">VexInstruction</span>, <span class="ident">VexVectorLength</span>};
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::isa::x64::inst::args</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::isa::x64::inst</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::machinst</span>::{<span class="ident">inst_common</span>, <span class="ident">MachBuffer</span>, <span class="ident">MachInstEmit</span>, <span class="ident">MachLabel</span>, <span class="ident">Reg</span>, <span class="ident">Writable</span>};
<span class="kw">use</span> <span class="ident">core::convert::TryInto</span>;

<span class="doccomment">/// A small helper to generate a signed conversion instruction.</span>
<span class="kw">fn</span> <span class="ident">emit_signed_cvt</span>(
    <span class="ident">sink</span>: <span class="kw-2">&amp;mut</span> <span class="ident">MachBuffer</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>,
    <span class="ident">info</span>: <span class="kw-2">&amp;</span><span class="ident">EmitInfo</span>,
    <span class="ident">state</span>: <span class="kw-2">&amp;mut</span> <span class="ident">EmitState</span>,
    <span class="comment">// Required to be RealRegs.</span>
    <span class="ident">src</span>: <span class="ident">Reg</span>,
    <span class="ident">dst</span>: <span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>,
    <span class="ident">to_f64</span>: <span class="ident">bool</span>,
) {
    <span class="comment">// Handle an unsigned int, which is the &quot;easy&quot; case: a signed conversion will do the</span>
    <span class="comment">// right thing.</span>
    <span class="kw">let</span> <span class="ident">op</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">to_f64</span> {
        <span class="ident">SseOpcode::Cvtsi2sd</span>
    } <span class="kw">else</span> {
        <span class="ident">SseOpcode::Cvtsi2ss</span>
    };
    <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::gpr_to_xmm</span>(<span class="ident">op</span>, <span class="ident">RegMem::reg</span>(<span class="ident">src</span>), <span class="ident">OperandSize::Size64</span>, <span class="ident">dst</span>);
    <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
}

<span class="doccomment">/// Emits a one way conditional jump if CC is set (true).</span>
<span class="kw">fn</span> <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>: <span class="kw-2">&amp;mut</span> <span class="ident">MachBuffer</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">cc</span>: <span class="ident">CC</span>, <span class="ident">label</span>: <span class="ident">MachLabel</span>) {
    <span class="kw">let</span> <span class="ident">cond_start</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">cur_offset</span>();
    <span class="kw">let</span> <span class="ident">cond_disp_off</span> <span class="op">=</span> <span class="ident">cond_start</span> <span class="op">+</span> <span class="number">2</span>;
    <span class="ident">sink</span>.<span class="ident">use_label_at_offset</span>(<span class="ident">cond_disp_off</span>, <span class="ident">label</span>, <span class="ident">LabelUse::JmpRel32</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0F</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x80</span> <span class="op">+</span> <span class="ident">cc</span>.<span class="ident">get_enc</span>());
    <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="number">0x0</span>);
}

<span class="doccomment">/// Emits a relocation, attaching the current source location as well.</span>
<span class="kw">fn</span> <span class="ident">emit_reloc</span>(<span class="ident">sink</span>: <span class="kw-2">&amp;mut</span> <span class="ident">MachBuffer</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">kind</span>: <span class="ident">Reloc</span>, <span class="ident">name</span>: <span class="kw-2">&amp;</span><span class="ident">ExternalName</span>, <span class="ident">addend</span>: <span class="ident">Addend</span>) {
    <span class="ident">sink</span>.<span class="ident">add_reloc</span>(<span class="ident">kind</span>, <span class="ident">name</span>, <span class="ident">addend</span>);
}

<span class="doccomment">/// The top-level emit function.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Important!  Do not add improved (shortened) encoding cases to existing</span>
<span class="doccomment">/// instructions without also adding tests for those improved encodings.  That</span>
<span class="doccomment">/// is a dangerous game that leads to hard-to-track-down errors in the emitted</span>
<span class="doccomment">/// code.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// For all instructions, make sure to have test coverage for all of the</span>
<span class="doccomment">/// following situations.  Do this by creating the cross product resulting from</span>
<span class="doccomment">/// applying the following rules to each operand:</span>
<span class="doccomment">///</span>
<span class="doccomment">/// (1) for any insn that mentions a register: one test using a register from</span>
<span class="doccomment">///     the group [rax, rcx, rdx, rbx, rsp, rbp, rsi, rdi] and a second one</span>
<span class="doccomment">///     using a register from the group [r8, r9, r10, r11, r12, r13, r14, r15].</span>
<span class="doccomment">///     This helps detect incorrect REX prefix construction.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// (2) for any insn that mentions a byte register: one test for each of the</span>
<span class="doccomment">///     four encoding groups [al, cl, dl, bl], [spl, bpl, sil, dil],</span>
<span class="doccomment">///     [r8b .. r11b] and [r12b .. r15b].  This checks that</span>
<span class="doccomment">///     apparently-redundant REX prefixes are retained when required.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// (3) for any insn that contains an immediate field, check the following</span>
<span class="doccomment">///     cases: field is zero, field is in simm8 range (-128 .. 127), field is</span>
<span class="doccomment">///     in simm32 range (-0x8000_0000 .. 0x7FFF_FFFF).  This is because some</span>
<span class="doccomment">///     instructions that require a 32-bit immediate have a short-form encoding</span>
<span class="doccomment">///     when the imm is in simm8 range.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Rules (1), (2) and (3) don&#39;t apply for registers within address expressions</span>
<span class="doccomment">/// (`Addr`s).  Those are already pretty well tested, and the registers in them</span>
<span class="doccomment">/// don&#39;t have any effect on the containing instruction (apart from possibly</span>
<span class="doccomment">/// require REX prefix bits).</span>
<span class="doccomment">///</span>
<span class="doccomment">/// When choosing registers for a test, avoid using registers with the same</span>
<span class="doccomment">/// offset within a given group.  For example, don&#39;t use rax and r8, since they</span>
<span class="doccomment">/// both have the lowest 3 bits as 000, and so the test won&#39;t detect errors</span>
<span class="doccomment">/// where those 3-bit register sub-fields are confused by the emitter.  Instead</span>
<span class="doccomment">/// use (eg) rax (lo3 = 000) and r9 (lo3 = 001).  Similarly, don&#39;t use (eg) cl</span>
<span class="doccomment">/// and bpl since they have the same offset in their group; use instead (eg) cl</span>
<span class="doccomment">/// and sil.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// For all instructions, also add a test that uses only low-half registers</span>
<span class="doccomment">/// (rax .. rdi, xmm0 .. xmm7) etc, so as to check that any redundant REX</span>
<span class="doccomment">/// prefixes are correctly omitted.  This low-half restriction must apply to</span>
<span class="doccomment">/// _all_ registers in the insn, even those in address expressions.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Following these rules creates large numbers of test cases, but it&#39;s the</span>
<span class="doccomment">/// only way to make the emitter reliable.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Known possible improvements:</span>
<span class="doccomment">///</span>
<span class="doccomment">/// * there&#39;s a shorter encoding for shl/shr/sar by a 1-bit immediate.  (Do we</span>
<span class="doccomment">///   care?)</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">emit</span>(
    <span class="ident">inst</span>: <span class="kw-2">&amp;</span><span class="ident">Inst</span>,
    <span class="ident">allocs</span>: <span class="kw-2">&amp;mut</span> <span class="ident">AllocationConsumer</span><span class="op">&lt;</span><span class="lifetime">&#39;_</span><span class="op">&gt;</span>,
    <span class="ident">sink</span>: <span class="kw-2">&amp;mut</span> <span class="ident">MachBuffer</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>,
    <span class="ident">info</span>: <span class="kw-2">&amp;</span><span class="ident">EmitInfo</span>,
    <span class="ident">state</span>: <span class="kw-2">&amp;mut</span> <span class="ident">EmitState</span>,
) {
    <span class="kw">let</span> <span class="ident">matches_isa_flags</span> <span class="op">=</span> <span class="op">|</span><span class="ident">iset_requirement</span>: <span class="kw-2">&amp;</span><span class="ident">InstructionSet</span><span class="op">|</span> -&gt; <span class="ident">bool</span> {
        <span class="kw">match</span> <span class="ident">iset_requirement</span> {
            <span class="comment">// Cranelift assumes SSE2 at least.</span>
            <span class="ident">InstructionSet::SSE</span> <span class="op">|</span> <span class="ident">InstructionSet::SSE2</span> =&gt; <span class="bool-val">true</span>,
            <span class="ident">InstructionSet::SSSE3</span> =&gt; <span class="ident">info</span>.<span class="ident">isa_flags</span>.<span class="ident">use_ssse3</span>(),
            <span class="ident">InstructionSet::SSE41</span> =&gt; <span class="ident">info</span>.<span class="ident">isa_flags</span>.<span class="ident">use_sse41</span>(),
            <span class="ident">InstructionSet::SSE42</span> =&gt; <span class="ident">info</span>.<span class="ident">isa_flags</span>.<span class="ident">use_sse42</span>(),
            <span class="ident">InstructionSet::Popcnt</span> =&gt; <span class="ident">info</span>.<span class="ident">isa_flags</span>.<span class="ident">use_popcnt</span>(),
            <span class="ident">InstructionSet::Lzcnt</span> =&gt; <span class="ident">info</span>.<span class="ident">isa_flags</span>.<span class="ident">use_lzcnt</span>(),
            <span class="ident">InstructionSet::BMI1</span> =&gt; <span class="ident">info</span>.<span class="ident">isa_flags</span>.<span class="ident">use_bmi1</span>(),
            <span class="ident">InstructionSet::BMI2</span> =&gt; <span class="ident">info</span>.<span class="ident">isa_flags</span>.<span class="ident">has_bmi2</span>(),
            <span class="ident">InstructionSet::FMA</span> =&gt; <span class="ident">info</span>.<span class="ident">isa_flags</span>.<span class="ident">has_fma</span>(),
            <span class="ident">InstructionSet::AVX512BITALG</span> =&gt; <span class="ident">info</span>.<span class="ident">isa_flags</span>.<span class="ident">has_avx512bitalg</span>(),
            <span class="ident">InstructionSet::AVX512DQ</span> =&gt; <span class="ident">info</span>.<span class="ident">isa_flags</span>.<span class="ident">has_avx512dq</span>(),
            <span class="ident">InstructionSet::AVX512F</span> =&gt; <span class="ident">info</span>.<span class="ident">isa_flags</span>.<span class="ident">has_avx512f</span>(),
            <span class="ident">InstructionSet::AVX512VBMI</span> =&gt; <span class="ident">info</span>.<span class="ident">isa_flags</span>.<span class="ident">has_avx512vbmi</span>(),
            <span class="ident">InstructionSet::AVX512VL</span> =&gt; <span class="ident">info</span>.<span class="ident">isa_flags</span>.<span class="ident">has_avx512vl</span>(),
        }
    };

    <span class="comment">// Certain instructions may be present in more than one ISA feature set; we must at least match</span>
    <span class="comment">// one of them in the target CPU.</span>
    <span class="kw">let</span> <span class="ident">isa_requirements</span> <span class="op">=</span> <span class="ident">inst</span>.<span class="ident">available_in_any_isa</span>();
    <span class="kw">if</span> <span class="op">!</span><span class="ident">isa_requirements</span>.<span class="ident">is_empty</span>() <span class="op">&amp;&amp;</span> <span class="op">!</span><span class="ident">isa_requirements</span>.<span class="ident">iter</span>().<span class="ident">all</span>(<span class="ident">matches_isa_flags</span>) {
        <span class="macro">panic!</span>(
            <span class="string">&quot;Cannot emit inst &#39;{:?}&#39; for target; failed to match ISA requirements: {:?}&quot;</span>,
            <span class="ident">inst</span>, <span class="ident">isa_requirements</span>
        )
    }

    <span class="kw">match</span> <span class="ident">inst</span> {
        <span class="ident">Inst::AluRmiR</span> {
            <span class="ident">size</span>,
            <span class="ident">op</span>,
            <span class="ident">src1</span>,
            <span class="ident">src2</span>,
            <span class="ident">dst</span>: <span class="ident">reg_g</span>,
        } =&gt; {
            <span class="kw">let</span> (<span class="ident">reg_g</span>, <span class="ident">src2</span>) <span class="op">=</span> <span class="kw">if</span> <span class="ident">inst</span>.<span class="ident">produces_const</span>() {
                <span class="kw">let</span> <span class="ident">reg_g</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">reg_g</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
                (<span class="ident">reg_g</span>, <span class="ident">RegMemImm::reg</span>(<span class="ident">reg_g</span>))
            } <span class="kw">else</span> {
                <span class="kw">let</span> <span class="ident">src1</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src1</span>.<span class="ident">to_reg</span>());
                <span class="kw">let</span> <span class="ident">reg_g</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">reg_g</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
                <span class="macro">debug_assert_eq!</span>(<span class="ident">src1</span>, <span class="ident">reg_g</span>);
                <span class="kw">let</span> <span class="ident">src2</span> <span class="op">=</span> <span class="ident">src2</span>.<span class="ident">clone</span>().<span class="ident">to_reg_mem_imm</span>().<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);
                (<span class="ident">reg_g</span>, <span class="ident">src2</span>)
            };

            <span class="kw">let</span> <span class="ident">rex</span> <span class="op">=</span> <span class="ident">RexFlags::from</span>(<span class="kw-2">*</span><span class="ident">size</span>);
            <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">op</span> <span class="op">==</span> <span class="ident">AluRmiROpcode::Mul</span> {
                <span class="comment">// We kinda freeloaded Mul into RMI_R_Op, but it doesn&#39;t fit the usual pattern, so</span>
                <span class="comment">// we have to special-case it.</span>
                <span class="kw">match</span> <span class="ident">src2</span> {
                    <span class="ident">RegMemImm::Reg</span> { <span class="ident">reg</span>: <span class="ident">reg_e</span> } =&gt; {
                        <span class="ident">emit_std_reg_reg</span>(<span class="ident">sink</span>, <span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0FAF</span>, <span class="number">2</span>, <span class="ident">reg_g</span>, <span class="ident">reg_e</span>, <span class="ident">rex</span>);
                    }

                    <span class="ident">RegMemImm::Mem</span> { <span class="ident">addr</span> } =&gt; {
                        <span class="kw">let</span> <span class="ident">amode</span> <span class="op">=</span> <span class="ident">addr</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>);
                        <span class="ident">emit_std_reg_mem</span>(
                            <span class="ident">sink</span>,
                            <span class="ident">info</span>,
                            <span class="ident">LegacyPrefixes::None</span>,
                            <span class="number">0x0FAF</span>,
                            <span class="number">2</span>,
                            <span class="ident">reg_g</span>,
                            <span class="kw-2">&amp;</span><span class="ident">amode</span>,
                            <span class="ident">rex</span>,
                            <span class="number">0</span>,
                        );
                    }

                    <span class="ident">RegMemImm::Imm</span> { <span class="ident">simm32</span> } =&gt; {
                        <span class="kw">let</span> <span class="ident">use_imm8</span> <span class="op">=</span> <span class="ident">low8_will_sign_extend_to_32</span>(<span class="ident">simm32</span>);
                        <span class="kw">let</span> <span class="ident">opcode</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">use_imm8</span> { <span class="number">0x6B</span> } <span class="kw">else</span> { <span class="number">0x69</span> };
                        <span class="comment">// Yes, really, reg_g twice.</span>
                        <span class="ident">emit_std_reg_reg</span>(<span class="ident">sink</span>, <span class="ident">LegacyPrefixes::None</span>, <span class="ident">opcode</span>, <span class="number">1</span>, <span class="ident">reg_g</span>, <span class="ident">reg_g</span>, <span class="ident">rex</span>);
                        <span class="ident">emit_simm</span>(<span class="ident">sink</span>, <span class="kw">if</span> <span class="ident">use_imm8</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">4</span> }, <span class="ident">simm32</span>);
                    }
                }
            } <span class="kw">else</span> {
                <span class="kw">let</span> (<span class="ident">opcode_r</span>, <span class="ident">opcode_m</span>, <span class="ident">subopcode_i</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">op</span> {
                    <span class="ident">AluRmiROpcode::Add</span> =&gt; (<span class="number">0x01</span>, <span class="number">0x03</span>, <span class="number">0</span>),
                    <span class="ident">AluRmiROpcode::Adc</span> =&gt; (<span class="number">0x11</span>, <span class="number">0x03</span>, <span class="number">0</span>),
                    <span class="ident">AluRmiROpcode::Sub</span> =&gt; (<span class="number">0x29</span>, <span class="number">0x2B</span>, <span class="number">5</span>),
                    <span class="ident">AluRmiROpcode::Sbb</span> =&gt; (<span class="number">0x19</span>, <span class="number">0x2B</span>, <span class="number">5</span>),
                    <span class="ident">AluRmiROpcode::And</span> =&gt; (<span class="number">0x21</span>, <span class="number">0x23</span>, <span class="number">4</span>),
                    <span class="ident">AluRmiROpcode::Or</span> =&gt; (<span class="number">0x09</span>, <span class="number">0x0B</span>, <span class="number">1</span>),
                    <span class="ident">AluRmiROpcode::Xor</span> =&gt; (<span class="number">0x31</span>, <span class="number">0x33</span>, <span class="number">6</span>),
                    <span class="ident">AluRmiROpcode::Mul</span> =&gt; <span class="macro">panic!</span>(<span class="string">&quot;unreachable&quot;</span>),
                };

                <span class="kw">match</span> <span class="ident">src2</span> {
                    <span class="ident">RegMemImm::Reg</span> { <span class="ident">reg</span>: <span class="ident">reg_e</span> } =&gt; {
                        <span class="comment">// GCC/llvm use the swapped operand encoding (viz., the R/RM vs RM/R</span>
                        <span class="comment">// duality). Do this too, so as to be able to compare generated machine</span>
                        <span class="comment">// code easily.</span>
                        <span class="ident">emit_std_reg_reg</span>(
                            <span class="ident">sink</span>,
                            <span class="ident">LegacyPrefixes::None</span>,
                            <span class="ident">opcode_r</span>,
                            <span class="number">1</span>,
                            <span class="ident">reg_e</span>,
                            <span class="ident">reg_g</span>,
                            <span class="ident">rex</span>,
                        );
                    }

                    <span class="ident">RegMemImm::Mem</span> { <span class="ident">addr</span> } =&gt; {
                        <span class="kw">let</span> <span class="ident">amode</span> <span class="op">=</span> <span class="ident">addr</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>);
                        <span class="comment">// Here we revert to the &quot;normal&quot; G-E ordering.</span>
                        <span class="ident">emit_std_reg_mem</span>(
                            <span class="ident">sink</span>,
                            <span class="ident">info</span>,
                            <span class="ident">LegacyPrefixes::None</span>,
                            <span class="ident">opcode_m</span>,
                            <span class="number">1</span>,
                            <span class="ident">reg_g</span>,
                            <span class="kw-2">&amp;</span><span class="ident">amode</span>,
                            <span class="ident">rex</span>,
                            <span class="number">0</span>,
                        );
                    }

                    <span class="ident">RegMemImm::Imm</span> { <span class="ident">simm32</span> } =&gt; {
                        <span class="kw">let</span> <span class="ident">use_imm8</span> <span class="op">=</span> <span class="ident">low8_will_sign_extend_to_32</span>(<span class="ident">simm32</span>);
                        <span class="kw">let</span> <span class="ident">opcode</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">use_imm8</span> { <span class="number">0x83</span> } <span class="kw">else</span> { <span class="number">0x81</span> };
                        <span class="comment">// And also here we use the &quot;normal&quot; G-E ordering.</span>
                        <span class="kw">let</span> <span class="ident">enc_g</span> <span class="op">=</span> <span class="ident">int_reg_enc</span>(<span class="ident">reg_g</span>);
                        <span class="ident">emit_std_enc_enc</span>(
                            <span class="ident">sink</span>,
                            <span class="ident">LegacyPrefixes::None</span>,
                            <span class="ident">opcode</span>,
                            <span class="number">1</span>,
                            <span class="ident">subopcode_i</span>,
                            <span class="ident">enc_g</span>,
                            <span class="ident">rex</span>,
                        );
                        <span class="ident">emit_simm</span>(<span class="ident">sink</span>, <span class="kw">if</span> <span class="ident">use_imm8</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">4</span> }, <span class="ident">simm32</span>);
                    }
                }
            }
        }

        <span class="ident">Inst::AluRM</span> {
            <span class="ident">size</span>,
            <span class="ident">src1_dst</span>,
            <span class="ident">src2</span>,
            <span class="ident">op</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">src2</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src2</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">src1_dst</span> <span class="op">=</span> <span class="ident">src1_dst</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>).<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

            <span class="macro">assert!</span>(<span class="kw-2">*</span><span class="ident">size</span> <span class="op">==</span> <span class="ident">OperandSize::Size32</span> <span class="op">|</span><span class="op">|</span> <span class="kw-2">*</span><span class="ident">size</span> <span class="op">==</span> <span class="ident">OperandSize::Size64</span>);
            <span class="kw">let</span> <span class="ident">opcode</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">op</span> {
                <span class="ident">AluRmiROpcode::Add</span> =&gt; <span class="number">0x01</span>,
                <span class="ident">AluRmiROpcode::Sub</span> =&gt; <span class="number">0x29</span>,
                <span class="ident">AluRmiROpcode::And</span> =&gt; <span class="number">0x21</span>,
                <span class="ident">AluRmiROpcode::Or</span> =&gt; <span class="number">0x09</span>,
                <span class="ident">AluRmiROpcode::Xor</span> =&gt; <span class="number">0x31</span>,
                <span class="kw">_</span> =&gt; <span class="macro">panic!</span>(<span class="string">&quot;Unsupported read-modify-write ALU opcode&quot;</span>),
            };
            <span class="kw">let</span> <span class="ident">enc_g</span> <span class="op">=</span> <span class="ident">int_reg_enc</span>(<span class="ident">src2</span>);
            <span class="ident">emit_std_enc_mem</span>(
                <span class="ident">sink</span>,
                <span class="ident">info</span>,
                <span class="ident">LegacyPrefixes::None</span>,
                <span class="ident">opcode</span>,
                <span class="number">1</span>,
                <span class="ident">enc_g</span>,
                <span class="kw-2">&amp;</span><span class="ident">src1_dst</span>,
                <span class="ident">RexFlags::from</span>(<span class="kw-2">*</span><span class="ident">size</span>),
                <span class="number">0</span>,
            );
        }

        <span class="ident">Inst::UnaryRmR</span> { <span class="ident">size</span>, <span class="ident">op</span>, <span class="ident">src</span>, <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">rex_flags</span> <span class="op">=</span> <span class="ident">RexFlags::from</span>(<span class="kw-2">*</span><span class="ident">size</span>);
            <span class="kw">use</span> <span class="ident">UnaryRmROpcode</span>::<span class="kw-2">*</span>;
            <span class="kw">let</span> <span class="ident">prefix</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">size</span> {
                <span class="ident">OperandSize::Size16</span> =&gt; <span class="kw">match</span> <span class="ident">op</span> {
                    <span class="ident">Bsr</span> <span class="op">|</span> <span class="ident">Bsf</span> =&gt; <span class="ident">LegacyPrefixes::_66</span>,
                    <span class="ident">Lzcnt</span> <span class="op">|</span> <span class="ident">Tzcnt</span> <span class="op">|</span> <span class="ident">Popcnt</span> =&gt; <span class="ident">LegacyPrefixes::_66F3</span>,
                },
                <span class="ident">OperandSize::Size32</span> <span class="op">|</span> <span class="ident">OperandSize::Size64</span> =&gt; <span class="kw">match</span> <span class="ident">op</span> {
                    <span class="ident">Bsr</span> <span class="op">|</span> <span class="ident">Bsf</span> =&gt; <span class="ident">LegacyPrefixes::None</span>,
                    <span class="ident">Lzcnt</span> <span class="op">|</span> <span class="ident">Tzcnt</span> <span class="op">|</span> <span class="ident">Popcnt</span> =&gt; <span class="ident">LegacyPrefixes::_F3</span>,
                },
                <span class="kw">_</span> =&gt; <span class="macro">unreachable!</span>(),
            };

            <span class="kw">let</span> (<span class="ident">opcode</span>, <span class="ident">num_opcodes</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">op</span> {
                <span class="ident">Bsr</span> =&gt; (<span class="number">0x0fbd</span>, <span class="number">2</span>),
                <span class="ident">Bsf</span> =&gt; (<span class="number">0x0fbc</span>, <span class="number">2</span>),
                <span class="ident">Lzcnt</span> =&gt; (<span class="number">0x0fbd</span>, <span class="number">2</span>),
                <span class="ident">Tzcnt</span> =&gt; (<span class="number">0x0fbc</span>, <span class="number">2</span>),
                <span class="ident">Popcnt</span> =&gt; (<span class="number">0x0fb8</span>, <span class="number">2</span>),
            };

            <span class="kw">match</span> <span class="ident">src</span>.<span class="ident">clone</span>().<span class="ident">into</span>() {
                <span class="ident">RegMem::Reg</span> { <span class="ident">reg</span>: <span class="ident">src</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src</span>);
                    <span class="ident">emit_std_reg_reg</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="ident">num_opcodes</span>, <span class="ident">dst</span>, <span class="ident">src</span>, <span class="ident">rex_flags</span>);
                }
                <span class="ident">RegMem::Mem</span> { <span class="ident">addr</span>: <span class="ident">src</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">amode</span> <span class="op">=</span> <span class="ident">src</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>).<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);
                    <span class="ident">emit_std_reg_mem</span>(
                        <span class="ident">sink</span>,
                        <span class="ident">info</span>,
                        <span class="ident">prefix</span>,
                        <span class="ident">opcode</span>,
                        <span class="ident">num_opcodes</span>,
                        <span class="ident">dst</span>,
                        <span class="kw-2">&amp;</span><span class="ident">amode</span>,
                        <span class="ident">rex_flags</span>,
                        <span class="number">0</span>,
                    );
                }
            }
        }

        <span class="ident">Inst::Not</span> { <span class="ident">size</span>, <span class="ident">src</span>, <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">src</span>, <span class="ident">dst</span>);
            <span class="kw">let</span> <span class="ident">rex_flags</span> <span class="op">=</span> <span class="ident">RexFlags::from</span>((<span class="kw-2">*</span><span class="ident">size</span>, <span class="ident">dst</span>));
            <span class="kw">let</span> (<span class="ident">opcode</span>, <span class="ident">prefix</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">size</span> {
                <span class="ident">OperandSize::Size8</span> =&gt; (<span class="number">0xF6</span>, <span class="ident">LegacyPrefixes::None</span>),
                <span class="ident">OperandSize::Size16</span> =&gt; (<span class="number">0xF7</span>, <span class="ident">LegacyPrefixes::_66</span>),
                <span class="ident">OperandSize::Size32</span> =&gt; (<span class="number">0xF7</span>, <span class="ident">LegacyPrefixes::None</span>),
                <span class="ident">OperandSize::Size64</span> =&gt; (<span class="number">0xF7</span>, <span class="ident">LegacyPrefixes::None</span>),
            };

            <span class="kw">let</span> <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">2</span>;
            <span class="kw">let</span> <span class="ident">enc_src</span> <span class="op">=</span> <span class="ident">int_reg_enc</span>(<span class="ident">dst</span>);
            <span class="ident">emit_std_enc_enc</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="number">1</span>, <span class="ident">subopcode</span>, <span class="ident">enc_src</span>, <span class="ident">rex_flags</span>)
        }

        <span class="ident">Inst::Neg</span> { <span class="ident">size</span>, <span class="ident">src</span>, <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">src</span>, <span class="ident">dst</span>);
            <span class="kw">let</span> <span class="ident">rex_flags</span> <span class="op">=</span> <span class="ident">RexFlags::from</span>((<span class="kw-2">*</span><span class="ident">size</span>, <span class="ident">dst</span>));
            <span class="kw">let</span> (<span class="ident">opcode</span>, <span class="ident">prefix</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">size</span> {
                <span class="ident">OperandSize::Size8</span> =&gt; (<span class="number">0xF6</span>, <span class="ident">LegacyPrefixes::None</span>),
                <span class="ident">OperandSize::Size16</span> =&gt; (<span class="number">0xF7</span>, <span class="ident">LegacyPrefixes::_66</span>),
                <span class="ident">OperandSize::Size32</span> =&gt; (<span class="number">0xF7</span>, <span class="ident">LegacyPrefixes::None</span>),
                <span class="ident">OperandSize::Size64</span> =&gt; (<span class="number">0xF7</span>, <span class="ident">LegacyPrefixes::None</span>),
            };

            <span class="kw">let</span> <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">3</span>;
            <span class="kw">let</span> <span class="ident">enc_src</span> <span class="op">=</span> <span class="ident">int_reg_enc</span>(<span class="ident">dst</span>);
            <span class="ident">emit_std_enc_enc</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="number">1</span>, <span class="ident">subopcode</span>, <span class="ident">enc_src</span>, <span class="ident">rex_flags</span>)
        }

        <span class="ident">Inst::Div</span> {
            <span class="ident">size</span>,
            <span class="ident">signed</span>,
            <span class="ident">dividend_lo</span>,
            <span class="ident">dividend_hi</span>,
            <span class="ident">divisor</span>,
            <span class="ident">dst_quotient</span>,
            <span class="ident">dst_remainder</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">dividend_lo</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dividend_lo</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst_quotient</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst_quotient</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">dividend_lo</span>, <span class="ident">regs::rax</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">dst_quotient</span>, <span class="ident">regs::rax</span>());
            <span class="kw">if</span> <span class="ident">size</span>.<span class="ident">to_bits</span>() <span class="op">&gt;</span> <span class="number">8</span> {
                <span class="kw">let</span> <span class="ident">dst_remainder</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst_remainder</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
                <span class="macro">debug_assert_eq!</span>(<span class="ident">dst_remainder</span>, <span class="ident">regs::rdx</span>());
                <span class="kw">let</span> <span class="ident">dividend_hi</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dividend_hi</span>.<span class="ident">to_reg</span>());
                <span class="macro">debug_assert_eq!</span>(<span class="ident">dividend_hi</span>, <span class="ident">regs::rdx</span>());
            }

            <span class="kw">let</span> (<span class="ident">opcode</span>, <span class="ident">prefix</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">size</span> {
                <span class="ident">OperandSize::Size8</span> =&gt; (<span class="number">0xF6</span>, <span class="ident">LegacyPrefixes::None</span>),
                <span class="ident">OperandSize::Size16</span> =&gt; (<span class="number">0xF7</span>, <span class="ident">LegacyPrefixes::_66</span>),
                <span class="ident">OperandSize::Size32</span> =&gt; (<span class="number">0xF7</span>, <span class="ident">LegacyPrefixes::None</span>),
                <span class="ident">OperandSize::Size64</span> =&gt; (<span class="number">0xF7</span>, <span class="ident">LegacyPrefixes::None</span>),
            };

            <span class="ident">sink</span>.<span class="ident">add_trap</span>(<span class="ident">TrapCode::IntegerDivisionByZero</span>);

            <span class="kw">let</span> <span class="ident">subopcode</span> <span class="op">=</span> <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">signed</span> { <span class="number">7</span> } <span class="kw">else</span> { <span class="number">6</span> };
            <span class="kw">match</span> <span class="ident">divisor</span>.<span class="ident">clone</span>().<span class="ident">to_reg_mem</span>() {
                <span class="ident">RegMem::Reg</span> { <span class="ident">reg</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">reg</span>);
                    <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">int_reg_enc</span>(<span class="ident">reg</span>);
                    <span class="ident">emit_std_enc_enc</span>(
                        <span class="ident">sink</span>,
                        <span class="ident">prefix</span>,
                        <span class="ident">opcode</span>,
                        <span class="number">1</span>,
                        <span class="ident">subopcode</span>,
                        <span class="ident">src</span>,
                        <span class="ident">RexFlags::from</span>((<span class="kw-2">*</span><span class="ident">size</span>, <span class="ident">reg</span>)),
                    )
                }
                <span class="ident">RegMem::Mem</span> { <span class="ident">addr</span>: <span class="ident">src</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">amode</span> <span class="op">=</span> <span class="ident">src</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>).<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);
                    <span class="ident">emit_std_enc_mem</span>(
                        <span class="ident">sink</span>,
                        <span class="ident">info</span>,
                        <span class="ident">prefix</span>,
                        <span class="ident">opcode</span>,
                        <span class="number">1</span>,
                        <span class="ident">subopcode</span>,
                        <span class="kw-2">&amp;</span><span class="ident">amode</span>,
                        <span class="ident">RexFlags::from</span>(<span class="kw-2">*</span><span class="ident">size</span>),
                        <span class="number">0</span>,
                    );
                }
            }
        }

        <span class="ident">Inst::MulHi</span> {
            <span class="ident">size</span>,
            <span class="ident">signed</span>,
            <span class="ident">src1</span>,
            <span class="ident">src2</span>,
            <span class="ident">dst_lo</span>,
            <span class="ident">dst_hi</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">src1</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src1</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst_lo</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst_lo</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst_hi</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst_hi</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">src1</span>, <span class="ident">regs::rax</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">dst_lo</span>, <span class="ident">regs::rax</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">dst_hi</span>, <span class="ident">regs::rdx</span>());

            <span class="kw">let</span> <span class="ident">rex_flags</span> <span class="op">=</span> <span class="ident">RexFlags::from</span>(<span class="kw-2">*</span><span class="ident">size</span>);
            <span class="kw">let</span> <span class="ident">prefix</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">size</span> {
                <span class="ident">OperandSize::Size16</span> =&gt; <span class="ident">LegacyPrefixes::_66</span>,
                <span class="ident">OperandSize::Size32</span> =&gt; <span class="ident">LegacyPrefixes::None</span>,
                <span class="ident">OperandSize::Size64</span> =&gt; <span class="ident">LegacyPrefixes::None</span>,
                <span class="kw">_</span> =&gt; <span class="macro">unreachable!</span>(),
            };

            <span class="kw">let</span> <span class="ident">subopcode</span> <span class="op">=</span> <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">signed</span> { <span class="number">5</span> } <span class="kw">else</span> { <span class="number">4</span> };
            <span class="kw">match</span> <span class="ident">src2</span>.<span class="ident">clone</span>().<span class="ident">to_reg_mem</span>() {
                <span class="ident">RegMem::Reg</span> { <span class="ident">reg</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">reg</span>);
                    <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">int_reg_enc</span>(<span class="ident">reg</span>);
                    <span class="ident">emit_std_enc_enc</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="number">0xF7</span>, <span class="number">1</span>, <span class="ident">subopcode</span>, <span class="ident">src</span>, <span class="ident">rex_flags</span>)
                }
                <span class="ident">RegMem::Mem</span> { <span class="ident">addr</span>: <span class="ident">src</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">amode</span> <span class="op">=</span> <span class="ident">src</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>).<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);
                    <span class="ident">emit_std_enc_mem</span>(<span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">prefix</span>, <span class="number">0xF7</span>, <span class="number">1</span>, <span class="ident">subopcode</span>, <span class="kw-2">&amp;</span><span class="ident">amode</span>, <span class="ident">rex_flags</span>, <span class="number">0</span>);
                }
            }
        }

        <span class="ident">Inst::SignExtendData</span> { <span class="ident">size</span>, <span class="ident">src</span>, <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">src</span>, <span class="ident">regs::rax</span>());
            <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">size</span> <span class="op">==</span> <span class="ident">OperandSize::Size8</span> {
                <span class="macro">debug_assert_eq!</span>(<span class="ident">dst</span>, <span class="ident">regs::rax</span>());
            } <span class="kw">else</span> {
                <span class="macro">debug_assert_eq!</span>(<span class="ident">dst</span>, <span class="ident">regs::rdx</span>());
            }
            <span class="kw">match</span> <span class="ident">size</span> {
                <span class="ident">OperandSize::Size8</span> =&gt; {
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x66</span>);
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x98</span>);
                }
                <span class="ident">OperandSize::Size16</span> =&gt; {
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x66</span>);
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x99</span>);
                }
                <span class="ident">OperandSize::Size32</span> =&gt; <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x99</span>),
                <span class="ident">OperandSize::Size64</span> =&gt; {
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x48</span>);
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x99</span>);
                }
            }
        }

        <span class="ident">Inst::CheckedDivOrRemSeq</span> {
            <span class="ident">kind</span>,
            <span class="ident">size</span>,
            <span class="ident">dividend_lo</span>,
            <span class="ident">dividend_hi</span>,
            <span class="ident">divisor</span>,
            <span class="ident">tmp</span>,
            <span class="ident">dst_quotient</span>,
            <span class="ident">dst_remainder</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">dividend_lo</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dividend_lo</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dividend_hi</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dividend_hi</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">divisor</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">divisor</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst_quotient</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst_quotient</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst_remainder</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst_remainder</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">tmp</span> <span class="op">=</span> <span class="ident">tmp</span>.<span class="ident">map</span>(<span class="op">|</span><span class="ident">tmp</span><span class="op">|</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">tmp</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>()));
            <span class="macro">debug_assert_eq!</span>(<span class="ident">dividend_lo</span>, <span class="ident">regs::rax</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">dividend_hi</span>, <span class="ident">regs::rdx</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">dst_quotient</span>, <span class="ident">regs::rax</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">dst_remainder</span>, <span class="ident">regs::rdx</span>());

            <span class="comment">// Generates the following code sequence:</span>
            <span class="comment">//</span>
            <span class="comment">// ;; check divide by zero:</span>
            <span class="comment">// cmp 0 %divisor</span>
            <span class="comment">// jnz $after_trap</span>
            <span class="comment">// ud2</span>
            <span class="comment">// $after_trap:</span>
            <span class="comment">//</span>
            <span class="comment">// ;; for signed modulo/div:</span>
            <span class="comment">// cmp -1 %divisor</span>
            <span class="comment">// jnz $do_op</span>
            <span class="comment">// ;;   for signed modulo, result is 0</span>
            <span class="comment">//    mov #0, %rdx</span>
            <span class="comment">//    j $done</span>
            <span class="comment">// ;;   for signed div, check for integer overflow against INT_MIN of the right size</span>
            <span class="comment">// cmp INT_MIN, %rax</span>
            <span class="comment">// jnz $do_op</span>
            <span class="comment">// ud2</span>
            <span class="comment">//</span>
            <span class="comment">// $do_op:</span>
            <span class="comment">// ;; if signed</span>
            <span class="comment">//     cdq ;; sign-extend from rax into rdx</span>
            <span class="comment">// ;; else</span>
            <span class="comment">//     mov #0, %rdx</span>
            <span class="comment">// idiv %divisor</span>
            <span class="comment">//</span>
            <span class="comment">// $done:</span>

            <span class="comment">// Check if the divisor is zero, first.</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::cmp_rmi_r</span>(<span class="kw-2">*</span><span class="ident">size</span>, <span class="ident">RegMemImm::imm</span>(<span class="number">0</span>), <span class="ident">divisor</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::trap_if</span>(<span class="ident">CC::Z</span>, <span class="ident">TrapCode::IntegerDivisionByZero</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="kw">let</span> (<span class="ident">do_op</span>, <span class="ident">done_label</span>) <span class="op">=</span> <span class="kw">if</span> <span class="ident">kind</span>.<span class="ident">is_signed</span>() {
                <span class="comment">// Now check if the divisor is -1.</span>
                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::cmp_rmi_r</span>(<span class="kw-2">*</span><span class="ident">size</span>, <span class="ident">RegMemImm::imm</span>(<span class="number">0xffffffff</span>), <span class="ident">divisor</span>);
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
                <span class="kw">let</span> <span class="ident">do_op</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();

                <span class="comment">// If not equal, jump to do-op.</span>
                <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">CC::NZ</span>, <span class="ident">do_op</span>);

                <span class="comment">// Here, divisor == -1.</span>
                <span class="kw">if</span> <span class="op">!</span><span class="ident">kind</span>.<span class="ident">is_div</span>() {
                    <span class="comment">// x % -1 = 0; put the result into the destination, $rdx.</span>
                    <span class="kw">let</span> <span class="ident">done_label</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();

                    <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::imm</span>(<span class="ident">OperandSize::Size64</span>, <span class="number">0</span>, <span class="ident">Writable::from_reg</span>(<span class="ident">regs::rdx</span>()));
                    <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                    <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::jmp_known</span>(<span class="ident">done_label</span>);
                    <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                    (<span class="prelude-val">Some</span>(<span class="ident">do_op</span>), <span class="prelude-val">Some</span>(<span class="ident">done_label</span>))
                } <span class="kw">else</span> {
                    <span class="comment">// Check for integer overflow.</span>
                    <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">size</span> <span class="op">==</span> <span class="ident">OperandSize::Size64</span> {
                        <span class="kw">let</span> <span class="ident">tmp</span> <span class="op">=</span> <span class="ident">tmp</span>.<span class="ident">expect</span>(<span class="string">&quot;temporary for i64 sdiv&quot;</span>);

                        <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::imm</span>(
                            <span class="ident">OperandSize::Size64</span>,
                            <span class="number">0x8000000000000000</span>,
                            <span class="ident">Writable::from_reg</span>(<span class="ident">tmp</span>),
                        );
                        <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                        <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span>
                            <span class="ident">Inst::cmp_rmi_r</span>(<span class="ident">OperandSize::Size64</span>, <span class="ident">RegMemImm::reg</span>(<span class="ident">tmp</span>), <span class="ident">regs::rax</span>());
                        <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
                    } <span class="kw">else</span> {
                        <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::cmp_rmi_r</span>(<span class="kw-2">*</span><span class="ident">size</span>, <span class="ident">RegMemImm::imm</span>(<span class="number">0x80000000</span>), <span class="ident">regs::rax</span>());
                        <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
                    }

                    <span class="comment">// If not equal, jump over the trap.</span>
                    <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::trap_if</span>(<span class="ident">CC::Z</span>, <span class="ident">TrapCode::IntegerOverflow</span>);
                    <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                    (<span class="prelude-val">Some</span>(<span class="ident">do_op</span>), <span class="prelude-val">None</span>)
                }
            } <span class="kw">else</span> {
                (<span class="prelude-val">None</span>, <span class="prelude-val">None</span>)
            };

            <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">do_op</span>) <span class="op">=</span> <span class="ident">do_op</span> {
                <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">do_op</span>);
            }

            <span class="kw">let</span> <span class="ident">dividend_lo</span> <span class="op">=</span> <span class="ident">Gpr::new</span>(<span class="ident">regs::rax</span>()).<span class="ident">unwrap</span>();
            <span class="kw">let</span> <span class="ident">dst_quotient</span> <span class="op">=</span> <span class="ident">WritableGpr::from_reg</span>(<span class="ident">Gpr::new</span>(<span class="ident">regs::rax</span>()).<span class="ident">unwrap</span>());
            <span class="kw">let</span> (<span class="ident">dividend_hi</span>, <span class="ident">dst_remainder</span>) <span class="op">=</span> <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">size</span> <span class="op">==</span> <span class="ident">OperandSize::Size8</span> {
                (
                    <span class="ident">Gpr::new</span>(<span class="ident">regs::rax</span>()).<span class="ident">unwrap</span>(),
                    <span class="ident">Writable::from_reg</span>(<span class="ident">Gpr::new</span>(<span class="ident">regs::rax</span>()).<span class="ident">unwrap</span>()),
                )
            } <span class="kw">else</span> {
                (
                    <span class="ident">Gpr::new</span>(<span class="ident">regs::rdx</span>()).<span class="ident">unwrap</span>(),
                    <span class="ident">Writable::from_reg</span>(<span class="ident">Gpr::new</span>(<span class="ident">regs::rdx</span>()).<span class="ident">unwrap</span>()),
                )
            };

            <span class="comment">// Fill in the high parts:</span>
            <span class="kw">if</span> <span class="ident">kind</span>.<span class="ident">is_signed</span>() {
                <span class="comment">// sign-extend the sign-bit of rax into rdx, for signed opcodes.</span>
                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span>
                    <span class="ident">Inst::sign_extend_data</span>(<span class="kw-2">*</span><span class="ident">size</span>, <span class="ident">dividend_lo</span>, <span class="ident">WritableGpr::from_reg</span>(<span class="ident">dividend_hi</span>));
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
            } <span class="kw">else</span> <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">size</span> <span class="op">!</span><span class="op">=</span> <span class="ident">OperandSize::Size8</span> {
                <span class="comment">// zero for unsigned opcodes.</span>
                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::imm</span>(
                    <span class="ident">OperandSize::Size64</span>,
                    <span class="number">0</span>,
                    <span class="ident">Writable::from_reg</span>(<span class="ident">dividend_hi</span>.<span class="ident">to_reg</span>()),
                );
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
            }

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::div</span>(
                <span class="kw-2">*</span><span class="ident">size</span>,
                <span class="ident">kind</span>.<span class="ident">is_signed</span>(),
                <span class="ident">RegMem::reg</span>(<span class="ident">divisor</span>),
                <span class="ident">dividend_lo</span>,
                <span class="ident">dividend_hi</span>,
                <span class="ident">dst_quotient</span>,
                <span class="ident">dst_remainder</span>,
            );
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="comment">// Lowering takes care of moving the result back into the right register, see comment</span>
            <span class="comment">// there.</span>

            <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">done</span>) <span class="op">=</span> <span class="ident">done_label</span> {
                <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">done</span>);
            }
        }

        <span class="ident">Inst::Imm</span> {
            <span class="ident">dst_size</span>,
            <span class="ident">simm64</span>,
            <span class="ident">dst</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">enc_dst</span> <span class="op">=</span> <span class="ident">int_reg_enc</span>(<span class="ident">dst</span>);
            <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">dst_size</span> <span class="op">==</span> <span class="ident">OperandSize::Size64</span> {
                <span class="kw">if</span> <span class="ident">low32_will_sign_extend_to_64</span>(<span class="kw-2">*</span><span class="ident">simm64</span>) {
                    <span class="comment">// Sign-extended move imm32.</span>
                    <span class="ident">emit_std_enc_enc</span>(
                        <span class="ident">sink</span>,
                        <span class="ident">LegacyPrefixes::None</span>,
                        <span class="number">0xC7</span>,
                        <span class="number">1</span>,
                        <span class="comment">/* subopcode */</span> <span class="number">0</span>,
                        <span class="ident">enc_dst</span>,
                        <span class="ident">RexFlags::set_w</span>(),
                    );
                    <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="kw-2">*</span><span class="ident">simm64</span> <span class="kw">as</span> <span class="ident">u32</span>);
                } <span class="kw">else</span> {
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x48</span> <span class="op">|</span> ((<span class="ident">enc_dst</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>));
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xB8</span> <span class="op">|</span> (<span class="ident">enc_dst</span> <span class="op">&amp;</span> <span class="number">7</span>));
                    <span class="ident">sink</span>.<span class="ident">put8</span>(<span class="kw-2">*</span><span class="ident">simm64</span>);
                }
            } <span class="kw">else</span> {
                <span class="kw">if</span> ((<span class="ident">enc_dst</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>) <span class="op">==</span> <span class="number">1</span> {
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x41</span>);
                }
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xB8</span> <span class="op">|</span> (<span class="ident">enc_dst</span> <span class="op">&amp;</span> <span class="number">7</span>));
                <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="kw-2">*</span><span class="ident">simm64</span> <span class="kw">as</span> <span class="ident">u32</span>);
            }
        }

        <span class="ident">Inst::MovRR</span> { <span class="ident">size</span>, <span class="ident">src</span>, <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="ident">emit_std_reg_reg</span>(
                <span class="ident">sink</span>,
                <span class="ident">LegacyPrefixes::None</span>,
                <span class="number">0x89</span>,
                <span class="number">1</span>,
                <span class="ident">src</span>,
                <span class="ident">dst</span>,
                <span class="ident">RexFlags::from</span>(<span class="kw-2">*</span><span class="ident">size</span>),
            );
        }

        <span class="ident">Inst::MovPReg</span> { <span class="ident">src</span>, <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">src</span>: <span class="ident">Reg</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="ident">src</span>).<span class="ident">into</span>();
            <span class="macro">debug_assert!</span>([<span class="ident">regs::rsp</span>(), <span class="ident">regs::rbp</span>()].<span class="ident">contains</span>(<span class="kw-2">&amp;</span><span class="ident">src</span>));
            <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">Gpr::new</span>(<span class="ident">src</span>).<span class="ident">unwrap</span>();
            <span class="kw">let</span> <span class="ident">size</span> <span class="op">=</span> <span class="ident">OperandSize::Size64</span>;
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">WritableGpr::from_writable_reg</span>(<span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>)).<span class="ident">unwrap</span>();
            <span class="ident">Inst::MovRR</span> { <span class="ident">size</span>, <span class="ident">src</span>, <span class="ident">dst</span> }.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
        }

        <span class="ident">Inst::MovzxRmR</span> { <span class="ident">ext_mode</span>, <span class="ident">src</span>, <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> (<span class="ident">opcodes</span>, <span class="ident">num_opcodes</span>, <span class="kw-2">mut</span> <span class="ident">rex_flags</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">ext_mode</span> {
                <span class="ident">ExtMode::BL</span> =&gt; {
                    <span class="comment">// MOVZBL is (REX.W==0) 0F B6 /r</span>
                    (<span class="number">0x0FB6</span>, <span class="number">2</span>, <span class="ident">RexFlags::clear_w</span>())
                }
                <span class="ident">ExtMode::BQ</span> =&gt; {
                    <span class="comment">// MOVZBQ is (REX.W==1) 0F B6 /r</span>
                    <span class="comment">// I&#39;m not sure why the Intel manual offers different</span>
                    <span class="comment">// encodings for MOVZBQ than for MOVZBL.  AIUI they should</span>
                    <span class="comment">// achieve the same, since MOVZBL is just going to zero out</span>
                    <span class="comment">// the upper half of the destination anyway.</span>
                    (<span class="number">0x0FB6</span>, <span class="number">2</span>, <span class="ident">RexFlags::set_w</span>())
                }
                <span class="ident">ExtMode::WL</span> =&gt; {
                    <span class="comment">// MOVZWL is (REX.W==0) 0F B7 /r</span>
                    (<span class="number">0x0FB7</span>, <span class="number">2</span>, <span class="ident">RexFlags::clear_w</span>())
                }
                <span class="ident">ExtMode::WQ</span> =&gt; {
                    <span class="comment">// MOVZWQ is (REX.W==1) 0F B7 /r</span>
                    (<span class="number">0x0FB7</span>, <span class="number">2</span>, <span class="ident">RexFlags::set_w</span>())
                }
                <span class="ident">ExtMode::LQ</span> =&gt; {
                    <span class="comment">// This is just a standard 32 bit load, and we rely on the</span>
                    <span class="comment">// default zero-extension rule to perform the extension.</span>
                    <span class="comment">// Note that in reg/reg mode, gcc seems to use the swapped form R/RM, which we</span>
                    <span class="comment">// don&#39;t do here, since it&#39;s the same encoding size.</span>
                    <span class="comment">// MOV r/m32, r32 is (REX.W==0) 8B /r</span>
                    (<span class="number">0x8B</span>, <span class="number">1</span>, <span class="ident">RexFlags::clear_w</span>())
                }
            };

            <span class="kw">match</span> <span class="ident">src</span>.<span class="ident">clone</span>().<span class="ident">to_reg_mem</span>() {
                <span class="ident">RegMem::Reg</span> { <span class="ident">reg</span>: <span class="ident">src</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src</span>);
                    <span class="kw">match</span> <span class="ident">ext_mode</span> {
                        <span class="ident">ExtMode::BL</span> <span class="op">|</span> <span class="ident">ExtMode::BQ</span> =&gt; {
                            <span class="comment">// A redundant REX prefix must be emitted for certain register inputs.</span>
                            <span class="ident">rex_flags</span>.<span class="ident">always_emit_if_8bit_needed</span>(<span class="ident">src</span>);
                        }
                        <span class="kw">_</span> =&gt; {}
                    }
                    <span class="ident">emit_std_reg_reg</span>(
                        <span class="ident">sink</span>,
                        <span class="ident">LegacyPrefixes::None</span>,
                        <span class="ident">opcodes</span>,
                        <span class="ident">num_opcodes</span>,
                        <span class="ident">dst</span>,
                        <span class="ident">src</span>,
                        <span class="ident">rex_flags</span>,
                    )
                }

                <span class="ident">RegMem::Mem</span> { <span class="ident">addr</span>: <span class="ident">src</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">src</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>).<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

                    <span class="ident">emit_std_reg_mem</span>(
                        <span class="ident">sink</span>,
                        <span class="ident">info</span>,
                        <span class="ident">LegacyPrefixes::None</span>,
                        <span class="ident">opcodes</span>,
                        <span class="ident">num_opcodes</span>,
                        <span class="ident">dst</span>,
                        <span class="ident">src</span>,
                        <span class="ident">rex_flags</span>,
                        <span class="number">0</span>,
                    )
                }
            }
        }

        <span class="ident">Inst::Mov64MR</span> { <span class="ident">src</span>, <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">src</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>).<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

            <span class="ident">emit_std_reg_mem</span>(
                <span class="ident">sink</span>,
                <span class="ident">info</span>,
                <span class="ident">LegacyPrefixes::None</span>,
                <span class="number">0x8B</span>,
                <span class="number">1</span>,
                <span class="ident">dst</span>,
                <span class="ident">src</span>,
                <span class="ident">RexFlags::set_w</span>(),
                <span class="number">0</span>,
            )
        }

        <span class="ident">Inst::LoadEffectiveAddress</span> { <span class="ident">addr</span>, <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">amode</span> <span class="op">=</span> <span class="ident">addr</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>).<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

            <span class="ident">emit_std_reg_mem</span>(
                <span class="ident">sink</span>,
                <span class="ident">info</span>,
                <span class="ident">LegacyPrefixes::None</span>,
                <span class="number">0x8D</span>,
                <span class="number">1</span>,
                <span class="ident">dst</span>,
                <span class="kw-2">&amp;</span><span class="ident">amode</span>,
                <span class="ident">RexFlags::set_w</span>(),
                <span class="number">0</span>,
            );
        }

        <span class="ident">Inst::MovsxRmR</span> { <span class="ident">ext_mode</span>, <span class="ident">src</span>, <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> (<span class="ident">opcodes</span>, <span class="ident">num_opcodes</span>, <span class="kw-2">mut</span> <span class="ident">rex_flags</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">ext_mode</span> {
                <span class="ident">ExtMode::BL</span> =&gt; {
                    <span class="comment">// MOVSBL is (REX.W==0) 0F BE /r</span>
                    (<span class="number">0x0FBE</span>, <span class="number">2</span>, <span class="ident">RexFlags::clear_w</span>())
                }
                <span class="ident">ExtMode::BQ</span> =&gt; {
                    <span class="comment">// MOVSBQ is (REX.W==1) 0F BE /r</span>
                    (<span class="number">0x0FBE</span>, <span class="number">2</span>, <span class="ident">RexFlags::set_w</span>())
                }
                <span class="ident">ExtMode::WL</span> =&gt; {
                    <span class="comment">// MOVSWL is (REX.W==0) 0F BF /r</span>
                    (<span class="number">0x0FBF</span>, <span class="number">2</span>, <span class="ident">RexFlags::clear_w</span>())
                }
                <span class="ident">ExtMode::WQ</span> =&gt; {
                    <span class="comment">// MOVSWQ is (REX.W==1) 0F BF /r</span>
                    (<span class="number">0x0FBF</span>, <span class="number">2</span>, <span class="ident">RexFlags::set_w</span>())
                }
                <span class="ident">ExtMode::LQ</span> =&gt; {
                    <span class="comment">// MOVSLQ is (REX.W==1) 63 /r</span>
                    (<span class="number">0x63</span>, <span class="number">1</span>, <span class="ident">RexFlags::set_w</span>())
                }
            };

            <span class="kw">match</span> <span class="ident">src</span>.<span class="ident">clone</span>().<span class="ident">to_reg_mem</span>() {
                <span class="ident">RegMem::Reg</span> { <span class="ident">reg</span>: <span class="ident">src</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src</span>);
                    <span class="kw">match</span> <span class="ident">ext_mode</span> {
                        <span class="ident">ExtMode::BL</span> <span class="op">|</span> <span class="ident">ExtMode::BQ</span> =&gt; {
                            <span class="comment">// A redundant REX prefix must be emitted for certain register inputs.</span>
                            <span class="ident">rex_flags</span>.<span class="ident">always_emit_if_8bit_needed</span>(<span class="ident">src</span>);
                        }
                        <span class="kw">_</span> =&gt; {}
                    }
                    <span class="ident">emit_std_reg_reg</span>(
                        <span class="ident">sink</span>,
                        <span class="ident">LegacyPrefixes::None</span>,
                        <span class="ident">opcodes</span>,
                        <span class="ident">num_opcodes</span>,
                        <span class="ident">dst</span>,
                        <span class="ident">src</span>,
                        <span class="ident">rex_flags</span>,
                    )
                }

                <span class="ident">RegMem::Mem</span> { <span class="ident">addr</span>: <span class="ident">src</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">src</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>).<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

                    <span class="ident">emit_std_reg_mem</span>(
                        <span class="ident">sink</span>,
                        <span class="ident">info</span>,
                        <span class="ident">LegacyPrefixes::None</span>,
                        <span class="ident">opcodes</span>,
                        <span class="ident">num_opcodes</span>,
                        <span class="ident">dst</span>,
                        <span class="ident">src</span>,
                        <span class="ident">rex_flags</span>,
                        <span class="number">0</span>,
                    )
                }
            }
        }

        <span class="ident">Inst::MovRM</span> { <span class="ident">size</span>, <span class="ident">src</span>, <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">dst</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>).<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

            <span class="kw">let</span> <span class="ident">prefix</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">size</span> {
                <span class="ident">OperandSize::Size16</span> =&gt; <span class="ident">LegacyPrefixes::_66</span>,
                <span class="kw">_</span> =&gt; <span class="ident">LegacyPrefixes::None</span>,
            };

            <span class="kw">let</span> <span class="ident">opcode</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">size</span> {
                <span class="ident">OperandSize::Size8</span> =&gt; <span class="number">0x88</span>,
                <span class="kw">_</span> =&gt; <span class="number">0x89</span>,
            };

            <span class="comment">// This is one of the few places where the presence of a</span>
            <span class="comment">// redundant REX prefix changes the meaning of the</span>
            <span class="comment">// instruction.</span>
            <span class="kw">let</span> <span class="ident">rex</span> <span class="op">=</span> <span class="ident">RexFlags::from</span>((<span class="kw-2">*</span><span class="ident">size</span>, <span class="ident">src</span>));

            <span class="comment">//  8-bit: MOV r8, r/m8 is (REX.W==0) 88 /r</span>
            <span class="comment">// 16-bit: MOV r16, r/m16 is 66 (REX.W==0) 89 /r</span>
            <span class="comment">// 32-bit: MOV r32, r/m32 is (REX.W==0) 89 /r</span>
            <span class="comment">// 64-bit: MOV r64, r/m64 is (REX.W==1) 89 /r</span>
            <span class="ident">emit_std_reg_mem</span>(<span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="number">1</span>, <span class="ident">src</span>, <span class="ident">dst</span>, <span class="ident">rex</span>, <span class="number">0</span>);
        }

        <span class="ident">Inst::ShiftR</span> {
            <span class="ident">size</span>,
            <span class="ident">kind</span>,
            <span class="ident">src</span>,
            <span class="ident">num_bits</span>,
            <span class="ident">dst</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">src</span>, <span class="ident">dst</span>);
            <span class="kw">let</span> <span class="ident">subopcode</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">kind</span> {
                <span class="ident">ShiftKind::RotateLeft</span> =&gt; <span class="number">0</span>,
                <span class="ident">ShiftKind::RotateRight</span> =&gt; <span class="number">1</span>,
                <span class="ident">ShiftKind::ShiftLeft</span> =&gt; <span class="number">4</span>,
                <span class="ident">ShiftKind::ShiftRightLogical</span> =&gt; <span class="number">5</span>,
                <span class="ident">ShiftKind::ShiftRightArithmetic</span> =&gt; <span class="number">7</span>,
            };
            <span class="kw">let</span> <span class="ident">enc_dst</span> <span class="op">=</span> <span class="ident">int_reg_enc</span>(<span class="ident">dst</span>);
            <span class="kw">let</span> <span class="ident">rex_flags</span> <span class="op">=</span> <span class="ident">RexFlags::from</span>((<span class="kw-2">*</span><span class="ident">size</span>, <span class="ident">dst</span>));
            <span class="kw">match</span> <span class="ident">num_bits</span>.<span class="ident">clone</span>().<span class="ident">to_imm8_reg</span>() {
                <span class="ident">Imm8Reg::Reg</span> { <span class="ident">reg</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">reg</span>);
                    <span class="macro">debug_assert_eq!</span>(<span class="ident">reg</span>, <span class="ident">regs::rcx</span>());
                    <span class="kw">let</span> (<span class="ident">opcode</span>, <span class="ident">prefix</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">size</span> {
                        <span class="ident">OperandSize::Size8</span> =&gt; (<span class="number">0xD2</span>, <span class="ident">LegacyPrefixes::None</span>),
                        <span class="ident">OperandSize::Size16</span> =&gt; (<span class="number">0xD3</span>, <span class="ident">LegacyPrefixes::_66</span>),
                        <span class="ident">OperandSize::Size32</span> =&gt; (<span class="number">0xD3</span>, <span class="ident">LegacyPrefixes::None</span>),
                        <span class="ident">OperandSize::Size64</span> =&gt; (<span class="number">0xD3</span>, <span class="ident">LegacyPrefixes::None</span>),
                    };

                    <span class="comment">// SHL/SHR/SAR %cl, reg8 is (REX.W==0) D2 /subopcode</span>
                    <span class="comment">// SHL/SHR/SAR %cl, reg16 is 66 (REX.W==0) D3 /subopcode</span>
                    <span class="comment">// SHL/SHR/SAR %cl, reg32 is (REX.W==0) D3 /subopcode</span>
                    <span class="comment">// SHL/SHR/SAR %cl, reg64 is (REX.W==1) D3 /subopcode</span>
                    <span class="ident">emit_std_enc_enc</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="number">1</span>, <span class="ident">subopcode</span>, <span class="ident">enc_dst</span>, <span class="ident">rex_flags</span>);
                }

                <span class="ident">Imm8Reg::Imm8</span> { <span class="ident">imm</span>: <span class="ident">num_bits</span> } =&gt; {
                    <span class="kw">let</span> (<span class="ident">opcode</span>, <span class="ident">prefix</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">size</span> {
                        <span class="ident">OperandSize::Size8</span> =&gt; (<span class="number">0xC0</span>, <span class="ident">LegacyPrefixes::None</span>),
                        <span class="ident">OperandSize::Size16</span> =&gt; (<span class="number">0xC1</span>, <span class="ident">LegacyPrefixes::_66</span>),
                        <span class="ident">OperandSize::Size32</span> =&gt; (<span class="number">0xC1</span>, <span class="ident">LegacyPrefixes::None</span>),
                        <span class="ident">OperandSize::Size64</span> =&gt; (<span class="number">0xC1</span>, <span class="ident">LegacyPrefixes::None</span>),
                    };

                    <span class="comment">// SHL/SHR/SAR $ib, reg8 is (REX.W==0) C0 /subopcode</span>
                    <span class="comment">// SHL/SHR/SAR $ib, reg16 is 66 (REX.W==0) C1 /subopcode</span>
                    <span class="comment">// SHL/SHR/SAR $ib, reg32 is (REX.W==0) C1 /subopcode ib</span>
                    <span class="comment">// SHL/SHR/SAR $ib, reg64 is (REX.W==1) C1 /subopcode ib</span>
                    <span class="comment">// When the shift amount is 1, there&#39;s an even shorter encoding, but we don&#39;t</span>
                    <span class="comment">// bother with that nicety here.</span>
                    <span class="ident">emit_std_enc_enc</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="number">1</span>, <span class="ident">subopcode</span>, <span class="ident">enc_dst</span>, <span class="ident">rex_flags</span>);
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">num_bits</span>);
                }
            }
        }

        <span class="ident">Inst::XmmRmiReg</span> {
            <span class="ident">opcode</span>,
            <span class="ident">src1</span>,
            <span class="ident">src2</span>,
            <span class="ident">dst</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">src1</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src1</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">src1</span>, <span class="ident">dst</span>);
            <span class="kw">let</span> <span class="ident">rex</span> <span class="op">=</span> <span class="ident">RexFlags::clear_w</span>();
            <span class="kw">let</span> <span class="ident">prefix</span> <span class="op">=</span> <span class="ident">LegacyPrefixes::_66</span>;
            <span class="kw">let</span> <span class="ident">src2</span> <span class="op">=</span> <span class="ident">src2</span>.<span class="ident">clone</span>().<span class="ident">to_reg_mem_imm</span>();
            <span class="kw">if</span> <span class="kw">let</span> <span class="ident">RegMemImm::Imm</span> { <span class="ident">simm32</span> } <span class="op">=</span> <span class="ident">src2</span> {
                <span class="kw">let</span> (<span class="ident">opcode_bytes</span>, <span class="ident">reg_digit</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">opcode</span> {
                    <span class="ident">SseOpcode::Psllw</span> =&gt; (<span class="number">0x0F71</span>, <span class="number">6</span>),
                    <span class="ident">SseOpcode::Pslld</span> =&gt; (<span class="number">0x0F72</span>, <span class="number">6</span>),
                    <span class="ident">SseOpcode::Psllq</span> =&gt; (<span class="number">0x0F73</span>, <span class="number">6</span>),
                    <span class="ident">SseOpcode::Psraw</span> =&gt; (<span class="number">0x0F71</span>, <span class="number">4</span>),
                    <span class="ident">SseOpcode::Psrad</span> =&gt; (<span class="number">0x0F72</span>, <span class="number">4</span>),
                    <span class="ident">SseOpcode::Psrlw</span> =&gt; (<span class="number">0x0F71</span>, <span class="number">2</span>),
                    <span class="ident">SseOpcode::Psrld</span> =&gt; (<span class="number">0x0F72</span>, <span class="number">2</span>),
                    <span class="ident">SseOpcode::Psrlq</span> =&gt; (<span class="number">0x0F73</span>, <span class="number">2</span>),
                    <span class="kw">_</span> =&gt; <span class="macro">panic!</span>(<span class="string">&quot;invalid opcode: {}&quot;</span>, <span class="ident">opcode</span>),
                };
                <span class="kw">let</span> <span class="ident">dst_enc</span> <span class="op">=</span> <span class="ident">reg_enc</span>(<span class="ident">dst</span>);
                <span class="ident">emit_std_enc_enc</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="ident">opcode_bytes</span>, <span class="number">2</span>, <span class="ident">reg_digit</span>, <span class="ident">dst_enc</span>, <span class="ident">rex</span>);
                <span class="kw">let</span> <span class="ident">imm</span> <span class="op">=</span> (<span class="ident">simm32</span>)
                    .<span class="ident">try_into</span>()
                    .<span class="ident">expect</span>(<span class="string">&quot;the immediate must be convertible to a u8&quot;</span>);
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">imm</span>);
            } <span class="kw">else</span> {
                <span class="kw">let</span> <span class="ident">opcode_bytes</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">opcode</span> {
                    <span class="ident">SseOpcode::Psllw</span> =&gt; <span class="number">0x0FF1</span>,
                    <span class="ident">SseOpcode::Pslld</span> =&gt; <span class="number">0x0FF2</span>,
                    <span class="ident">SseOpcode::Psllq</span> =&gt; <span class="number">0x0FF3</span>,
                    <span class="ident">SseOpcode::Psraw</span> =&gt; <span class="number">0x0FE1</span>,
                    <span class="ident">SseOpcode::Psrad</span> =&gt; <span class="number">0x0FE2</span>,
                    <span class="ident">SseOpcode::Psrlw</span> =&gt; <span class="number">0x0FD1</span>,
                    <span class="ident">SseOpcode::Psrld</span> =&gt; <span class="number">0x0FD2</span>,
                    <span class="ident">SseOpcode::Psrlq</span> =&gt; <span class="number">0x0FD3</span>,
                    <span class="kw">_</span> =&gt; <span class="macro">panic!</span>(<span class="string">&quot;invalid opcode: {}&quot;</span>, <span class="ident">opcode</span>),
                };

                <span class="kw">match</span> <span class="ident">src2</span> {
                    <span class="ident">RegMemImm::Reg</span> { <span class="ident">reg</span> } =&gt; {
                        <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">reg</span>);
                        <span class="ident">emit_std_reg_reg</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="ident">opcode_bytes</span>, <span class="number">2</span>, <span class="ident">dst</span>, <span class="ident">reg</span>, <span class="ident">rex</span>);
                    }
                    <span class="ident">RegMemImm::Mem</span> { <span class="ident">addr</span> } =&gt; {
                        <span class="kw">let</span> <span class="ident">addr</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">addr</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>).<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);
                        <span class="ident">emit_std_reg_mem</span>(<span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">prefix</span>, <span class="ident">opcode_bytes</span>, <span class="number">2</span>, <span class="ident">dst</span>, <span class="ident">addr</span>, <span class="ident">rex</span>, <span class="number">0</span>);
                    }
                    <span class="ident">RegMemImm::Imm</span> { .. } =&gt; <span class="macro">unreachable!</span>(),
                }
            };
        }

        <span class="ident">Inst::CmpRmiR</span> {
            <span class="ident">size</span>,
            <span class="ident">src</span>: <span class="ident">src_e</span>,
            <span class="ident">dst</span>: <span class="ident">reg_g</span>,
            <span class="ident">opcode</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">reg_g</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">reg_g</span>.<span class="ident">to_reg</span>());

            <span class="kw">let</span> <span class="ident">is_cmp</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">opcode</span> {
                <span class="ident">CmpOpcode::Cmp</span> =&gt; <span class="bool-val">true</span>,
                <span class="ident">CmpOpcode::Test</span> =&gt; <span class="bool-val">false</span>,
            };

            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">prefix</span> <span class="op">=</span> <span class="ident">LegacyPrefixes::None</span>;
            <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">size</span> <span class="op">==</span> <span class="ident">OperandSize::Size16</span> {
                <span class="ident">prefix</span> <span class="op">=</span> <span class="ident">LegacyPrefixes::_66</span>;
            }
            <span class="comment">// A redundant REX prefix can change the meaning of this instruction.</span>
            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">rex</span> <span class="op">=</span> <span class="ident">RexFlags::from</span>((<span class="kw-2">*</span><span class="ident">size</span>, <span class="ident">reg_g</span>));

            <span class="kw">match</span> <span class="ident">src_e</span>.<span class="ident">clone</span>().<span class="ident">to_reg_mem_imm</span>() {
                <span class="ident">RegMemImm::Reg</span> { <span class="ident">reg</span>: <span class="ident">reg_e</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">reg_e</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">reg_e</span>);
                    <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">size</span> <span class="op">==</span> <span class="ident">OperandSize::Size8</span> {
                        <span class="comment">// Check whether the E register forces the use of a redundant REX.</span>
                        <span class="ident">rex</span>.<span class="ident">always_emit_if_8bit_needed</span>(<span class="ident">reg_e</span>);
                    }

                    <span class="comment">// Use the swapped operands encoding for CMP, to stay consistent with the output of</span>
                    <span class="comment">// gcc/llvm.</span>
                    <span class="kw">let</span> <span class="ident">opcode</span> <span class="op">=</span> <span class="kw">match</span> (<span class="kw-2">*</span><span class="ident">size</span>, <span class="ident">is_cmp</span>) {
                        (<span class="ident">OperandSize::Size8</span>, <span class="bool-val">true</span>) =&gt; <span class="number">0x38</span>,
                        (<span class="kw">_</span>, <span class="bool-val">true</span>) =&gt; <span class="number">0x39</span>,
                        (<span class="ident">OperandSize::Size8</span>, <span class="bool-val">false</span>) =&gt; <span class="number">0x84</span>,
                        (<span class="kw">_</span>, <span class="bool-val">false</span>) =&gt; <span class="number">0x85</span>,
                    };
                    <span class="ident">emit_std_reg_reg</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="number">1</span>, <span class="ident">reg_e</span>, <span class="ident">reg_g</span>, <span class="ident">rex</span>);
                }

                <span class="ident">RegMemImm::Mem</span> { <span class="ident">addr</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">addr</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">addr</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>).<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);
                    <span class="comment">// Whereas here we revert to the &quot;normal&quot; G-E ordering for CMP.</span>
                    <span class="kw">let</span> <span class="ident">opcode</span> <span class="op">=</span> <span class="kw">match</span> (<span class="kw-2">*</span><span class="ident">size</span>, <span class="ident">is_cmp</span>) {
                        (<span class="ident">OperandSize::Size8</span>, <span class="bool-val">true</span>) =&gt; <span class="number">0x3A</span>,
                        (<span class="kw">_</span>, <span class="bool-val">true</span>) =&gt; <span class="number">0x3B</span>,
                        (<span class="ident">OperandSize::Size8</span>, <span class="bool-val">false</span>) =&gt; <span class="number">0x84</span>,
                        (<span class="kw">_</span>, <span class="bool-val">false</span>) =&gt; <span class="number">0x85</span>,
                    };
                    <span class="ident">emit_std_reg_mem</span>(<span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="number">1</span>, <span class="ident">reg_g</span>, <span class="ident">addr</span>, <span class="ident">rex</span>, <span class="number">0</span>);
                }

                <span class="ident">RegMemImm::Imm</span> { <span class="ident">simm32</span> } =&gt; {
                    <span class="comment">// FIXME JRS 2020Feb11: there are shorter encodings for</span>
                    <span class="comment">// cmp $imm, rax/eax/ax/al.</span>
                    <span class="kw">let</span> <span class="ident">use_imm8</span> <span class="op">=</span> <span class="ident">is_cmp</span> <span class="op">&amp;&amp;</span> <span class="ident">low8_will_sign_extend_to_32</span>(<span class="ident">simm32</span>);

                    <span class="comment">// And also here we use the &quot;normal&quot; G-E ordering.</span>
                    <span class="kw">let</span> <span class="ident">opcode</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">is_cmp</span> {
                        <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">size</span> <span class="op">==</span> <span class="ident">OperandSize::Size8</span> {
                            <span class="number">0x80</span>
                        } <span class="kw">else</span> <span class="kw">if</span> <span class="ident">use_imm8</span> {
                            <span class="number">0x83</span>
                        } <span class="kw">else</span> {
                            <span class="number">0x81</span>
                        }
                    } <span class="kw">else</span> {
                        <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">size</span> <span class="op">==</span> <span class="ident">OperandSize::Size8</span> {
                            <span class="number">0xF6</span>
                        } <span class="kw">else</span> {
                            <span class="number">0xF7</span>
                        }
                    };
                    <span class="kw">let</span> <span class="ident">subopcode</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">is_cmp</span> { <span class="number">7</span> } <span class="kw">else</span> { <span class="number">0</span> };

                    <span class="kw">let</span> <span class="ident">enc_g</span> <span class="op">=</span> <span class="ident">int_reg_enc</span>(<span class="ident">reg_g</span>);
                    <span class="ident">emit_std_enc_enc</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="number">1</span>, <span class="ident">subopcode</span>, <span class="ident">enc_g</span>, <span class="ident">rex</span>);
                    <span class="ident">emit_simm</span>(<span class="ident">sink</span>, <span class="kw">if</span> <span class="ident">use_imm8</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="ident">size</span>.<span class="ident">to_bytes</span>() }, <span class="ident">simm32</span>);
                }
            }
        }

        <span class="ident">Inst::Setcc</span> { <span class="ident">cc</span>, <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x0f90</span> <span class="op">+</span> <span class="ident">cc</span>.<span class="ident">get_enc</span>() <span class="kw">as</span> <span class="ident">u32</span>;
            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">rex_flags</span> <span class="op">=</span> <span class="ident">RexFlags::clear_w</span>();
            <span class="ident">rex_flags</span>.<span class="ident">always_emit</span>();
            <span class="ident">emit_std_enc_enc</span>(
                <span class="ident">sink</span>,
                <span class="ident">LegacyPrefixes::None</span>,
                <span class="ident">opcode</span>,
                <span class="number">2</span>,
                <span class="number">0</span>,
                <span class="ident">reg_enc</span>(<span class="ident">dst</span>),
                <span class="ident">rex_flags</span>,
            );
        }

        <span class="ident">Inst::Cmove</span> {
            <span class="ident">size</span>,
            <span class="ident">cc</span>,
            <span class="ident">consequent</span>,
            <span class="ident">alternative</span>,
            <span class="ident">dst</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">alternative</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">alternative</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">alternative</span>, <span class="ident">dst</span>);
            <span class="kw">let</span> <span class="ident">rex_flags</span> <span class="op">=</span> <span class="ident">RexFlags::from</span>(<span class="kw-2">*</span><span class="ident">size</span>);
            <span class="kw">let</span> <span class="ident">prefix</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">size</span> {
                <span class="ident">OperandSize::Size16</span> =&gt; <span class="ident">LegacyPrefixes::_66</span>,
                <span class="ident">OperandSize::Size32</span> =&gt; <span class="ident">LegacyPrefixes::None</span>,
                <span class="ident">OperandSize::Size64</span> =&gt; <span class="ident">LegacyPrefixes::None</span>,
                <span class="kw">_</span> =&gt; <span class="macro">unreachable!</span>(<span class="string">&quot;invalid size spec for cmove&quot;</span>),
            };
            <span class="kw">let</span> <span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x0F40</span> <span class="op">+</span> <span class="ident">cc</span>.<span class="ident">get_enc</span>() <span class="kw">as</span> <span class="ident">u32</span>;
            <span class="kw">match</span> <span class="ident">consequent</span>.<span class="ident">clone</span>().<span class="ident">to_reg_mem</span>() {
                <span class="ident">RegMem::Reg</span> { <span class="ident">reg</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">reg</span>);
                    <span class="ident">emit_std_reg_reg</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="number">2</span>, <span class="ident">dst</span>, <span class="ident">reg</span>, <span class="ident">rex_flags</span>);
                }
                <span class="ident">RegMem::Mem</span> { <span class="ident">addr</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">addr</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">addr</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>).<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);
                    <span class="ident">emit_std_reg_mem</span>(<span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="number">2</span>, <span class="ident">dst</span>, <span class="ident">addr</span>, <span class="ident">rex_flags</span>, <span class="number">0</span>);
                }
            }
        }

        <span class="ident">Inst::XmmCmove</span> {
            <span class="ident">ty</span>,
            <span class="ident">cc</span>,
            <span class="ident">consequent</span>,
            <span class="ident">alternative</span>,
            <span class="ident">dst</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">alternative</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">alternative</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">alternative</span>, <span class="ident">dst</span>);
            <span class="kw">let</span> <span class="ident">consequent</span> <span class="op">=</span> <span class="ident">consequent</span>.<span class="ident">clone</span>().<span class="ident">to_reg_mem</span>().<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

            <span class="comment">// Lowering of the Select IR opcode when the input is an fcmp relies on the fact that</span>
            <span class="comment">// this doesn&#39;t clobber flags. Make sure to not do so here.</span>
            <span class="kw">let</span> <span class="ident">next</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();

            <span class="comment">// Jump if cc is *not* set.</span>
            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">cc</span>.<span class="ident">invert</span>(), <span class="ident">next</span>);

            <span class="kw">let</span> <span class="ident">op</span> <span class="op">=</span> <span class="kw">match</span> <span class="kw-2">*</span><span class="ident">ty</span> {
                <span class="ident">types::F64</span> =&gt; <span class="ident">SseOpcode::Movsd</span>,
                <span class="ident">types::F32</span> =&gt; <span class="ident">SseOpcode::Movsd</span>,
                <span class="ident">types::F32X4</span> =&gt; <span class="ident">SseOpcode::Movaps</span>,
                <span class="ident">types::F64X2</span> =&gt; <span class="ident">SseOpcode::Movapd</span>,
                <span class="ident">ty</span> =&gt; {
                    <span class="macro">debug_assert!</span>(<span class="ident">ty</span>.<span class="ident">is_vector</span>() <span class="op">&amp;&amp;</span> <span class="ident">ty</span>.<span class="ident">bytes</span>() <span class="op">==</span> <span class="number">16</span>);
                    <span class="ident">SseOpcode::Movdqa</span>
                }
            };
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::xmm_unary_rm_r</span>(<span class="ident">op</span>, <span class="ident">consequent</span>, <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>));
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">next</span>);
        }

        <span class="ident">Inst::Push64</span> { <span class="ident">src</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">src</span>.<span class="ident">clone</span>().<span class="ident">to_reg_mem_imm</span>().<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

            <span class="kw">if</span> <span class="ident">info</span>.<span class="ident">flags</span>.<span class="ident">enable_probestack</span>() {
                <span class="ident">sink</span>.<span class="ident">add_trap</span>(<span class="ident">TrapCode::StackOverflow</span>);
            }

            <span class="kw">match</span> <span class="ident">src</span> {
                <span class="ident">RegMemImm::Reg</span> { <span class="ident">reg</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">enc_reg</span> <span class="op">=</span> <span class="ident">int_reg_enc</span>(<span class="ident">reg</span>);
                    <span class="kw">let</span> <span class="ident">rex</span> <span class="op">=</span> <span class="number">0x40</span> <span class="op">|</span> ((<span class="ident">enc_reg</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>);
                    <span class="kw">if</span> <span class="ident">rex</span> <span class="op">!</span><span class="op">=</span> <span class="number">0x40</span> {
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">rex</span>);
                    }
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x50</span> <span class="op">|</span> (<span class="ident">enc_reg</span> <span class="op">&amp;</span> <span class="number">7</span>));
                }

                <span class="ident">RegMemImm::Mem</span> { <span class="ident">addr</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">addr</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">addr</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>);
                    <span class="ident">emit_std_enc_mem</span>(
                        <span class="ident">sink</span>,
                        <span class="ident">info</span>,
                        <span class="ident">LegacyPrefixes::None</span>,
                        <span class="number">0xFF</span>,
                        <span class="number">1</span>,
                        <span class="number">6</span>, <span class="comment">/*subopcode*/</span>
                        <span class="ident">addr</span>,
                        <span class="ident">RexFlags::clear_w</span>(),
                        <span class="number">0</span>,
                    );
                }

                <span class="ident">RegMemImm::Imm</span> { <span class="ident">simm32</span> } =&gt; {
                    <span class="kw">if</span> <span class="ident">low8_will_sign_extend_to_64</span>(<span class="ident">simm32</span>) {
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x6A</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">simm32</span> <span class="kw">as</span> <span class="ident">u8</span>);
                    } <span class="kw">else</span> {
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x68</span>);
                        <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="ident">simm32</span>);
                    }
                }
            }
        }

        <span class="ident">Inst::Pop64</span> { <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">enc_dst</span> <span class="op">=</span> <span class="ident">int_reg_enc</span>(<span class="ident">dst</span>);
            <span class="kw">if</span> <span class="ident">enc_dst</span> <span class="op">&gt;</span><span class="op">=</span> <span class="number">8</span> {
                <span class="comment">// 0x41 == REX.{W=0, B=1}.  It seems that REX.W is irrelevant here.</span>
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x41</span>);
            }
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x58</span> <span class="op">+</span> (<span class="ident">enc_dst</span> <span class="op">&amp;</span> <span class="number">7</span>));
        }

        <span class="ident">Inst::StackProbeLoop</span> {
            <span class="ident">tmp</span>,
            <span class="ident">frame_size</span>,
            <span class="ident">guard_size</span>,
        } =&gt; {
            <span class="macro">assert!</span>(<span class="ident">info</span>.<span class="ident">flags</span>.<span class="ident">enable_probestack</span>());
            <span class="macro">assert!</span>(<span class="ident">guard_size</span>.<span class="ident">is_power_of_two</span>());

            <span class="kw">let</span> <span class="ident">tmp</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next_writable</span>(<span class="kw-2">*</span><span class="ident">tmp</span>);

            <span class="comment">// Number of probes that we need to perform</span>
            <span class="kw">let</span> <span class="ident">probe_count</span> <span class="op">=</span> <span class="ident">align_to</span>(<span class="kw-2">*</span><span class="ident">frame_size</span>, <span class="kw-2">*</span><span class="ident">guard_size</span>) <span class="op">/</span> <span class="ident">guard_size</span>;

            <span class="comment">// The inline stack probe loop has 3 phases:</span>
            <span class="comment">//</span>
            <span class="comment">// We generate the &quot;guard area&quot; register which is essentially the frame_size aligned to</span>
            <span class="comment">// guard_size. We copy the stack pointer and subtract the guard area from it. This</span>
            <span class="comment">// gets us a register that we can use to compare when looping.</span>
            <span class="comment">//</span>
            <span class="comment">// After that we emit the loop. Essentially we just adjust the stack pointer one guard_size&#39;d</span>
            <span class="comment">// distance at a time and then touch the stack by writing anything to it. We use the previously</span>
            <span class="comment">// created &quot;guard area&quot; register to know when to stop looping.</span>
            <span class="comment">//</span>
            <span class="comment">// When we have touched all the pages that we need, we have to restore the stack pointer</span>
            <span class="comment">// to where it was before.</span>
            <span class="comment">//</span>
            <span class="comment">// Generate the following code:</span>
            <span class="comment">//         mov  tmp_reg, rsp</span>
            <span class="comment">//         sub  tmp_reg, guard_size * probe_count</span>
            <span class="comment">// .loop_start:</span>
            <span class="comment">//         sub  rsp, guard_size</span>
            <span class="comment">//         mov  [rsp], rsp</span>
            <span class="comment">//         cmp  rsp, tmp_reg</span>
            <span class="comment">//         jne  .loop_start</span>
            <span class="comment">//         add  rsp, guard_size * probe_count</span>

            <span class="comment">// Create the guard bound register</span>
            <span class="comment">// mov  tmp_reg, rsp</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::gen_move</span>(<span class="ident">tmp</span>, <span class="ident">regs::rsp</span>(), <span class="ident">types::I64</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="comment">// sub  tmp_reg, GUARD_SIZE * probe_count</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::alu_rmi_r</span>(
                <span class="ident">OperandSize::Size64</span>,
                <span class="ident">AluRmiROpcode::Sub</span>,
                <span class="ident">RegMemImm::imm</span>(<span class="ident">guard_size</span> <span class="op">*</span> <span class="ident">probe_count</span>),
                <span class="ident">tmp</span>,
            );
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="comment">// Emit the main loop!</span>
            <span class="kw">let</span> <span class="ident">loop_start</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();
            <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">loop_start</span>);

            <span class="comment">// sub  rsp, GUARD_SIZE</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::alu_rmi_r</span>(
                <span class="ident">OperandSize::Size64</span>,
                <span class="ident">AluRmiROpcode::Sub</span>,
                <span class="ident">RegMemImm::imm</span>(<span class="kw-2">*</span><span class="ident">guard_size</span>),
                <span class="ident">Writable::from_reg</span>(<span class="ident">regs::rsp</span>()),
            );
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="comment">// TODO: `mov [rsp], 0` would be better, but we don&#39;t have that instruction</span>
            <span class="comment">// Probe the stack! We don&#39;t use Inst::gen_store_stack here because we need a predictable</span>
            <span class="comment">// instruction size.</span>
            <span class="comment">// mov  [rsp], rsp</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::mov_r_m</span>(
                <span class="ident">OperandSize::Size32</span>, <span class="comment">// Use Size32 since it saves us one byte</span>
                <span class="ident">regs::rsp</span>(),
                <span class="ident">SyntheticAmode::Real</span>(<span class="ident">Amode::imm_reg</span>(<span class="number">0</span>, <span class="ident">regs::rsp</span>())),
            );
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="comment">// Compare and jump if we are not done yet</span>
            <span class="comment">// cmp  rsp, tmp_reg</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::cmp_rmi_r</span>(
                <span class="ident">OperandSize::Size64</span>,
                <span class="ident">RegMemImm::reg</span>(<span class="ident">regs::rsp</span>()),
                <span class="ident">tmp</span>.<span class="ident">to_reg</span>(),
            );
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="comment">// jne  .loop_start</span>
            <span class="comment">// TODO: Encoding the JmpIf as a short jump saves us 4 bytes here.</span>
            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">CC::NZ</span>, <span class="ident">loop_start</span>);

            <span class="comment">// The regular prologue code is going to emit a `sub` after this, so we need to</span>
            <span class="comment">// reset the stack pointer</span>
            <span class="comment">//</span>
            <span class="comment">// TODO: It would be better if we could avoid the `add` + `sub` that is generated here</span>
            <span class="comment">// and in the stack adj portion of the prologue</span>
            <span class="comment">//</span>
            <span class="comment">// add rsp, GUARD_SIZE * probe_count</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::alu_rmi_r</span>(
                <span class="ident">OperandSize::Size64</span>,
                <span class="ident">AluRmiROpcode::Add</span>,
                <span class="ident">RegMemImm::imm</span>(<span class="ident">guard_size</span> <span class="op">*</span> <span class="ident">probe_count</span>),
                <span class="ident">Writable::from_reg</span>(<span class="ident">regs::rsp</span>()),
            );
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
        }

        <span class="ident">Inst::CallKnown</span> {
            <span class="ident">dest</span>,
            <span class="ident">info</span>: <span class="ident">call_info</span>,
            ..
        } =&gt; {
            <span class="kw">if</span> <span class="ident">info</span>.<span class="ident">flags</span>.<span class="ident">enable_probestack</span>() {
                <span class="ident">sink</span>.<span class="ident">add_trap</span>(<span class="ident">TrapCode::StackOverflow</span>);
            }
            <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">s</span>) <span class="op">=</span> <span class="ident">state</span>.<span class="ident">take_stack_map</span>() {
                <span class="ident">sink</span>.<span class="ident">add_stack_map</span>(<span class="ident">StackMapExtent::UpcomingBytes</span>(<span class="number">5</span>), <span class="ident">s</span>);
            }
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xE8</span>);
            <span class="comment">// The addend adjusts for the difference between the end of the instruction and the</span>
            <span class="comment">// beginning of the immediate field.</span>
            <span class="ident">emit_reloc</span>(<span class="ident">sink</span>, <span class="ident">Reloc::X86CallPCRel4</span>, <span class="kw-2">&amp;</span><span class="ident">dest</span>, <span class="op">-</span><span class="number">4</span>);
            <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="number">0</span>);
            <span class="kw">if</span> <span class="ident">call_info</span>.<span class="ident">opcode</span>.<span class="ident">is_call</span>() {
                <span class="ident">sink</span>.<span class="ident">add_call_site</span>(<span class="ident">call_info</span>.<span class="ident">opcode</span>);
            }
        }

        <span class="ident">Inst::CallUnknown</span> {
            <span class="ident">dest</span>,
            <span class="ident">info</span>: <span class="ident">call_info</span>,
            ..
        } =&gt; {
            <span class="kw">let</span> <span class="ident">dest</span> <span class="op">=</span> <span class="ident">dest</span>.<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

            <span class="kw">if</span> <span class="ident">info</span>.<span class="ident">flags</span>.<span class="ident">enable_probestack</span>() {
                <span class="ident">sink</span>.<span class="ident">add_trap</span>(<span class="ident">TrapCode::StackOverflow</span>);
            }
            <span class="kw">let</span> <span class="ident">start_offset</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">cur_offset</span>();
            <span class="kw">match</span> <span class="ident">dest</span> {
                <span class="ident">RegMem::Reg</span> { <span class="ident">reg</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">reg_enc</span> <span class="op">=</span> <span class="ident">int_reg_enc</span>(<span class="ident">reg</span>);
                    <span class="ident">emit_std_enc_enc</span>(
                        <span class="ident">sink</span>,
                        <span class="ident">LegacyPrefixes::None</span>,
                        <span class="number">0xFF</span>,
                        <span class="number">1</span>,
                        <span class="number">2</span>, <span class="comment">/*subopcode*/</span>
                        <span class="ident">reg_enc</span>,
                        <span class="ident">RexFlags::clear_w</span>(),
                    );
                }

                <span class="ident">RegMem::Mem</span> { <span class="ident">addr</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">addr</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">addr</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>);
                    <span class="ident">emit_std_enc_mem</span>(
                        <span class="ident">sink</span>,
                        <span class="ident">info</span>,
                        <span class="ident">LegacyPrefixes::None</span>,
                        <span class="number">0xFF</span>,
                        <span class="number">1</span>,
                        <span class="number">2</span>, <span class="comment">/*subopcode*/</span>
                        <span class="ident">addr</span>,
                        <span class="ident">RexFlags::clear_w</span>(),
                        <span class="number">0</span>,
                    );
                }
            }
            <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">s</span>) <span class="op">=</span> <span class="ident">state</span>.<span class="ident">take_stack_map</span>() {
                <span class="ident">sink</span>.<span class="ident">add_stack_map</span>(<span class="ident">StackMapExtent::StartedAtOffset</span>(<span class="ident">start_offset</span>), <span class="ident">s</span>);
            }
            <span class="kw">if</span> <span class="ident">call_info</span>.<span class="ident">opcode</span>.<span class="ident">is_call</span>() {
                <span class="ident">sink</span>.<span class="ident">add_call_site</span>(<span class="ident">call_info</span>.<span class="ident">opcode</span>);
            }
        }

        <span class="ident">Inst::Ret</span> { .. } =&gt; <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xC3</span>),

        <span class="ident">Inst::JmpKnown</span> { <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">br_start</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">cur_offset</span>();
            <span class="kw">let</span> <span class="ident">br_disp_off</span> <span class="op">=</span> <span class="ident">br_start</span> <span class="op">+</span> <span class="number">1</span>;
            <span class="kw">let</span> <span class="ident">br_end</span> <span class="op">=</span> <span class="ident">br_start</span> <span class="op">+</span> <span class="number">5</span>;

            <span class="ident">sink</span>.<span class="ident">use_label_at_offset</span>(<span class="ident">br_disp_off</span>, <span class="kw-2">*</span><span class="ident">dst</span>, <span class="ident">LabelUse::JmpRel32</span>);
            <span class="ident">sink</span>.<span class="ident">add_uncond_branch</span>(<span class="ident">br_start</span>, <span class="ident">br_end</span>, <span class="kw-2">*</span><span class="ident">dst</span>);

            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xE9</span>);
            <span class="comment">// Placeholder for the label value.</span>
            <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="number">0x0</span>);
        }

        <span class="ident">Inst::JmpIf</span> { <span class="ident">cc</span>, <span class="ident">taken</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">cond_start</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">cur_offset</span>();
            <span class="kw">let</span> <span class="ident">cond_disp_off</span> <span class="op">=</span> <span class="ident">cond_start</span> <span class="op">+</span> <span class="number">2</span>;

            <span class="ident">sink</span>.<span class="ident">use_label_at_offset</span>(<span class="ident">cond_disp_off</span>, <span class="kw-2">*</span><span class="ident">taken</span>, <span class="ident">LabelUse::JmpRel32</span>);
            <span class="comment">// Since this is not a terminator, don&#39;t enroll in the branch inversion mechanism.</span>

            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0F</span>);
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x80</span> <span class="op">+</span> <span class="ident">cc</span>.<span class="ident">get_enc</span>());
            <span class="comment">// Placeholder for the label value.</span>
            <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="number">0x0</span>);
        }

        <span class="ident">Inst::JmpCond</span> {
            <span class="ident">cc</span>,
            <span class="ident">taken</span>,
            <span class="ident">not_taken</span>,
        } =&gt; {
            <span class="comment">// If taken.</span>
            <span class="kw">let</span> <span class="ident">cond_start</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">cur_offset</span>();
            <span class="kw">let</span> <span class="ident">cond_disp_off</span> <span class="op">=</span> <span class="ident">cond_start</span> <span class="op">+</span> <span class="number">2</span>;
            <span class="kw">let</span> <span class="ident">cond_end</span> <span class="op">=</span> <span class="ident">cond_start</span> <span class="op">+</span> <span class="number">6</span>;

            <span class="ident">sink</span>.<span class="ident">use_label_at_offset</span>(<span class="ident">cond_disp_off</span>, <span class="kw-2">*</span><span class="ident">taken</span>, <span class="ident">LabelUse::JmpRel32</span>);
            <span class="kw">let</span> <span class="ident">inverted</span>: [<span class="ident">u8</span>; <span class="number">6</span>] <span class="op">=</span> [<span class="number">0x0F</span>, <span class="number">0x80</span> <span class="op">+</span> (<span class="ident">cc</span>.<span class="ident">invert</span>().<span class="ident">get_enc</span>()), <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>];
            <span class="ident">sink</span>.<span class="ident">add_cond_branch</span>(<span class="ident">cond_start</span>, <span class="ident">cond_end</span>, <span class="kw-2">*</span><span class="ident">taken</span>, <span class="kw-2">&amp;</span><span class="ident">inverted</span>[..]);

            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0F</span>);
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x80</span> <span class="op">+</span> <span class="ident">cc</span>.<span class="ident">get_enc</span>());
            <span class="comment">// Placeholder for the label value.</span>
            <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="number">0x0</span>);

            <span class="comment">// If not taken.</span>
            <span class="kw">let</span> <span class="ident">uncond_start</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">cur_offset</span>();
            <span class="kw">let</span> <span class="ident">uncond_disp_off</span> <span class="op">=</span> <span class="ident">uncond_start</span> <span class="op">+</span> <span class="number">1</span>;
            <span class="kw">let</span> <span class="ident">uncond_end</span> <span class="op">=</span> <span class="ident">uncond_start</span> <span class="op">+</span> <span class="number">5</span>;

            <span class="ident">sink</span>.<span class="ident">use_label_at_offset</span>(<span class="ident">uncond_disp_off</span>, <span class="kw-2">*</span><span class="ident">not_taken</span>, <span class="ident">LabelUse::JmpRel32</span>);
            <span class="ident">sink</span>.<span class="ident">add_uncond_branch</span>(<span class="ident">uncond_start</span>, <span class="ident">uncond_end</span>, <span class="kw-2">*</span><span class="ident">not_taken</span>);

            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xE9</span>);
            <span class="comment">// Placeholder for the label value.</span>
            <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="number">0x0</span>);
        }

        <span class="ident">Inst::JmpUnknown</span> { <span class="ident">target</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">target</span> <span class="op">=</span> <span class="ident">target</span>.<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

            <span class="kw">match</span> <span class="ident">target</span> {
                <span class="ident">RegMem::Reg</span> { <span class="ident">reg</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">reg_enc</span> <span class="op">=</span> <span class="ident">int_reg_enc</span>(<span class="ident">reg</span>);
                    <span class="ident">emit_std_enc_enc</span>(
                        <span class="ident">sink</span>,
                        <span class="ident">LegacyPrefixes::None</span>,
                        <span class="number">0xFF</span>,
                        <span class="number">1</span>,
                        <span class="number">4</span>, <span class="comment">/*subopcode*/</span>
                        <span class="ident">reg_enc</span>,
                        <span class="ident">RexFlags::clear_w</span>(),
                    );
                }

                <span class="ident">RegMem::Mem</span> { <span class="ident">addr</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">addr</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">addr</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>);
                    <span class="ident">emit_std_enc_mem</span>(
                        <span class="ident">sink</span>,
                        <span class="ident">info</span>,
                        <span class="ident">LegacyPrefixes::None</span>,
                        <span class="number">0xFF</span>,
                        <span class="number">1</span>,
                        <span class="number">4</span>, <span class="comment">/*subopcode*/</span>
                        <span class="ident">addr</span>,
                        <span class="ident">RexFlags::clear_w</span>(),
                        <span class="number">0</span>,
                    );
                }
            }
        }

        <span class="ident">Inst::JmpTableSeq</span> {
            <span class="ident">idx</span>,
            <span class="ident">tmp1</span>,
            <span class="ident">tmp2</span>,
            <span class="kw-2">ref</span> <span class="ident">targets</span>,
            <span class="ident">default_target</span>,
            ..
        } =&gt; {
            <span class="kw">let</span> <span class="ident">idx</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="kw-2">*</span><span class="ident">idx</span>);
            <span class="kw">let</span> <span class="ident">tmp1</span> <span class="op">=</span> <span class="ident">Writable::from_reg</span>(<span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">tmp1</span>.<span class="ident">to_reg</span>()));
            <span class="kw">let</span> <span class="ident">tmp2</span> <span class="op">=</span> <span class="ident">Writable::from_reg</span>(<span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">tmp2</span>.<span class="ident">to_reg</span>()));

            <span class="comment">// This sequence is *one* instruction in the vcode, and is expanded only here at</span>
            <span class="comment">// emission time, because we cannot allow the regalloc to insert spills/reloads in</span>
            <span class="comment">// the middle; we depend on hardcoded PC-rel addressing below.</span>
            <span class="comment">//</span>
            <span class="comment">// We don&#39;t have to worry about emitting islands, because the only label-use type has a</span>
            <span class="comment">// maximum range of 2 GB. If we later consider using shorter-range label references,</span>
            <span class="comment">// this will need to be revisited.</span>

            <span class="comment">// Save index in a tmp (the live range of ridx only goes to start of this</span>
            <span class="comment">// sequence; rtmp1 or rtmp2 may overwrite it).</span>

            <span class="comment">// We generate the following sequence:</span>
            <span class="comment">// ;; generated by lowering: cmp #jmp_table_size, %idx</span>
            <span class="comment">// jnb $default_target</span>
            <span class="comment">// movl %idx, %tmp2</span>
            <span class="comment">// mov $0, %tmp1</span>
            <span class="comment">// cmovnb %tmp1, %tmp2 ;; Spectre mitigation.</span>
            <span class="comment">// lea start_of_jump_table_offset(%rip), %tmp1</span>
            <span class="comment">// movslq [%tmp1, %tmp2, 4], %tmp2 ;; shift of 2, viz. multiply index by 4</span>
            <span class="comment">// addq %tmp2, %tmp1</span>
            <span class="comment">// j *%tmp1</span>
            <span class="comment">// $start_of_jump_table:</span>
            <span class="comment">// -- jump table entries</span>
            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">CC::NB</span>, <span class="kw-2">*</span><span class="ident">default_target</span>); <span class="comment">// idx unsigned &gt;= jmp table size</span>

            <span class="comment">// Copy the index (and make sure to clear the high 32-bits lane of tmp2).</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::movzx_rm_r</span>(<span class="ident">ExtMode::LQ</span>, <span class="ident">RegMem::reg</span>(<span class="ident">idx</span>), <span class="ident">tmp2</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="comment">// Zero `tmp1` to overwrite `tmp2` with zeroes on the</span>
            <span class="comment">// out-of-bounds case (Spectre mitigation using CMOV).</span>
            <span class="comment">// Note that we need to do this with a move-immediate</span>
            <span class="comment">// form, because we cannot clobber the flags.</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::imm</span>(<span class="ident">OperandSize::Size32</span>, <span class="number">0</span>, <span class="ident">tmp1</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="comment">// Spectre mitigation: CMOV to zero the index if the out-of-bounds branch above misspeculated.</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::cmove</span>(
                <span class="ident">OperandSize::Size64</span>,
                <span class="ident">CC::NB</span>,
                <span class="ident">RegMem::reg</span>(<span class="ident">tmp1</span>.<span class="ident">to_reg</span>()),
                <span class="ident">tmp2</span>,
            );
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="comment">// Load base address of jump table.</span>
            <span class="kw">let</span> <span class="ident">start_of_jumptable</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::lea</span>(<span class="ident">Amode::rip_relative</span>(<span class="ident">start_of_jumptable</span>), <span class="ident">tmp1</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="comment">// Load value out of the jump table. It&#39;s a relative offset to the target block, so it</span>
            <span class="comment">// might be negative; use a sign-extension.</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::movsx_rm_r</span>(
                <span class="ident">ExtMode::LQ</span>,
                <span class="ident">RegMem::mem</span>(<span class="ident">Amode::imm_reg_reg_shift</span>(
                    <span class="number">0</span>,
                    <span class="ident">Gpr::new</span>(<span class="ident">tmp1</span>.<span class="ident">to_reg</span>()).<span class="ident">unwrap</span>(),
                    <span class="ident">Gpr::new</span>(<span class="ident">tmp2</span>.<span class="ident">to_reg</span>()).<span class="ident">unwrap</span>(),
                    <span class="number">2</span>,
                )),
                <span class="ident">tmp2</span>,
            );
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="comment">// Add base of jump table to jump-table-sourced block offset.</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::alu_rmi_r</span>(
                <span class="ident">OperandSize::Size64</span>,
                <span class="ident">AluRmiROpcode::Add</span>,
                <span class="ident">RegMemImm::reg</span>(<span class="ident">tmp2</span>.<span class="ident">to_reg</span>()),
                <span class="ident">tmp1</span>,
            );
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="comment">// Branch to computed address.</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::jmp_unknown</span>(<span class="ident">RegMem::reg</span>(<span class="ident">tmp1</span>.<span class="ident">to_reg</span>()));
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="comment">// Emit jump table (table of 32-bit offsets).</span>
            <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">start_of_jumptable</span>);
            <span class="kw">let</span> <span class="ident">jt_off</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">cur_offset</span>();
            <span class="kw">for</span> <span class="kw-2">&amp;</span><span class="ident">target</span> <span class="kw">in</span> <span class="ident">targets</span>.<span class="ident">iter</span>() {
                <span class="kw">let</span> <span class="ident">word_off</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">cur_offset</span>();
                <span class="comment">// off_into_table is an addend here embedded in the label to be later patched at</span>
                <span class="comment">// the end of codegen. The offset is initially relative to this jump table entry;</span>
                <span class="comment">// with the extra addend, it&#39;ll be relative to the jump table&#39;s start, after</span>
                <span class="comment">// patching.</span>
                <span class="kw">let</span> <span class="ident">off_into_table</span> <span class="op">=</span> <span class="ident">word_off</span> <span class="op">-</span> <span class="ident">jt_off</span>;
                <span class="ident">sink</span>.<span class="ident">use_label_at_offset</span>(<span class="ident">word_off</span>, <span class="ident">target</span>, <span class="ident">LabelUse::PCRel32</span>);
                <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="ident">off_into_table</span>);
            }
        }

        <span class="ident">Inst::TrapIf</span> { <span class="ident">cc</span>, <span class="ident">trap_code</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">else_label</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();

            <span class="comment">// Jump over if the invert of CC is set (i.e. CC is not set).</span>
            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">cc</span>.<span class="ident">invert</span>(), <span class="ident">else_label</span>);

            <span class="comment">// Trap!</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::trap</span>(<span class="kw-2">*</span><span class="ident">trap_code</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">else_label</span>);
        }

        <span class="ident">Inst::TrapIfAnd</span> {
            <span class="ident">cc1</span>,
            <span class="ident">cc2</span>,
            <span class="ident">trap_code</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">else_label</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();

            <span class="comment">// Jump over if either condition code is not set.</span>
            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">cc1</span>.<span class="ident">invert</span>(), <span class="ident">else_label</span>);
            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">cc2</span>.<span class="ident">invert</span>(), <span class="ident">else_label</span>);

            <span class="comment">// Trap!</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::trap</span>(<span class="kw-2">*</span><span class="ident">trap_code</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">else_label</span>);
        }

        <span class="ident">Inst::TrapIfOr</span> {
            <span class="ident">cc1</span>,
            <span class="ident">cc2</span>,
            <span class="ident">trap_code</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">trap_label</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();
            <span class="kw">let</span> <span class="ident">else_label</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();

            <span class="comment">// trap immediately if cc1 is set, otherwise jump over the trap if cc2 is not.</span>
            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="kw-2">*</span><span class="ident">cc1</span>, <span class="ident">trap_label</span>);
            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">cc2</span>.<span class="ident">invert</span>(), <span class="ident">else_label</span>);

            <span class="comment">// Trap!</span>
            <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">trap_label</span>);
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::trap</span>(<span class="kw-2">*</span><span class="ident">trap_code</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">else_label</span>);
        }

        <span class="ident">Inst::XmmUnaryRmR</span> {
            <span class="ident">op</span>,
            <span class="ident">src</span>: <span class="ident">src_e</span>,
            <span class="ident">dst</span>: <span class="ident">reg_g</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">reg_g</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">reg_g</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">src_e</span> <span class="op">=</span> <span class="ident">src_e</span>.<span class="ident">clone</span>().<span class="ident">to_reg_mem</span>().<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

            <span class="kw">let</span> <span class="ident">rex</span> <span class="op">=</span> <span class="ident">RexFlags::clear_w</span>();

            <span class="kw">let</span> (<span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="ident">num_opcodes</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">op</span> {
                <span class="ident">SseOpcode::Cvtdq2pd</span> =&gt; (<span class="ident">LegacyPrefixes::_F3</span>, <span class="number">0x0FE6</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Cvtpd2ps</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F5A</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Cvtps2pd</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F5A</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Cvtdq2ps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F5B</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Cvtss2sd</span> =&gt; (<span class="ident">LegacyPrefixes::_F3</span>, <span class="number">0x0F5A</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Cvtsd2ss</span> =&gt; (<span class="ident">LegacyPrefixes::_F2</span>, <span class="number">0x0F5A</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Cvttpd2dq</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FE6</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Cvttps2dq</span> =&gt; (<span class="ident">LegacyPrefixes::_F3</span>, <span class="number">0x0F5B</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Movaps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F28</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Movapd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F28</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Movdqa</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F6F</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Movdqu</span> =&gt; (<span class="ident">LegacyPrefixes::_F3</span>, <span class="number">0x0F6F</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Movsd</span> =&gt; (<span class="ident">LegacyPrefixes::_F2</span>, <span class="number">0x0F10</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Movss</span> =&gt; (<span class="ident">LegacyPrefixes::_F3</span>, <span class="number">0x0F10</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Movups</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F10</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Movupd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F10</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pabsb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F381C</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pabsw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F381D</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pabsd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F381E</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmovsxbd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3821</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmovsxbw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3820</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmovsxbq</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3822</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmovsxwd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3823</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmovsxwq</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3824</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmovsxdq</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3825</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmovzxbd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3831</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmovzxbw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3830</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmovzxbq</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3832</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmovzxwd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3833</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmovzxwq</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3834</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmovzxdq</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3835</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Sqrtps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F51</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Sqrtpd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F51</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Sqrtss</span> =&gt; (<span class="ident">LegacyPrefixes::_F3</span>, <span class="number">0x0F51</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Sqrtsd</span> =&gt; (<span class="ident">LegacyPrefixes::_F2</span>, <span class="number">0x0F51</span>, <span class="number">2</span>),
                <span class="kw">_</span> =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;Opcode {:?} not implemented&quot;</span>, <span class="ident">op</span>),
            };

            <span class="kw">match</span> <span class="ident">src_e</span> {
                <span class="ident">RegMem::Reg</span> { <span class="ident">reg</span>: <span class="ident">reg_e</span> } =&gt; {
                    <span class="ident">emit_std_reg_reg</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="ident">num_opcodes</span>, <span class="ident">reg_g</span>, <span class="ident">reg_e</span>, <span class="ident">rex</span>);
                }
                <span class="ident">RegMem::Mem</span> { <span class="ident">addr</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">addr</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">addr</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>);
                    <span class="ident">emit_std_reg_mem</span>(<span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="ident">num_opcodes</span>, <span class="ident">reg_g</span>, <span class="ident">addr</span>, <span class="ident">rex</span>, <span class="number">0</span>);
                }
            };
        }

        <span class="ident">Inst::XmmUnaryRmRImm</span> { <span class="ident">op</span>, <span class="ident">src</span>, <span class="ident">dst</span>, <span class="ident">imm</span> } =&gt; {
            <span class="macro">debug_assert!</span>(<span class="op">!</span><span class="ident">op</span>.<span class="ident">uses_src1</span>());

            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">src</span>.<span class="ident">clone</span>().<span class="ident">to_reg_mem</span>().<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);
            <span class="kw">let</span> <span class="ident">rex</span> <span class="op">=</span> <span class="ident">RexFlags::clear_w</span>();

            <span class="kw">let</span> (<span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="ident">len</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">op</span> {
                <span class="ident">SseOpcode::Roundps</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3A08</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Roundss</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3A0A</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Roundpd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3A09</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Roundsd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3A0B</span>, <span class="number">3</span>),
                <span class="kw">_</span> =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;Opcode {:?} not implemented&quot;</span>, <span class="ident">op</span>),
            };
            <span class="kw">match</span> <span class="ident">src</span> {
                <span class="ident">RegMem::Reg</span> { <span class="ident">reg</span> } =&gt; {
                    <span class="ident">emit_std_reg_reg</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="ident">len</span>, <span class="ident">dst</span>, <span class="ident">reg</span>, <span class="ident">rex</span>);
                }
                <span class="ident">RegMem::Mem</span> { <span class="ident">addr</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">addr</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">addr</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>);
                    <span class="comment">// N.B.: bytes_at_end == 1, because of the `imm` byte below.</span>
                    <span class="ident">emit_std_reg_mem</span>(<span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="ident">len</span>, <span class="ident">dst</span>, <span class="ident">addr</span>, <span class="ident">rex</span>, <span class="number">1</span>);
                }
            }
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="kw-2">*</span><span class="ident">imm</span>);
        }

        <span class="ident">Inst::XmmUnaryRmREvex</span> { <span class="ident">op</span>, <span class="ident">src</span>, <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">src</span>.<span class="ident">clone</span>().<span class="ident">to_reg_mem</span>().<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

            <span class="kw">let</span> (<span class="ident">prefix</span>, <span class="ident">map</span>, <span class="ident">w</span>, <span class="ident">opcode</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">op</span> {
                <span class="ident">Avx512Opcode::Vcvtudq2ps</span> =&gt; (<span class="ident">LegacyPrefixes::_F2</span>, <span class="ident">OpcodeMap::_0F</span>, <span class="bool-val">false</span>, <span class="number">0x7a</span>),
                <span class="ident">Avx512Opcode::Vpabsq</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="ident">OpcodeMap::_0F38</span>, <span class="bool-val">true</span>, <span class="number">0x1f</span>),
                <span class="ident">Avx512Opcode::Vpopcntb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="ident">OpcodeMap::_0F38</span>, <span class="bool-val">false</span>, <span class="number">0x54</span>),
                <span class="kw">_</span> =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;Opcode {:?} not implemented&quot;</span>, <span class="ident">op</span>),
            };
            <span class="kw">match</span> <span class="ident">src</span> {
                <span class="ident">RegMem::Reg</span> { <span class="ident">reg</span>: <span class="ident">src</span> } =&gt; <span class="ident">EvexInstruction::new</span>()
                    .<span class="ident">length</span>(<span class="ident">EvexVectorLength::V128</span>)
                    .<span class="ident">prefix</span>(<span class="ident">prefix</span>)
                    .<span class="ident">map</span>(<span class="ident">map</span>)
                    .<span class="ident">w</span>(<span class="ident">w</span>)
                    .<span class="ident">opcode</span>(<span class="ident">opcode</span>)
                    .<span class="ident">reg</span>(<span class="ident">dst</span>.<span class="ident">to_real_reg</span>().<span class="ident">unwrap</span>().<span class="ident">hw_enc</span>())
                    .<span class="ident">rm</span>(<span class="ident">src</span>.<span class="ident">to_real_reg</span>().<span class="ident">unwrap</span>().<span class="ident">hw_enc</span>())
                    .<span class="ident">encode</span>(<span class="ident">sink</span>),
                <span class="kw">_</span> =&gt; <span class="macro">todo!</span>(),
            };
        }

        <span class="ident">Inst::XmmRmR</span> {
            <span class="ident">op</span>,
            <span class="ident">src1</span>,
            <span class="ident">src2</span>: <span class="ident">src_e</span>,
            <span class="ident">dst</span>: <span class="ident">reg_g</span>,
        } =&gt; {
            <span class="kw">let</span> (<span class="ident">src_e</span>, <span class="ident">reg_g</span>) <span class="op">=</span> <span class="kw">if</span> <span class="ident">inst</span>.<span class="ident">produces_const</span>() {
                <span class="kw">let</span> <span class="ident">reg_g</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">reg_g</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
                (<span class="ident">RegMem::Reg</span> { <span class="ident">reg</span>: <span class="ident">reg_g</span> }, <span class="ident">reg_g</span>)
            } <span class="kw">else</span> {
                <span class="kw">let</span> <span class="ident">src1</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src1</span>.<span class="ident">to_reg</span>());
                <span class="kw">let</span> <span class="ident">reg_g</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">reg_g</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
                <span class="kw">let</span> <span class="ident">src_e</span> <span class="op">=</span> <span class="ident">src_e</span>.<span class="ident">clone</span>().<span class="ident">to_reg_mem</span>().<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);
                <span class="macro">debug_assert_eq!</span>(<span class="ident">src1</span>, <span class="ident">reg_g</span>);
                (<span class="ident">src_e</span>, <span class="ident">reg_g</span>)
            };

            <span class="kw">let</span> <span class="ident">rex</span> <span class="op">=</span> <span class="ident">RexFlags::clear_w</span>();
            <span class="kw">let</span> (<span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="ident">length</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">op</span> {
                <span class="ident">SseOpcode::Addps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F58</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Addpd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F58</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Addss</span> =&gt; (<span class="ident">LegacyPrefixes::_F3</span>, <span class="number">0x0F58</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Addsd</span> =&gt; (<span class="ident">LegacyPrefixes::_F2</span>, <span class="number">0x0F58</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Andps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F54</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Andpd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F54</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Andnps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F55</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Andnpd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F55</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Blendvps</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3814</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Blendvpd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3815</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Divps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F5E</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Divpd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F5E</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Divss</span> =&gt; (<span class="ident">LegacyPrefixes::_F3</span>, <span class="number">0x0F5E</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Divsd</span> =&gt; (<span class="ident">LegacyPrefixes::_F2</span>, <span class="number">0x0F5E</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Maxps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F5F</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Maxpd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F5F</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Maxss</span> =&gt; (<span class="ident">LegacyPrefixes::_F3</span>, <span class="number">0x0F5F</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Maxsd</span> =&gt; (<span class="ident">LegacyPrefixes::_F2</span>, <span class="number">0x0F5F</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Minps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F5D</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Minpd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F5D</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Minss</span> =&gt; (<span class="ident">LegacyPrefixes::_F3</span>, <span class="number">0x0F5D</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Minsd</span> =&gt; (<span class="ident">LegacyPrefixes::_F2</span>, <span class="number">0x0F5D</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Movlhps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F16</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Movsd</span> =&gt; (<span class="ident">LegacyPrefixes::_F2</span>, <span class="number">0x0F10</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Mulps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F59</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Mulpd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F59</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Mulss</span> =&gt; (<span class="ident">LegacyPrefixes::_F3</span>, <span class="number">0x0F59</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Mulsd</span> =&gt; (<span class="ident">LegacyPrefixes::_F2</span>, <span class="number">0x0F59</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Orpd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F56</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Orps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F56</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Packssdw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F6B</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Packsswb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F63</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Packusdw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F382B</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Packuswb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F67</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Paddb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FFC</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Paddd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FFE</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Paddq</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FD4</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Paddw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FFD</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Paddsb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FEC</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Paddsw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FED</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Paddusb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FDC</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Paddusw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FDD</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pmaddubsw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3804</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pand</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FDB</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pandn</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FDF</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pavgb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FE0</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pavgw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FE3</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pblendvb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3810</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pcmpeqb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F74</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pcmpeqw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F75</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pcmpeqd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F76</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pcmpeqq</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3829</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pcmpgtb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F64</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pcmpgtw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F65</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pcmpgtd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F66</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pcmpgtq</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3837</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmaddwd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FF5</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pmaxsb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F383C</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmaxsw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FEE</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pmaxsd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F383D</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmaxub</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FDE</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pmaxuw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F383E</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmaxud</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F383F</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pminsb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3838</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pminsw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FEA</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pminsd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3839</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pminub</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FDA</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pminuw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F383A</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pminud</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F383B</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmuldq</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3828</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmulhw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FE5</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pmulhrsw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F380B</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmulhuw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FE4</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pmulld</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3840</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pmullw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FD5</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pmuludq</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FF4</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Por</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FEB</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pshufb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3800</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Psubb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FF8</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Psubd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FFA</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Psubq</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FFB</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Psubw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FF9</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Psubsb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FE8</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Psubsw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FE9</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Psubusb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FD8</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Psubusw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FD9</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Punpckhbw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F68</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Punpckhwd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F69</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Punpcklbw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F60</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Punpcklwd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F61</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pxor</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FEF</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Subps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F5C</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Subpd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F5C</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Subss</span> =&gt; (<span class="ident">LegacyPrefixes::_F3</span>, <span class="number">0x0F5C</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Subsd</span> =&gt; (<span class="ident">LegacyPrefixes::_F2</span>, <span class="number">0x0F5C</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Unpcklps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F14</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Xorps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F57</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Xorpd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F57</span>, <span class="number">2</span>),
                <span class="kw">_</span> =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;Opcode {:?} not implemented&quot;</span>, <span class="ident">op</span>),
            };

            <span class="kw">match</span> <span class="ident">src_e</span> {
                <span class="ident">RegMem::Reg</span> { <span class="ident">reg</span>: <span class="ident">reg_e</span> } =&gt; {
                    <span class="ident">emit_std_reg_reg</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="ident">length</span>, <span class="ident">reg_g</span>, <span class="ident">reg_e</span>, <span class="ident">rex</span>);
                }
                <span class="ident">RegMem::Mem</span> { <span class="ident">addr</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">addr</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">addr</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>);
                    <span class="ident">emit_std_reg_mem</span>(<span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="ident">length</span>, <span class="ident">reg_g</span>, <span class="ident">addr</span>, <span class="ident">rex</span>, <span class="number">0</span>);
                }
            }
        }

        <span class="ident">Inst::XmmRmRVex</span> {
            <span class="ident">op</span>,
            <span class="ident">src1</span>,
            <span class="ident">src2</span>,
            <span class="ident">src3</span>,
            <span class="ident">dst</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">src1</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src1</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">src1</span>, <span class="ident">dst</span>);
            <span class="kw">let</span> <span class="ident">src2</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src2</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">src3</span> <span class="op">=</span> <span class="ident">src3</span>.<span class="ident">clone</span>().<span class="ident">to_reg_mem</span>().<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

            <span class="kw">let</span> (<span class="ident">w</span>, <span class="ident">opcode</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">op</span> {
                <span class="ident">AvxOpcode::Vfmadd213ss</span> =&gt; (<span class="bool-val">false</span>, <span class="number">0xA9</span>),
                <span class="ident">AvxOpcode::Vfmadd213sd</span> =&gt; (<span class="bool-val">true</span>, <span class="number">0xA9</span>),
                <span class="ident">AvxOpcode::Vfmadd213ps</span> =&gt; (<span class="bool-val">false</span>, <span class="number">0xA8</span>),
                <span class="ident">AvxOpcode::Vfmadd213pd</span> =&gt; (<span class="bool-val">true</span>, <span class="number">0xA8</span>),
            };

            <span class="kw">match</span> <span class="ident">src3</span> {
                <span class="ident">RegMem::Reg</span> { <span class="ident">reg</span>: <span class="ident">src</span> } =&gt; <span class="ident">VexInstruction::new</span>()
                    .<span class="ident">length</span>(<span class="ident">VexVectorLength::V128</span>)
                    .<span class="ident">prefix</span>(<span class="ident">LegacyPrefixes::_66</span>)
                    .<span class="ident">map</span>(<span class="ident">OpcodeMap::_0F38</span>)
                    .<span class="ident">w</span>(<span class="ident">w</span>)
                    .<span class="ident">opcode</span>(<span class="ident">opcode</span>)
                    .<span class="ident">reg</span>(<span class="ident">dst</span>.<span class="ident">to_real_reg</span>().<span class="ident">unwrap</span>().<span class="ident">hw_enc</span>())
                    .<span class="ident">rm</span>(<span class="ident">src</span>.<span class="ident">to_real_reg</span>().<span class="ident">unwrap</span>().<span class="ident">hw_enc</span>())
                    .<span class="ident">vvvv</span>(<span class="ident">src2</span>.<span class="ident">to_real_reg</span>().<span class="ident">unwrap</span>().<span class="ident">hw_enc</span>())
                    .<span class="ident">encode</span>(<span class="ident">sink</span>),
                <span class="kw">_</span> =&gt; <span class="macro">todo!</span>(),
            };
        }

        <span class="ident">Inst::XmmRmREvex</span> {
            <span class="ident">op</span>,
            <span class="ident">src1</span>,
            <span class="ident">src2</span>,
            <span class="ident">dst</span>,
        }
        <span class="op">|</span> <span class="ident">Inst::XmmRmREvex3</span> {
            <span class="ident">op</span>,
            <span class="ident">src1</span>,
            <span class="ident">src2</span>,
            <span class="ident">dst</span>,
            <span class="comment">// `dst` reuses `src3`.</span>
            ..
        } =&gt; {
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">src2</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src2</span>.<span class="ident">to_reg</span>());
            <span class="kw">if</span> <span class="kw">let</span> <span class="ident">Inst::XmmRmREvex3</span> { <span class="ident">src3</span>, .. } <span class="op">=</span> <span class="ident">inst</span> {
                <span class="kw">let</span> <span class="ident">src3</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src3</span>.<span class="ident">to_reg</span>());
                <span class="macro">debug_assert_eq!</span>(<span class="ident">src3</span>, <span class="ident">dst</span>);
            }
            <span class="kw">let</span> <span class="ident">src1</span> <span class="op">=</span> <span class="ident">src1</span>.<span class="ident">clone</span>().<span class="ident">to_reg_mem</span>().<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

            <span class="kw">let</span> (<span class="ident">w</span>, <span class="ident">opcode</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">op</span> {
                <span class="ident">Avx512Opcode::Vpermi2b</span> =&gt; (<span class="bool-val">false</span>, <span class="number">0x75</span>),
                <span class="ident">Avx512Opcode::Vpmullq</span> =&gt; (<span class="bool-val">true</span>, <span class="number">0x40</span>),
                <span class="kw">_</span> =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;Opcode {:?} not implemented&quot;</span>, <span class="ident">op</span>),
            };
            <span class="kw">match</span> <span class="ident">src1</span> {
                <span class="ident">RegMem::Reg</span> { <span class="ident">reg</span>: <span class="ident">src</span> } =&gt; <span class="ident">EvexInstruction::new</span>()
                    .<span class="ident">length</span>(<span class="ident">EvexVectorLength::V128</span>)
                    .<span class="ident">prefix</span>(<span class="ident">LegacyPrefixes::_66</span>)
                    .<span class="ident">map</span>(<span class="ident">OpcodeMap::_0F38</span>)
                    .<span class="ident">w</span>(<span class="ident">w</span>)
                    .<span class="ident">opcode</span>(<span class="ident">opcode</span>)
                    .<span class="ident">reg</span>(<span class="ident">dst</span>.<span class="ident">to_real_reg</span>().<span class="ident">unwrap</span>().<span class="ident">hw_enc</span>())
                    .<span class="ident">rm</span>(<span class="ident">src</span>.<span class="ident">to_real_reg</span>().<span class="ident">unwrap</span>().<span class="ident">hw_enc</span>())
                    .<span class="ident">vvvvv</span>(<span class="ident">src2</span>.<span class="ident">to_real_reg</span>().<span class="ident">unwrap</span>().<span class="ident">hw_enc</span>())
                    .<span class="ident">encode</span>(<span class="ident">sink</span>),
                <span class="kw">_</span> =&gt; <span class="macro">todo!</span>(),
            };
        }

        <span class="ident">Inst::XmmMinMaxSeq</span> {
            <span class="ident">size</span>,
            <span class="ident">is_min</span>,
            <span class="ident">lhs</span>,
            <span class="ident">rhs</span>,
            <span class="ident">dst</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">rhs</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">rhs</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">lhs</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">lhs</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">rhs</span>, <span class="ident">dst</span>);

            <span class="comment">// Generates the following sequence:</span>
            <span class="comment">// cmpss/cmpsd %lhs, %rhs_dst</span>
            <span class="comment">// jnz do_min_max</span>
            <span class="comment">// jp propagate_nan</span>
            <span class="comment">//</span>
            <span class="comment">// ;; ordered and equal: propagate the sign bit (for -0 vs 0):</span>
            <span class="comment">// {and,or}{ss,sd} %lhs, %rhs_dst</span>
            <span class="comment">// j done</span>
            <span class="comment">//</span>
            <span class="comment">// ;; to get the desired NaN behavior (signalling NaN transformed into a quiet NaN, the</span>
            <span class="comment">// ;; NaN value is returned), we add both inputs.</span>
            <span class="comment">// propagate_nan:</span>
            <span class="comment">// add{ss,sd} %lhs, %rhs_dst</span>
            <span class="comment">// j done</span>
            <span class="comment">//</span>
            <span class="comment">// do_min_max:</span>
            <span class="comment">// {min,max}{ss,sd} %lhs, %rhs_dst</span>
            <span class="comment">//</span>
            <span class="comment">// done:</span>
            <span class="kw">let</span> <span class="ident">done</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();
            <span class="kw">let</span> <span class="ident">propagate_nan</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();
            <span class="kw">let</span> <span class="ident">do_min_max</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();

            <span class="kw">let</span> (<span class="ident">add_op</span>, <span class="ident">cmp_op</span>, <span class="ident">and_op</span>, <span class="ident">or_op</span>, <span class="ident">min_max_op</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">size</span> {
                <span class="ident">OperandSize::Size32</span> =&gt; (
                    <span class="ident">SseOpcode::Addss</span>,
                    <span class="ident">SseOpcode::Ucomiss</span>,
                    <span class="ident">SseOpcode::Andps</span>,
                    <span class="ident">SseOpcode::Orps</span>,
                    <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">is_min</span> {
                        <span class="ident">SseOpcode::Minss</span>
                    } <span class="kw">else</span> {
                        <span class="ident">SseOpcode::Maxss</span>
                    },
                ),
                <span class="ident">OperandSize::Size64</span> =&gt; (
                    <span class="ident">SseOpcode::Addsd</span>,
                    <span class="ident">SseOpcode::Ucomisd</span>,
                    <span class="ident">SseOpcode::Andpd</span>,
                    <span class="ident">SseOpcode::Orpd</span>,
                    <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">is_min</span> {
                        <span class="ident">SseOpcode::Minsd</span>
                    } <span class="kw">else</span> {
                        <span class="ident">SseOpcode::Maxsd</span>
                    },
                ),
                <span class="kw">_</span> =&gt; <span class="macro">unreachable!</span>(),
            };

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::xmm_cmp_rm_r</span>(<span class="ident">cmp_op</span>, <span class="ident">RegMem::reg</span>(<span class="ident">lhs</span>), <span class="ident">dst</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">CC::NZ</span>, <span class="ident">do_min_max</span>);
            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">CC::P</span>, <span class="ident">propagate_nan</span>);

            <span class="comment">// Ordered and equal. The operands are bit-identical unless they are zero</span>
            <span class="comment">// and negative zero. These instructions merge the sign bits in that</span>
            <span class="comment">// case, and are no-ops otherwise.</span>
            <span class="kw">let</span> <span class="ident">op</span> <span class="op">=</span> <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">is_min</span> { <span class="ident">or_op</span> } <span class="kw">else</span> { <span class="ident">and_op</span> };
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::xmm_rm_r</span>(<span class="ident">op</span>, <span class="ident">RegMem::reg</span>(<span class="ident">lhs</span>), <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>));
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::jmp_known</span>(<span class="ident">done</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="comment">// x86&#39;s min/max are not symmetric; if either operand is a NaN, they return the</span>
            <span class="comment">// read-only operand: perform an addition between the two operands, which has the</span>
            <span class="comment">// desired NaN propagation effects.</span>
            <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">propagate_nan</span>);
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::xmm_rm_r</span>(<span class="ident">add_op</span>, <span class="ident">RegMem::reg</span>(<span class="ident">lhs</span>), <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>));
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">CC::P</span>, <span class="ident">done</span>);

            <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">do_min_max</span>);

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::xmm_rm_r</span>(<span class="ident">min_max_op</span>, <span class="ident">RegMem::reg</span>(<span class="ident">lhs</span>), <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>));
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">done</span>);
        }

        <span class="ident">Inst::XmmRmRImm</span> {
            <span class="ident">op</span>,
            <span class="ident">src1</span>,
            <span class="ident">src2</span>,
            <span class="ident">dst</span>,
            <span class="ident">imm</span>,
            <span class="ident">size</span>,
        } =&gt; {
            <span class="kw">let</span> (<span class="ident">src2</span>, <span class="ident">dst</span>) <span class="op">=</span> <span class="kw">if</span> <span class="ident">inst</span>.<span class="ident">produces_const</span>() {
                <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>());
                (<span class="ident">RegMem::Reg</span> { <span class="ident">reg</span>: <span class="ident">dst</span> }, <span class="ident">dst</span>)
            } <span class="kw">else</span> <span class="kw">if</span> <span class="op">!</span><span class="ident">op</span>.<span class="ident">uses_src1</span>() {
                <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>());
                <span class="kw">let</span> <span class="ident">src2</span> <span class="op">=</span> <span class="ident">src2</span>.<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);
                (<span class="ident">src2</span>, <span class="ident">dst</span>)
            } <span class="kw">else</span> {
                <span class="kw">let</span> <span class="ident">src1</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="kw-2">*</span><span class="ident">src1</span>);
                <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>());
                <span class="kw">let</span> <span class="ident">src2</span> <span class="op">=</span> <span class="ident">src2</span>.<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);
                <span class="macro">debug_assert_eq!</span>(<span class="ident">src1</span>, <span class="ident">dst</span>);
                (<span class="ident">src2</span>, <span class="ident">dst</span>)
            };

            <span class="kw">let</span> (<span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="ident">len</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">op</span> {
                <span class="ident">SseOpcode::Cmpps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0FC2</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Cmppd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FC2</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Cmpss</span> =&gt; (<span class="ident">LegacyPrefixes::_F3</span>, <span class="number">0x0FC2</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Cmpsd</span> =&gt; (<span class="ident">LegacyPrefixes::_F2</span>, <span class="number">0x0FC2</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Insertps</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3A21</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Palignr</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3A0F</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pinsrb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3A20</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pinsrw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FC4</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pinsrd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3A22</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pextrb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3A14</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pextrw</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FC5</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Pextrd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3A16</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Pshufd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F70</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Shufps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0FC6</span>, <span class="number">2</span>),
                <span class="kw">_</span> =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;Opcode {:?} not implemented&quot;</span>, <span class="ident">op</span>),
            };
            <span class="kw">let</span> <span class="ident">rex</span> <span class="op">=</span> <span class="ident">RexFlags::from</span>(<span class="kw-2">*</span><span class="ident">size</span>);
            <span class="kw">let</span> <span class="ident">regs_swapped</span> <span class="op">=</span> <span class="kw">match</span> <span class="kw-2">*</span><span class="ident">op</span> {
                <span class="comment">// These opcodes (and not the SSE2 version of PEXTRW) flip the operand</span>
                <span class="comment">// encoding: `dst` in ModRM&#39;s r/m, `src` in ModRM&#39;s reg field.</span>
                <span class="ident">SseOpcode::Pextrb</span> <span class="op">|</span> <span class="ident">SseOpcode::Pextrd</span> =&gt; <span class="bool-val">true</span>,
                <span class="comment">// The rest of the opcodes have the customary encoding: `dst` in ModRM&#39;s reg,</span>
                <span class="comment">// `src` in ModRM&#39;s r/m field.</span>
                <span class="kw">_</span> =&gt; <span class="bool-val">false</span>,
            };
            <span class="kw">match</span> <span class="ident">src2</span> {
                <span class="ident">RegMem::Reg</span> { <span class="ident">reg</span> } =&gt; {
                    <span class="kw">if</span> <span class="ident">regs_swapped</span> {
                        <span class="ident">emit_std_reg_reg</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="ident">len</span>, <span class="ident">reg</span>, <span class="ident">dst</span>, <span class="ident">rex</span>);
                    } <span class="kw">else</span> {
                        <span class="ident">emit_std_reg_reg</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="ident">len</span>, <span class="ident">dst</span>, <span class="ident">reg</span>, <span class="ident">rex</span>);
                    }
                }
                <span class="ident">RegMem::Mem</span> { <span class="ident">addr</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">addr</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">addr</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>);
                    <span class="macro">assert!</span>(
                        <span class="op">!</span><span class="ident">regs_swapped</span>,
                        <span class="string">&quot;No existing way to encode a mem argument in the ModRM r/m field.&quot;</span>
                    );
                    <span class="comment">// N.B.: bytes_at_end == 1, because of the `imm` byte below.</span>
                    <span class="ident">emit_std_reg_mem</span>(<span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="ident">len</span>, <span class="ident">dst</span>, <span class="ident">addr</span>, <span class="ident">rex</span>, <span class="number">1</span>);
                }
            }
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="kw-2">*</span><span class="ident">imm</span>);
        }

        <span class="ident">Inst::XmmLoadConst</span> { <span class="ident">src</span>, <span class="ident">dst</span>, <span class="ident">ty</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">load_offset</span> <span class="op">=</span> <span class="ident">Amode::rip_relative</span>(<span class="ident">sink</span>.<span class="ident">get_label_for_constant</span>(<span class="kw-2">*</span><span class="ident">src</span>));
            <span class="kw">let</span> <span class="ident">load</span> <span class="op">=</span> <span class="ident">Inst::load</span>(<span class="kw-2">*</span><span class="ident">ty</span>, <span class="ident">load_offset</span>, <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>), <span class="ident">ExtKind::None</span>);
            <span class="ident">load</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
        }

        <span class="ident">Inst::XmmUninitializedValue</span> { .. } =&gt; {
            <span class="comment">// This instruction format only exists to declare a register as a `def`; no code is</span>
            <span class="comment">// emitted.</span>
        }

        <span class="ident">Inst::XmmMovRM</span> { <span class="ident">op</span>, <span class="ident">src</span>, <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="kw-2">*</span><span class="ident">src</span>);
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">dst</span>.<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

            <span class="kw">let</span> (<span class="ident">prefix</span>, <span class="ident">opcode</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">op</span> {
                <span class="ident">SseOpcode::Movaps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F29</span>),
                <span class="ident">SseOpcode::Movapd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F29</span>),
                <span class="ident">SseOpcode::Movdqu</span> =&gt; (<span class="ident">LegacyPrefixes::_F3</span>, <span class="number">0x0F7F</span>),
                <span class="ident">SseOpcode::Movss</span> =&gt; (<span class="ident">LegacyPrefixes::_F3</span>, <span class="number">0x0F11</span>),
                <span class="ident">SseOpcode::Movsd</span> =&gt; (<span class="ident">LegacyPrefixes::_F2</span>, <span class="number">0x0F11</span>),
                <span class="ident">SseOpcode::Movups</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F11</span>),
                <span class="ident">SseOpcode::Movupd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F11</span>),
                <span class="kw">_</span> =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;Opcode {:?} not implemented&quot;</span>, <span class="ident">op</span>),
            };
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">dst</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>);
            <span class="ident">emit_std_reg_mem</span>(
                <span class="ident">sink</span>,
                <span class="ident">info</span>,
                <span class="ident">prefix</span>,
                <span class="ident">opcode</span>,
                <span class="number">2</span>,
                <span class="ident">src</span>,
                <span class="ident">dst</span>,
                <span class="ident">RexFlags::clear_w</span>(),
                <span class="number">0</span>,
            );
        }

        <span class="ident">Inst::XmmToGpr</span> {
            <span class="ident">op</span>,
            <span class="ident">src</span>,
            <span class="ident">dst</span>,
            <span class="ident">dst_size</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());

            <span class="kw">let</span> (<span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="ident">dst_first</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">op</span> {
                <span class="ident">SseOpcode::Cvttss2si</span> =&gt; (<span class="ident">LegacyPrefixes::_F3</span>, <span class="number">0x0F2C</span>, <span class="bool-val">true</span>),
                <span class="ident">SseOpcode::Cvttsd2si</span> =&gt; (<span class="ident">LegacyPrefixes::_F2</span>, <span class="number">0x0F2C</span>, <span class="bool-val">true</span>),
                <span class="comment">// Movd and movq use the same opcode; the presence of the REX prefix (set below)</span>
                <span class="comment">// actually determines which is used.</span>
                <span class="ident">SseOpcode::Movd</span> <span class="op">|</span> <span class="ident">SseOpcode::Movq</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F7E</span>, <span class="bool-val">false</span>),
                <span class="ident">SseOpcode::Movmskps</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F50</span>, <span class="bool-val">true</span>),
                <span class="ident">SseOpcode::Movmskpd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F50</span>, <span class="bool-val">true</span>),
                <span class="ident">SseOpcode::Pmovmskb</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0FD7</span>, <span class="bool-val">true</span>),
                <span class="kw">_</span> =&gt; <span class="macro">panic!</span>(<span class="string">&quot;unexpected opcode {:?}&quot;</span>, <span class="ident">op</span>),
            };
            <span class="kw">let</span> <span class="ident">rex</span> <span class="op">=</span> <span class="ident">RexFlags::from</span>(<span class="kw-2">*</span><span class="ident">dst_size</span>);
            <span class="kw">let</span> (<span class="ident">src</span>, <span class="ident">dst</span>) <span class="op">=</span> <span class="kw">if</span> <span class="ident">dst_first</span> { (<span class="ident">dst</span>, <span class="ident">src</span>) } <span class="kw">else</span> { (<span class="ident">src</span>, <span class="ident">dst</span>) };

            <span class="ident">emit_std_reg_reg</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="number">2</span>, <span class="ident">src</span>, <span class="ident">dst</span>, <span class="ident">rex</span>);
        }

        <span class="ident">Inst::GprToXmm</span> {
            <span class="ident">op</span>,
            <span class="ident">src</span>: <span class="ident">src_e</span>,
            <span class="ident">dst</span>: <span class="ident">reg_g</span>,
            <span class="ident">src_size</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">reg_g</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">reg_g</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">src_e</span> <span class="op">=</span> <span class="ident">src_e</span>.<span class="ident">clone</span>().<span class="ident">to_reg_mem</span>().<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

            <span class="kw">let</span> (<span class="ident">prefix</span>, <span class="ident">opcode</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">op</span> {
                <span class="comment">// Movd and movq use the same opcode; the presence of the REX prefix (set below)</span>
                <span class="comment">// actually determines which is used.</span>
                <span class="ident">SseOpcode::Movd</span> <span class="op">|</span> <span class="ident">SseOpcode::Movq</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F6E</span>),
                <span class="ident">SseOpcode::Cvtsi2ss</span> =&gt; (<span class="ident">LegacyPrefixes::_F3</span>, <span class="number">0x0F2A</span>),
                <span class="ident">SseOpcode::Cvtsi2sd</span> =&gt; (<span class="ident">LegacyPrefixes::_F2</span>, <span class="number">0x0F2A</span>),
                <span class="kw">_</span> =&gt; <span class="macro">panic!</span>(<span class="string">&quot;unexpected opcode {:?}&quot;</span>, <span class="ident">op</span>),
            };
            <span class="kw">let</span> <span class="ident">rex</span> <span class="op">=</span> <span class="ident">RexFlags::from</span>(<span class="kw-2">*</span><span class="ident">src_size</span>);
            <span class="kw">match</span> <span class="ident">src_e</span> {
                <span class="ident">RegMem::Reg</span> { <span class="ident">reg</span>: <span class="ident">reg_e</span> } =&gt; {
                    <span class="ident">emit_std_reg_reg</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="number">2</span>, <span class="ident">reg_g</span>, <span class="ident">reg_e</span>, <span class="ident">rex</span>);
                }
                <span class="ident">RegMem::Mem</span> { <span class="ident">addr</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">addr</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">addr</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>);
                    <span class="ident">emit_std_reg_mem</span>(<span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="number">2</span>, <span class="ident">reg_g</span>, <span class="ident">addr</span>, <span class="ident">rex</span>, <span class="number">0</span>);
                }
            }
        }

        <span class="ident">Inst::XmmCmpRmR</span> { <span class="ident">op</span>, <span class="ident">src</span>, <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">src</span>.<span class="ident">clone</span>().<span class="ident">to_reg_mem</span>().<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

            <span class="kw">let</span> <span class="ident">rex</span> <span class="op">=</span> <span class="ident">RexFlags::clear_w</span>();
            <span class="kw">let</span> (<span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="ident">len</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">op</span> {
                <span class="ident">SseOpcode::Ptest</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F3817</span>, <span class="number">3</span>),
                <span class="ident">SseOpcode::Ucomisd</span> =&gt; (<span class="ident">LegacyPrefixes::_66</span>, <span class="number">0x0F2E</span>, <span class="number">2</span>),
                <span class="ident">SseOpcode::Ucomiss</span> =&gt; (<span class="ident">LegacyPrefixes::None</span>, <span class="number">0x0F2E</span>, <span class="number">2</span>),
                <span class="kw">_</span> =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;Emit xmm cmp rm r&quot;</span>),
            };

            <span class="kw">match</span> <span class="ident">src</span> {
                <span class="ident">RegMem::Reg</span> { <span class="ident">reg</span> } =&gt; {
                    <span class="ident">emit_std_reg_reg</span>(<span class="ident">sink</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="ident">len</span>, <span class="ident">dst</span>, <span class="ident">reg</span>, <span class="ident">rex</span>);
                }
                <span class="ident">RegMem::Mem</span> { <span class="ident">addr</span> } =&gt; {
                    <span class="kw">let</span> <span class="ident">addr</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">addr</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>);
                    <span class="ident">emit_std_reg_mem</span>(<span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">prefix</span>, <span class="ident">opcode</span>, <span class="ident">len</span>, <span class="ident">dst</span>, <span class="ident">addr</span>, <span class="ident">rex</span>, <span class="number">0</span>);
                }
            }
        }

        <span class="ident">Inst::CvtUint64ToFloatSeq</span> {
            <span class="ident">dst_size</span>,
            <span class="ident">src</span>,
            <span class="ident">dst</span>,
            <span class="ident">tmp_gpr1</span>,
            <span class="ident">tmp_gpr2</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">tmp_gpr1</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">tmp_gpr1</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">tmp_gpr2</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">tmp_gpr2</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());

            <span class="comment">// Note: this sequence is specific to 64-bit mode; a 32-bit mode would require a</span>
            <span class="comment">// different sequence.</span>
            <span class="comment">//</span>
            <span class="comment">// Emit the following sequence:</span>
            <span class="comment">//</span>
            <span class="comment">//  cmp 0, %src</span>
            <span class="comment">//  jl handle_negative</span>
            <span class="comment">//</span>
            <span class="comment">//  ;; handle positive, which can&#39;t overflow</span>
            <span class="comment">//  cvtsi2sd/cvtsi2ss %src, %dst</span>
            <span class="comment">//  j done</span>
            <span class="comment">//</span>
            <span class="comment">//  ;; handle negative: see below for an explanation of what it&#39;s doing.</span>
            <span class="comment">//  handle_negative:</span>
            <span class="comment">//  mov %src, %tmp_gpr1</span>
            <span class="comment">//  shr $1, %tmp_gpr1</span>
            <span class="comment">//  mov %src, %tmp_gpr2</span>
            <span class="comment">//  and $1, %tmp_gpr2</span>
            <span class="comment">//  or %tmp_gpr1, %tmp_gpr2</span>
            <span class="comment">//  cvtsi2sd/cvtsi2ss %tmp_gpr2, %dst</span>
            <span class="comment">//  addsd/addss %dst, %dst</span>
            <span class="comment">//</span>
            <span class="comment">//  done:</span>

            <span class="macro">assert_ne!</span>(<span class="ident">src</span>, <span class="ident">tmp_gpr1</span>);
            <span class="macro">assert_ne!</span>(<span class="ident">src</span>, <span class="ident">tmp_gpr2</span>);
            <span class="macro">assert_ne!</span>(<span class="ident">tmp_gpr1</span>, <span class="ident">tmp_gpr2</span>);

            <span class="kw">let</span> <span class="ident">handle_negative</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();
            <span class="kw">let</span> <span class="ident">done</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();

            <span class="comment">// If x seen as a signed int64 is not negative, a signed-conversion will do the right</span>
            <span class="comment">// thing.</span>
            <span class="comment">// TODO use tst src, src here.</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::cmp_rmi_r</span>(<span class="ident">OperandSize::Size64</span>, <span class="ident">RegMemImm::imm</span>(<span class="number">0</span>), <span class="ident">src</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">CC::L</span>, <span class="ident">handle_negative</span>);

            <span class="comment">// Handle a positive int64, which is the &quot;easy&quot; case: a signed conversion will do the</span>
            <span class="comment">// right thing.</span>
            <span class="ident">emit_signed_cvt</span>(
                <span class="ident">sink</span>,
                <span class="ident">info</span>,
                <span class="ident">state</span>,
                <span class="ident">src</span>,
                <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>),
                <span class="kw-2">*</span><span class="ident">dst_size</span> <span class="op">==</span> <span class="ident">OperandSize::Size64</span>,
            );

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::jmp_known</span>(<span class="ident">done</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">handle_negative</span>);

            <span class="comment">// Divide x by two to get it in range for the signed conversion, keep the LSB, and</span>
            <span class="comment">// scale it back up on the FP side.</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::gen_move</span>(<span class="ident">Writable::from_reg</span>(<span class="ident">tmp_gpr1</span>), <span class="ident">src</span>, <span class="ident">types::I64</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="comment">// tmp_gpr1 := src &gt;&gt; 1</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::shift_r</span>(
                <span class="ident">OperandSize::Size64</span>,
                <span class="ident">ShiftKind::ShiftRightLogical</span>,
                <span class="ident">Imm8Gpr::new</span>(<span class="ident">Imm8Reg::Imm8</span> { <span class="ident">imm</span>: <span class="number">1</span> }).<span class="ident">unwrap</span>(),
                <span class="ident">Writable::from_reg</span>(<span class="ident">tmp_gpr1</span>),
            );
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::gen_move</span>(<span class="ident">Writable::from_reg</span>(<span class="ident">tmp_gpr2</span>), <span class="ident">src</span>, <span class="ident">types::I64</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::alu_rmi_r</span>(
                <span class="ident">OperandSize::Size64</span>,
                <span class="ident">AluRmiROpcode::And</span>,
                <span class="ident">RegMemImm::imm</span>(<span class="number">1</span>),
                <span class="ident">Writable::from_reg</span>(<span class="ident">tmp_gpr2</span>),
            );
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::alu_rmi_r</span>(
                <span class="ident">OperandSize::Size64</span>,
                <span class="ident">AluRmiROpcode::Or</span>,
                <span class="ident">RegMemImm::reg</span>(<span class="ident">tmp_gpr1</span>),
                <span class="ident">Writable::from_reg</span>(<span class="ident">tmp_gpr2</span>),
            );
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="ident">emit_signed_cvt</span>(
                <span class="ident">sink</span>,
                <span class="ident">info</span>,
                <span class="ident">state</span>,
                <span class="ident">tmp_gpr2</span>,
                <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>),
                <span class="kw-2">*</span><span class="ident">dst_size</span> <span class="op">==</span> <span class="ident">OperandSize::Size64</span>,
            );

            <span class="kw">let</span> <span class="ident">add_op</span> <span class="op">=</span> <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">dst_size</span> <span class="op">==</span> <span class="ident">OperandSize::Size64</span> {
                <span class="ident">SseOpcode::Addsd</span>
            } <span class="kw">else</span> {
                <span class="ident">SseOpcode::Addss</span>
            };
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::xmm_rm_r</span>(<span class="ident">add_op</span>, <span class="ident">RegMem::reg</span>(<span class="ident">dst</span>), <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>));
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">done</span>);
        }

        <span class="ident">Inst::CvtFloatToSintSeq</span> {
            <span class="ident">src_size</span>,
            <span class="ident">dst_size</span>,
            <span class="ident">is_saturating</span>,
            <span class="ident">src</span>,
            <span class="ident">dst</span>,
            <span class="ident">tmp_gpr</span>,
            <span class="ident">tmp_xmm</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">tmp_gpr</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">tmp_gpr</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">tmp_xmm</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">tmp_xmm</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());

            <span class="comment">// Emits the following common sequence:</span>
            <span class="comment">//</span>
            <span class="comment">// cvttss2si/cvttsd2si %src, %dst</span>
            <span class="comment">// cmp %dst, 1</span>
            <span class="comment">// jno done</span>
            <span class="comment">//</span>
            <span class="comment">// Then, for saturating conversions:</span>
            <span class="comment">//</span>
            <span class="comment">// ;; check for NaN</span>
            <span class="comment">// cmpss/cmpsd %src, %src</span>
            <span class="comment">// jnp not_nan</span>
            <span class="comment">// xor %dst, %dst</span>
            <span class="comment">//</span>
            <span class="comment">// ;; positive inputs get saturated to INT_MAX; negative ones to INT_MIN, which is</span>
            <span class="comment">// ;; already in %dst.</span>
            <span class="comment">// xorpd %tmp_xmm, %tmp_xmm</span>
            <span class="comment">// cmpss/cmpsd %src, %tmp_xmm</span>
            <span class="comment">// jnb done</span>
            <span class="comment">// mov/movaps $INT_MAX, %dst</span>
            <span class="comment">//</span>
            <span class="comment">// done:</span>
            <span class="comment">//</span>
            <span class="comment">// Then, for non-saturating conversions:</span>
            <span class="comment">//</span>
            <span class="comment">// ;; check for NaN</span>
            <span class="comment">// cmpss/cmpsd %src, %src</span>
            <span class="comment">// jnp not_nan</span>
            <span class="comment">// ud2 trap BadConversionToInteger</span>
            <span class="comment">//</span>
            <span class="comment">// ;; check if INT_MIN was the correct result, against a magic constant:</span>
            <span class="comment">// not_nan:</span>
            <span class="comment">// movaps/mov $magic, %tmp_gpr</span>
            <span class="comment">// movq/movd %tmp_gpr, %tmp_xmm</span>
            <span class="comment">// cmpss/cmpsd %tmp_xmm, %src</span>
            <span class="comment">// jnb/jnbe $check_positive</span>
            <span class="comment">// ud2 trap IntegerOverflow</span>
            <span class="comment">//</span>
            <span class="comment">// ;; if positive, it was a real overflow</span>
            <span class="comment">// check_positive:</span>
            <span class="comment">// xorpd %tmp_xmm, %tmp_xmm</span>
            <span class="comment">// cmpss/cmpsd %src, %tmp_xmm</span>
            <span class="comment">// jnb done</span>
            <span class="comment">// ud2 trap IntegerOverflow</span>
            <span class="comment">//</span>
            <span class="comment">// done:</span>

            <span class="kw">let</span> (<span class="ident">cast_op</span>, <span class="ident">cmp_op</span>, <span class="ident">trunc_op</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">src_size</span> {
                <span class="ident">OperandSize::Size64</span> =&gt; (<span class="ident">SseOpcode::Movq</span>, <span class="ident">SseOpcode::Ucomisd</span>, <span class="ident">SseOpcode::Cvttsd2si</span>),
                <span class="ident">OperandSize::Size32</span> =&gt; (<span class="ident">SseOpcode::Movd</span>, <span class="ident">SseOpcode::Ucomiss</span>, <span class="ident">SseOpcode::Cvttss2si</span>),
                <span class="kw">_</span> =&gt; <span class="macro">unreachable!</span>(),
            };

            <span class="kw">let</span> <span class="ident">done</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();
            <span class="kw">let</span> <span class="ident">not_nan</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();

            <span class="comment">// The truncation.</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::xmm_to_gpr</span>(<span class="ident">trunc_op</span>, <span class="ident">src</span>, <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>), <span class="kw-2">*</span><span class="ident">dst_size</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="comment">// Compare against 1, in case of overflow the dst operand was INT_MIN.</span>
            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::cmp_rmi_r</span>(<span class="kw-2">*</span><span class="ident">dst_size</span>, <span class="ident">RegMemImm::imm</span>(<span class="number">1</span>), <span class="ident">dst</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">CC::NO</span>, <span class="ident">done</span>); <span class="comment">// no overflow =&gt; done</span>

            <span class="comment">// Check for NaN.</span>

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::xmm_cmp_rm_r</span>(<span class="ident">cmp_op</span>, <span class="ident">RegMem::reg</span>(<span class="ident">src</span>), <span class="ident">src</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">CC::NP</span>, <span class="ident">not_nan</span>); <span class="comment">// go to not_nan if not a NaN</span>

            <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">is_saturating</span> {
                <span class="comment">// For NaN, emit 0.</span>
                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::alu_rmi_r</span>(
                    <span class="kw-2">*</span><span class="ident">dst_size</span>,
                    <span class="ident">AluRmiROpcode::Xor</span>,
                    <span class="ident">RegMemImm::reg</span>(<span class="ident">dst</span>),
                    <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>),
                );
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::jmp_known</span>(<span class="ident">done</span>);
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">not_nan</span>);

                <span class="comment">// If the input was positive, saturate to INT_MAX.</span>

                <span class="comment">// Zero out tmp_xmm.</span>
                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::xmm_rm_r</span>(
                    <span class="ident">SseOpcode::Xorpd</span>,
                    <span class="ident">RegMem::reg</span>(<span class="ident">tmp_xmm</span>),
                    <span class="ident">Writable::from_reg</span>(<span class="ident">tmp_xmm</span>),
                );
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::xmm_cmp_rm_r</span>(<span class="ident">cmp_op</span>, <span class="ident">RegMem::reg</span>(<span class="ident">src</span>), <span class="ident">tmp_xmm</span>);
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                <span class="comment">// Jump if &gt;= to done.</span>
                <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">CC::NB</span>, <span class="ident">done</span>);

                <span class="comment">// Otherwise, put INT_MAX.</span>
                <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">dst_size</span> <span class="op">==</span> <span class="ident">OperandSize::Size64</span> {
                    <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::imm</span>(
                        <span class="ident">OperandSize::Size64</span>,
                        <span class="number">0x7fffffffffffffff</span>,
                        <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>),
                    );
                    <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
                } <span class="kw">else</span> {
                    <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::imm</span>(<span class="ident">OperandSize::Size32</span>, <span class="number">0x7fffffff</span>, <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>));
                    <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
                }
            } <span class="kw">else</span> {
                <span class="kw">let</span> <span class="ident">check_positive</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();

                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::trap</span>(<span class="ident">TrapCode::BadConversionToInteger</span>);
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                <span class="comment">// Check if INT_MIN was the correct result: determine the smallest floating point</span>
                <span class="comment">// number that would convert to INT_MIN, put it in a temporary register, and compare</span>
                <span class="comment">// against the src register.</span>
                <span class="comment">// If the src register is less (or in some cases, less-or-equal) than the threshold,</span>
                <span class="comment">// trap!</span>

                <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">not_nan</span>);

                <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">no_overflow_cc</span> <span class="op">=</span> <span class="ident">CC::NB</span>; <span class="comment">// &gt;=</span>
                <span class="kw">let</span> <span class="ident">output_bits</span> <span class="op">=</span> <span class="ident">dst_size</span>.<span class="ident">to_bits</span>();
                <span class="kw">match</span> <span class="kw-2">*</span><span class="ident">src_size</span> {
                    <span class="ident">OperandSize::Size32</span> =&gt; {
                        <span class="kw">let</span> <span class="ident">cst</span> <span class="op">=</span> <span class="ident">Ieee32::pow2</span>(<span class="ident">output_bits</span> <span class="op">-</span> <span class="number">1</span>).<span class="ident">neg</span>().<span class="ident">bits</span>();
                        <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span>
                            <span class="ident">Inst::imm</span>(<span class="ident">OperandSize::Size32</span>, <span class="ident">cst</span> <span class="kw">as</span> <span class="ident">u64</span>, <span class="ident">Writable::from_reg</span>(<span class="ident">tmp_gpr</span>));
                        <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
                    }
                    <span class="ident">OperandSize::Size64</span> =&gt; {
                        <span class="comment">// An f64 can represent `i32::min_value() - 1` exactly with precision to spare,</span>
                        <span class="comment">// so there are values less than -2^(N-1) that convert correctly to INT_MIN.</span>
                        <span class="kw">let</span> <span class="ident">cst</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">output_bits</span> <span class="op">&lt;</span> <span class="number">64</span> {
                            <span class="ident">no_overflow_cc</span> <span class="op">=</span> <span class="ident">CC::NBE</span>; <span class="comment">// &gt;</span>
                            <span class="ident">Ieee64::fcvt_to_sint_negative_overflow</span>(<span class="ident">output_bits</span>)
                        } <span class="kw">else</span> {
                            <span class="ident">Ieee64::pow2</span>(<span class="ident">output_bits</span> <span class="op">-</span> <span class="number">1</span>).<span class="ident">neg</span>()
                        };
                        <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span>
                            <span class="ident">Inst::imm</span>(<span class="ident">OperandSize::Size64</span>, <span class="ident">cst</span>.<span class="ident">bits</span>(), <span class="ident">Writable::from_reg</span>(<span class="ident">tmp_gpr</span>));
                        <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
                    }
                    <span class="kw">_</span> =&gt; <span class="macro">unreachable!</span>(),
                }

                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::gpr_to_xmm</span>(
                    <span class="ident">cast_op</span>,
                    <span class="ident">RegMem::reg</span>(<span class="ident">tmp_gpr</span>),
                    <span class="kw-2">*</span><span class="ident">src_size</span>,
                    <span class="ident">Writable::from_reg</span>(<span class="ident">tmp_xmm</span>),
                );
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::xmm_cmp_rm_r</span>(<span class="ident">cmp_op</span>, <span class="ident">RegMem::reg</span>(<span class="ident">tmp_xmm</span>), <span class="ident">src</span>);
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                <span class="comment">// jump over trap if src &gt;= or &gt; threshold</span>
                <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">no_overflow_cc</span>, <span class="ident">check_positive</span>);

                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::trap</span>(<span class="ident">TrapCode::IntegerOverflow</span>);
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                <span class="comment">// If positive, it was a real overflow.</span>

                <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">check_positive</span>);

                <span class="comment">// Zero out the tmp_xmm register.</span>
                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::xmm_rm_r</span>(
                    <span class="ident">SseOpcode::Xorpd</span>,
                    <span class="ident">RegMem::reg</span>(<span class="ident">tmp_xmm</span>),
                    <span class="ident">Writable::from_reg</span>(<span class="ident">tmp_xmm</span>),
                );
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::xmm_cmp_rm_r</span>(<span class="ident">cmp_op</span>, <span class="ident">RegMem::reg</span>(<span class="ident">src</span>), <span class="ident">tmp_xmm</span>);
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">CC::NB</span>, <span class="ident">done</span>); <span class="comment">// jump over trap if 0 &gt;= src</span>

                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::trap</span>(<span class="ident">TrapCode::IntegerOverflow</span>);
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
            }

            <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">done</span>);
        }

        <span class="ident">Inst::CvtFloatToUintSeq</span> {
            <span class="ident">src_size</span>,
            <span class="ident">dst_size</span>,
            <span class="ident">is_saturating</span>,
            <span class="ident">src</span>,
            <span class="ident">dst</span>,
            <span class="ident">tmp_gpr</span>,
            <span class="ident">tmp_xmm</span>,
            <span class="ident">tmp_xmm2</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">src</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">tmp_gpr</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">tmp_gpr</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">tmp_xmm</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">tmp_xmm</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">tmp_xmm2</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">tmp_xmm2</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());

            <span class="comment">// The only difference in behavior between saturating and non-saturating is how we</span>
            <span class="comment">// handle errors. Emits the following sequence:</span>
            <span class="comment">//</span>
            <span class="comment">// movaps/mov 2**(int_width - 1), %tmp_gpr</span>
            <span class="comment">// movq/movd %tmp_gpr, %tmp_xmm</span>
            <span class="comment">// cmpss/cmpsd %tmp_xmm, %src</span>
            <span class="comment">// jnb is_large</span>
            <span class="comment">//</span>
            <span class="comment">// ;; check for NaN inputs</span>
            <span class="comment">// jnp not_nan</span>
            <span class="comment">// -- non-saturating: ud2 trap BadConversionToInteger</span>
            <span class="comment">// -- saturating: xor %dst, %dst; j done</span>
            <span class="comment">//</span>
            <span class="comment">// not_nan:</span>
            <span class="comment">// cvttss2si/cvttsd2si %src, %dst</span>
            <span class="comment">// cmp 0, %dst</span>
            <span class="comment">// jnl done</span>
            <span class="comment">// -- non-saturating: ud2 trap IntegerOverflow</span>
            <span class="comment">// -- saturating: xor %dst, %dst; j done</span>
            <span class="comment">//</span>
            <span class="comment">// is_large:</span>
            <span class="comment">// mov %src, %tmp_xmm2</span>
            <span class="comment">// subss/subsd %tmp_xmm, %tmp_xmm2</span>
            <span class="comment">// cvttss2si/cvttss2sd %tmp_x, %dst</span>
            <span class="comment">// cmp 0, %dst</span>
            <span class="comment">// jnl next_is_large</span>
            <span class="comment">// -- non-saturating: ud2 trap IntegerOverflow</span>
            <span class="comment">// -- saturating: movaps $UINT_MAX, %dst; j done</span>
            <span class="comment">//</span>
            <span class="comment">// next_is_large:</span>
            <span class="comment">// add 2**(int_width -1), %dst ;; 2 instructions for 64-bits integers</span>
            <span class="comment">//</span>
            <span class="comment">// done:</span>

            <span class="macro">assert_ne!</span>(<span class="ident">tmp_xmm</span>, <span class="ident">src</span>, <span class="string">&quot;tmp_xmm clobbers src!&quot;</span>);

            <span class="kw">let</span> (<span class="ident">sub_op</span>, <span class="ident">cast_op</span>, <span class="ident">cmp_op</span>, <span class="ident">trunc_op</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">src_size</span> {
                <span class="ident">OperandSize::Size32</span> =&gt; (
                    <span class="ident">SseOpcode::Subss</span>,
                    <span class="ident">SseOpcode::Movd</span>,
                    <span class="ident">SseOpcode::Ucomiss</span>,
                    <span class="ident">SseOpcode::Cvttss2si</span>,
                ),
                <span class="ident">OperandSize::Size64</span> =&gt; (
                    <span class="ident">SseOpcode::Subsd</span>,
                    <span class="ident">SseOpcode::Movq</span>,
                    <span class="ident">SseOpcode::Ucomisd</span>,
                    <span class="ident">SseOpcode::Cvttsd2si</span>,
                ),
                <span class="kw">_</span> =&gt; <span class="macro">unreachable!</span>(),
            };

            <span class="kw">let</span> <span class="ident">done</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();

            <span class="kw">let</span> <span class="ident">cst</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">src_size</span> {
                <span class="ident">OperandSize::Size32</span> =&gt; <span class="ident">Ieee32::pow2</span>(<span class="ident">dst_size</span>.<span class="ident">to_bits</span>() <span class="op">-</span> <span class="number">1</span>).<span class="ident">bits</span>() <span class="kw">as</span> <span class="ident">u64</span>,
                <span class="ident">OperandSize::Size64</span> =&gt; <span class="ident">Ieee64::pow2</span>(<span class="ident">dst_size</span>.<span class="ident">to_bits</span>() <span class="op">-</span> <span class="number">1</span>).<span class="ident">bits</span>(),
                <span class="kw">_</span> =&gt; <span class="macro">unreachable!</span>(),
            };

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::imm</span>(<span class="kw-2">*</span><span class="ident">src_size</span>, <span class="ident">cst</span>, <span class="ident">Writable::from_reg</span>(<span class="ident">tmp_gpr</span>));
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::gpr_to_xmm</span>(
                <span class="ident">cast_op</span>,
                <span class="ident">RegMem::reg</span>(<span class="ident">tmp_gpr</span>),
                <span class="kw-2">*</span><span class="ident">src_size</span>,
                <span class="ident">Writable::from_reg</span>(<span class="ident">tmp_xmm</span>),
            );
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::xmm_cmp_rm_r</span>(<span class="ident">cmp_op</span>, <span class="ident">RegMem::reg</span>(<span class="ident">tmp_xmm</span>), <span class="ident">src</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="kw">let</span> <span class="ident">handle_large</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();
            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">CC::NB</span>, <span class="ident">handle_large</span>); <span class="comment">// jump to handle_large if src &gt;= large_threshold</span>

            <span class="kw">let</span> <span class="ident">not_nan</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();
            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">CC::NP</span>, <span class="ident">not_nan</span>); <span class="comment">// jump over trap if not NaN</span>

            <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">is_saturating</span> {
                <span class="comment">// Emit 0.</span>
                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::alu_rmi_r</span>(
                    <span class="kw-2">*</span><span class="ident">dst_size</span>,
                    <span class="ident">AluRmiROpcode::Xor</span>,
                    <span class="ident">RegMemImm::reg</span>(<span class="ident">dst</span>),
                    <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>),
                );
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::jmp_known</span>(<span class="ident">done</span>);
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
            } <span class="kw">else</span> {
                <span class="comment">// Trap.</span>
                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::trap</span>(<span class="ident">TrapCode::BadConversionToInteger</span>);
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
            }

            <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">not_nan</span>);

            <span class="comment">// Actual truncation for small inputs: if the result is not positive, then we had an</span>
            <span class="comment">// overflow.</span>

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::xmm_to_gpr</span>(<span class="ident">trunc_op</span>, <span class="ident">src</span>, <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>), <span class="kw-2">*</span><span class="ident">dst_size</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::cmp_rmi_r</span>(<span class="kw-2">*</span><span class="ident">dst_size</span>, <span class="ident">RegMemImm::imm</span>(<span class="number">0</span>), <span class="ident">dst</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">CC::NL</span>, <span class="ident">done</span>); <span class="comment">// if dst &gt;= 0, jump to done</span>

            <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">is_saturating</span> {
                <span class="comment">// The input was &quot;small&quot; (&lt; 2**(width -1)), so the only way to get an integer</span>
                <span class="comment">// overflow is because the input was too small: saturate to the min value, i.e. 0.</span>
                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::alu_rmi_r</span>(
                    <span class="kw-2">*</span><span class="ident">dst_size</span>,
                    <span class="ident">AluRmiROpcode::Xor</span>,
                    <span class="ident">RegMemImm::reg</span>(<span class="ident">dst</span>),
                    <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>),
                );
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::jmp_known</span>(<span class="ident">done</span>);
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
            } <span class="kw">else</span> {
                <span class="comment">// Trap.</span>
                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::trap</span>(<span class="ident">TrapCode::IntegerOverflow</span>);
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
            }

            <span class="comment">// Now handle large inputs.</span>

            <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">handle_large</span>);

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::gen_move</span>(<span class="ident">Writable::from_reg</span>(<span class="ident">tmp_xmm2</span>), <span class="ident">src</span>, <span class="ident">types::F64</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::xmm_rm_r</span>(<span class="ident">sub_op</span>, <span class="ident">RegMem::reg</span>(<span class="ident">tmp_xmm</span>), <span class="ident">Writable::from_reg</span>(<span class="ident">tmp_xmm2</span>));
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::xmm_to_gpr</span>(<span class="ident">trunc_op</span>, <span class="ident">tmp_xmm2</span>, <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>), <span class="kw-2">*</span><span class="ident">dst_size</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::cmp_rmi_r</span>(<span class="kw-2">*</span><span class="ident">dst_size</span>, <span class="ident">RegMemImm::imm</span>(<span class="number">0</span>), <span class="ident">dst</span>);
            <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="kw">let</span> <span class="ident">next_is_large</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();
            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">CC::NL</span>, <span class="ident">next_is_large</span>); <span class="comment">// if dst &gt;= 0, jump to next_is_large</span>

            <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">is_saturating</span> {
                <span class="comment">// The input was &quot;large&quot; (&gt;= 2**(width -1)), so the only way to get an integer</span>
                <span class="comment">// overflow is because the input was too large: saturate to the max value.</span>
                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::imm</span>(
                    <span class="ident">OperandSize::Size64</span>,
                    <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">dst_size</span> <span class="op">==</span> <span class="ident">OperandSize::Size64</span> {
                        <span class="ident">u64::max_value</span>()
                    } <span class="kw">else</span> {
                        <span class="ident">u32::max_value</span>() <span class="kw">as</span> <span class="ident">u64</span>
                    },
                    <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>),
                );
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::jmp_known</span>(<span class="ident">done</span>);
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
            } <span class="kw">else</span> {
                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::trap</span>(<span class="ident">TrapCode::IntegerOverflow</span>);
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
            }

            <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">next_is_large</span>);

            <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">dst_size</span> <span class="op">==</span> <span class="ident">OperandSize::Size64</span> {
                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::imm</span>(<span class="ident">OperandSize::Size64</span>, <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">63</span>, <span class="ident">Writable::from_reg</span>(<span class="ident">tmp_gpr</span>));
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::alu_rmi_r</span>(
                    <span class="ident">OperandSize::Size64</span>,
                    <span class="ident">AluRmiROpcode::Add</span>,
                    <span class="ident">RegMemImm::reg</span>(<span class="ident">tmp_gpr</span>),
                    <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>),
                );
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
            } <span class="kw">else</span> {
                <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">Inst::alu_rmi_r</span>(
                    <span class="ident">OperandSize::Size32</span>,
                    <span class="ident">AluRmiROpcode::Add</span>,
                    <span class="ident">RegMemImm::imm</span>(<span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">31</span>),
                    <span class="ident">Writable::from_reg</span>(<span class="ident">dst</span>),
                );
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
            }

            <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">done</span>);
        }

        <span class="ident">Inst::LoadExtName</span> { <span class="ident">dst</span>, <span class="ident">name</span>, <span class="ident">offset</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>());

            <span class="kw">if</span> <span class="ident">info</span>.<span class="ident">flags</span>.<span class="ident">is_pic</span>() {
                <span class="comment">// Generates: movq symbol@GOTPCREL(%rip), %dst</span>
                <span class="kw">let</span> <span class="ident">enc_dst</span> <span class="op">=</span> <span class="ident">int_reg_enc</span>(<span class="ident">dst</span>);
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x48</span> <span class="op">|</span> ((<span class="ident">enc_dst</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>);
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x8B</span>);
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x05</span> <span class="op">|</span> ((<span class="ident">enc_dst</span> <span class="op">&amp;</span> <span class="number">7</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>));
                <span class="ident">emit_reloc</span>(<span class="ident">sink</span>, <span class="ident">Reloc::X86GOTPCRel4</span>, <span class="ident">name</span>, <span class="op">-</span><span class="number">4</span>);
                <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="number">0</span>);
                <span class="comment">// Offset in the relocation above applies to the address of the *GOT entry*, not</span>
                <span class="comment">// the loaded address; so we emit a separate add or sub instruction if needed.</span>
                <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">offset</span> <span class="op">&lt;</span> <span class="number">0</span> {
                    <span class="macro">assert!</span>(<span class="kw-2">*</span><span class="ident">offset</span> <span class="op">&gt;</span><span class="op">=</span> <span class="op">-</span><span class="ident">i32::MAX</span> <span class="kw">as</span> <span class="ident">i64</span>);
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x48</span> <span class="op">|</span> ((<span class="ident">enc_dst</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>));
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x81</span>);
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xe8</span> <span class="op">|</span> (<span class="ident">enc_dst</span> <span class="op">&amp;</span> <span class="number">7</span>));
                    <span class="ident">sink</span>.<span class="ident">put4</span>((<span class="op">-</span><span class="kw-2">*</span><span class="ident">offset</span>) <span class="kw">as</span> <span class="ident">u32</span>);
                } <span class="kw">else</span> <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">offset</span> <span class="op">&gt;</span> <span class="number">0</span> {
                    <span class="macro">assert!</span>(<span class="kw-2">*</span><span class="ident">offset</span> <span class="op">&lt;</span><span class="op">=</span> <span class="ident">i32::MAX</span> <span class="kw">as</span> <span class="ident">i64</span>);
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x48</span> <span class="op">|</span> ((<span class="ident">enc_dst</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>));
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x81</span>);
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xc0</span> <span class="op">|</span> (<span class="ident">enc_dst</span> <span class="op">&amp;</span> <span class="number">7</span>));
                    <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="kw-2">*</span><span class="ident">offset</span> <span class="kw">as</span> <span class="ident">u32</span>);
                }
            } <span class="kw">else</span> {
                <span class="comment">// The full address can be encoded in the register, with a relocation.</span>
                <span class="comment">// Generates: movabsq $name, %dst</span>
                <span class="kw">let</span> <span class="ident">enc_dst</span> <span class="op">=</span> <span class="ident">int_reg_enc</span>(<span class="ident">dst</span>);
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x48</span> <span class="op">|</span> ((<span class="ident">enc_dst</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>));
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xB8</span> <span class="op">|</span> (<span class="ident">enc_dst</span> <span class="op">&amp;</span> <span class="number">7</span>));
                <span class="ident">emit_reloc</span>(<span class="ident">sink</span>, <span class="ident">Reloc::Abs8</span>, <span class="ident">name</span>, <span class="kw-2">*</span><span class="ident">offset</span>);
                <span class="ident">sink</span>.<span class="ident">put8</span>(<span class="number">0</span>);
            }
        }

        <span class="ident">Inst::LockCmpxchg</span> {
            <span class="ident">ty</span>,
            <span class="ident">replacement</span>,
            <span class="ident">expected</span>,
            <span class="ident">mem</span>,
            <span class="ident">dst_old</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">replacement</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="kw-2">*</span><span class="ident">replacement</span>);
            <span class="kw">let</span> <span class="ident">expected</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="kw-2">*</span><span class="ident">expected</span>);
            <span class="kw">let</span> <span class="ident">dst_old</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst_old</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">mem</span> <span class="op">=</span> <span class="ident">mem</span>.<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

            <span class="macro">debug_assert_eq!</span>(<span class="ident">expected</span>, <span class="ident">regs::rax</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">dst_old</span>, <span class="ident">regs::rax</span>());

            <span class="comment">// lock cmpxchg{b,w,l,q} %replacement, (mem)</span>
            <span class="comment">// Note that 0xF0 is the Lock prefix.</span>
            <span class="kw">let</span> (<span class="ident">prefix</span>, <span class="ident">opcodes</span>) <span class="op">=</span> <span class="kw">match</span> <span class="kw-2">*</span><span class="ident">ty</span> {
                <span class="ident">types::I8</span> =&gt; (<span class="ident">LegacyPrefixes::_F0</span>, <span class="number">0x0FB0</span>),
                <span class="ident">types::I16</span> =&gt; (<span class="ident">LegacyPrefixes::_66F0</span>, <span class="number">0x0FB1</span>),
                <span class="ident">types::I32</span> =&gt; (<span class="ident">LegacyPrefixes::_F0</span>, <span class="number">0x0FB1</span>),
                <span class="ident">types::I64</span> =&gt; (<span class="ident">LegacyPrefixes::_F0</span>, <span class="number">0x0FB1</span>),
                <span class="kw">_</span> =&gt; <span class="macro">unreachable!</span>(),
            };
            <span class="kw">let</span> <span class="ident">rex</span> <span class="op">=</span> <span class="ident">RexFlags::from</span>((<span class="ident">OperandSize::from_ty</span>(<span class="kw-2">*</span><span class="ident">ty</span>), <span class="ident">replacement</span>));
            <span class="kw">let</span> <span class="ident">amode</span> <span class="op">=</span> <span class="ident">mem</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>);
            <span class="ident">emit_std_reg_mem</span>(<span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">prefix</span>, <span class="ident">opcodes</span>, <span class="number">2</span>, <span class="ident">replacement</span>, <span class="kw-2">&amp;</span><span class="ident">amode</span>, <span class="ident">rex</span>, <span class="number">0</span>);
        }

        <span class="ident">Inst::AtomicRmwSeq</span> {
            <span class="ident">ty</span>,
            <span class="ident">op</span>,
            <span class="ident">mem</span>,
            <span class="ident">operand</span>,
            <span class="ident">temp</span>,
            <span class="ident">dst_old</span>,
        } =&gt; {
            <span class="kw">let</span> <span class="ident">operand</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="kw-2">*</span><span class="ident">operand</span>);
            <span class="kw">let</span> <span class="ident">temp</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next_writable</span>(<span class="kw-2">*</span><span class="ident">temp</span>);
            <span class="kw">let</span> <span class="ident">dst_old</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next_writable</span>(<span class="kw-2">*</span><span class="ident">dst_old</span>);
            <span class="macro">debug_assert_eq!</span>(<span class="ident">dst_old</span>.<span class="ident">to_reg</span>(), <span class="ident">regs::rax</span>());
            <span class="kw">let</span> <span class="ident">mem</span> <span class="op">=</span> <span class="ident">mem</span>.<span class="ident">finalize</span>(<span class="ident">state</span>, <span class="ident">sink</span>).<span class="ident">with_allocs</span>(<span class="ident">allocs</span>);

            <span class="comment">// Emit this:</span>
            <span class="comment">//    mov{zbq,zwq,zlq,q}     (%r_address), %rax    // rax = old value</span>
            <span class="comment">//  again:</span>
            <span class="comment">//    movq                   %rax, %r_temp         // rax = old value, r_temp = old value</span>
            <span class="comment">//    `op`q                  %r_operand, %r_temp   // rax = old value, r_temp = new value</span>
            <span class="comment">//    lock cmpxchg{b,w,l,q}  %r_temp, (%r_address) // try to store new value</span>
            <span class="comment">//    jnz again // If this is taken, rax will have a &quot;revised&quot; old value</span>
            <span class="comment">//</span>
            <span class="comment">// Operand conventions: IN:  %r_address, %r_operand OUT: %rax (old</span>
            <span class="comment">//    value), %r_temp (trashed), %rflags (trashed)</span>
            <span class="comment">//</span>
            <span class="comment">// In the case where the operation is &#39;xchg&#39;, the &quot;`op`q&quot;</span>
            <span class="comment">// instruction is instead: movq                    %r_operand,</span>
            <span class="comment">//   %r_temp so that we simply write in the destination, the &quot;2nd</span>
            <span class="comment">// arg for `op`&quot;.</span>
            <span class="comment">//</span>
            <span class="comment">// TODO: this sequence can be significantly improved (e.g., to `lock</span>
            <span class="comment">// &lt;op&gt;`) when it is known that `dst_old` is not used later, see</span>
            <span class="comment">// https://github.com/bytecodealliance/wasmtime/issues/2153.</span>
            <span class="kw">let</span> <span class="ident">again_label</span> <span class="op">=</span> <span class="ident">sink</span>.<span class="ident">get_label</span>();

            <span class="comment">// mov{zbq,zwq,zlq,q} (%r_address), %rax</span>
            <span class="comment">// No need to call `add_trap` here, since the `i1` emit will do that.</span>
            <span class="kw">let</span> <span class="ident">i1</span> <span class="op">=</span> <span class="ident">Inst::load</span>(<span class="kw-2">*</span><span class="ident">ty</span>, <span class="ident">mem</span>.<span class="ident">clone</span>(), <span class="ident">dst_old</span>, <span class="ident">ExtKind::ZeroExtend</span>);
            <span class="ident">i1</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="comment">// again:</span>
            <span class="ident">sink</span>.<span class="ident">bind_label</span>(<span class="ident">again_label</span>);

            <span class="comment">// movq %rax, %r_temp</span>
            <span class="kw">let</span> <span class="ident">i2</span> <span class="op">=</span> <span class="ident">Inst::mov_r_r</span>(<span class="ident">OperandSize::Size64</span>, <span class="ident">dst_old</span>.<span class="ident">to_reg</span>(), <span class="ident">temp</span>);
            <span class="ident">i2</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="kw">let</span> <span class="ident">operand_rmi</span> <span class="op">=</span> <span class="ident">RegMemImm::reg</span>(<span class="ident">operand</span>);
            <span class="kw">use</span> <span class="ident">inst_common::MachAtomicRmwOp</span> <span class="kw">as</span> <span class="ident">RmwOp</span>;
            <span class="kw">match</span> <span class="ident">op</span> {
                <span class="ident">RmwOp::Xchg</span> =&gt; {
                    <span class="comment">// movq %r_operand, %r_temp</span>
                    <span class="kw">let</span> <span class="ident">i3</span> <span class="op">=</span> <span class="ident">Inst::mov_r_r</span>(<span class="ident">OperandSize::Size64</span>, <span class="ident">operand</span>, <span class="ident">temp</span>);
                    <span class="ident">i3</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
                }
                <span class="ident">RmwOp::Nand</span> =&gt; {
                    <span class="comment">// andq %r_operand, %r_temp</span>
                    <span class="kw">let</span> <span class="ident">i3</span> <span class="op">=</span>
                        <span class="ident">Inst::alu_rmi_r</span>(<span class="ident">OperandSize::Size64</span>, <span class="ident">AluRmiROpcode::And</span>, <span class="ident">operand_rmi</span>, <span class="ident">temp</span>);
                    <span class="ident">i3</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                    <span class="comment">// notq %r_temp</span>
                    <span class="kw">let</span> <span class="ident">i4</span> <span class="op">=</span> <span class="ident">Inst::not</span>(<span class="ident">OperandSize::Size64</span>, <span class="ident">temp</span>);
                    <span class="ident">i4</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
                }
                <span class="ident">RmwOp::Umin</span> <span class="op">|</span> <span class="ident">RmwOp::Umax</span> <span class="op">|</span> <span class="ident">RmwOp::Smin</span> <span class="op">|</span> <span class="ident">RmwOp::Smax</span> =&gt; {
                    <span class="comment">// cmp %r_temp, %r_operand</span>
                    <span class="kw">let</span> <span class="ident">i3</span> <span class="op">=</span> <span class="ident">Inst::cmp_rmi_r</span>(
                        <span class="ident">OperandSize::from_ty</span>(<span class="kw-2">*</span><span class="ident">ty</span>),
                        <span class="ident">RegMemImm::reg</span>(<span class="ident">temp</span>.<span class="ident">to_reg</span>()),
                        <span class="ident">operand</span>,
                    );
                    <span class="ident">i3</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

                    <span class="comment">// cmovcc %r_operand, %r_temp</span>
                    <span class="kw">let</span> <span class="ident">cc</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">op</span> {
                        <span class="ident">RmwOp::Umin</span> =&gt; <span class="ident">CC::BE</span>,
                        <span class="ident">RmwOp::Umax</span> =&gt; <span class="ident">CC::NB</span>,
                        <span class="ident">RmwOp::Smin</span> =&gt; <span class="ident">CC::LE</span>,
                        <span class="ident">RmwOp::Smax</span> =&gt; <span class="ident">CC::NL</span>,
                        <span class="kw">_</span> =&gt; <span class="macro">unreachable!</span>(),
                    };
                    <span class="kw">let</span> <span class="ident">i4</span> <span class="op">=</span> <span class="ident">Inst::cmove</span>(<span class="ident">OperandSize::Size64</span>, <span class="ident">cc</span>, <span class="ident">RegMem::reg</span>(<span class="ident">operand</span>), <span class="ident">temp</span>);
                    <span class="ident">i4</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
                }
                <span class="kw">_</span> =&gt; {
                    <span class="comment">// opq %r_operand, %r_temp</span>
                    <span class="kw">let</span> <span class="ident">alu_op</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">op</span> {
                        <span class="ident">RmwOp::Add</span> =&gt; <span class="ident">AluRmiROpcode::Add</span>,
                        <span class="ident">RmwOp::Sub</span> =&gt; <span class="ident">AluRmiROpcode::Sub</span>,
                        <span class="ident">RmwOp::And</span> =&gt; <span class="ident">AluRmiROpcode::And</span>,
                        <span class="ident">RmwOp::Or</span> =&gt; <span class="ident">AluRmiROpcode::Or</span>,
                        <span class="ident">RmwOp::Xor</span> =&gt; <span class="ident">AluRmiROpcode::Xor</span>,
                        <span class="ident">RmwOp::Xchg</span>
                        <span class="op">|</span> <span class="ident">RmwOp::Nand</span>
                        <span class="op">|</span> <span class="ident">RmwOp::Umin</span>
                        <span class="op">|</span> <span class="ident">RmwOp::Umax</span>
                        <span class="op">|</span> <span class="ident">RmwOp::Smin</span>
                        <span class="op">|</span> <span class="ident">RmwOp::Smax</span> =&gt; <span class="macro">unreachable!</span>(),
                    };
                    <span class="kw">let</span> <span class="ident">i3</span> <span class="op">=</span> <span class="ident">Inst::alu_rmi_r</span>(<span class="ident">OperandSize::Size64</span>, <span class="ident">alu_op</span>, <span class="ident">operand_rmi</span>, <span class="ident">temp</span>);
                    <span class="ident">i3</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);
                }
            }

            <span class="comment">// lock cmpxchg{b,w,l,q} %r_temp, (%r_address)</span>
            <span class="comment">// No need to call `add_trap` here, since the `i4` emit will do that.</span>
            <span class="kw">let</span> <span class="ident">i4</span> <span class="op">=</span> <span class="ident">Inst::LockCmpxchg</span> {
                <span class="ident">ty</span>: <span class="kw-2">*</span><span class="ident">ty</span>,
                <span class="ident">replacement</span>: <span class="ident">temp</span>.<span class="ident">to_reg</span>(),
                <span class="ident">expected</span>: <span class="ident">dst_old</span>.<span class="ident">to_reg</span>(),
                <span class="ident">mem</span>: <span class="ident">mem</span>.<span class="ident">into</span>(),
                <span class="ident">dst_old</span>,
            };
            <span class="ident">i4</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="ident">sink</span>, <span class="ident">info</span>, <span class="ident">state</span>);

            <span class="comment">// jnz again</span>
            <span class="ident">one_way_jmp</span>(<span class="ident">sink</span>, <span class="ident">CC::NZ</span>, <span class="ident">again_label</span>);
        }

        <span class="ident">Inst::Fence</span> { <span class="ident">kind</span> } =&gt; {
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0F</span>);
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xAE</span>);
            <span class="kw">match</span> <span class="ident">kind</span> {
                <span class="ident">FenceKind::MFence</span> =&gt; <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xF0</span>), <span class="comment">// mfence = 0F AE F0</span>
                <span class="ident">FenceKind::LFence</span> =&gt; <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xE8</span>), <span class="comment">// lfence = 0F AE E8</span>
                <span class="ident">FenceKind::SFence</span> =&gt; <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xF8</span>), <span class="comment">// sfence = 0F AE F8</span>
            }
        }

        <span class="ident">Inst::Hlt</span> =&gt; {
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xcc</span>);
        }

        <span class="ident">Inst::Ud2</span> { <span class="ident">trap_code</span> } =&gt; {
            <span class="ident">sink</span>.<span class="ident">add_trap</span>(<span class="kw-2">*</span><span class="ident">trap_code</span>);
            <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">s</span>) <span class="op">=</span> <span class="ident">state</span>.<span class="ident">take_stack_map</span>() {
                <span class="ident">sink</span>.<span class="ident">add_stack_map</span>(<span class="ident">StackMapExtent::UpcomingBytes</span>(<span class="number">2</span>), <span class="ident">s</span>);
            }
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0f</span>);
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0b</span>);
        }

        <span class="ident">Inst::VirtualSPOffsetAdj</span> { <span class="ident">offset</span> } =&gt; {
            <span class="macro">trace!</span>(
                <span class="string">&quot;virtual sp offset adjusted by {} -&gt; {}&quot;</span>,
                <span class="ident">offset</span>,
                <span class="ident">state</span>.<span class="ident">virtual_sp_offset</span> <span class="op">+</span> <span class="ident">offset</span>
            );
            <span class="ident">state</span>.<span class="ident">virtual_sp_offset</span> <span class="op">+</span><span class="op">=</span> <span class="ident">offset</span>;
        }

        <span class="ident">Inst::Nop</span> { <span class="ident">len</span> } =&gt; {
            <span class="comment">// These encodings can all be found in Intel&#39;s architecture manual, at the NOP</span>
            <span class="comment">// instruction description.</span>
            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">len</span> <span class="op">=</span> <span class="kw-2">*</span><span class="ident">len</span>;
            <span class="kw">while</span> <span class="ident">len</span> <span class="op">!</span><span class="op">=</span> <span class="number">0</span> {
                <span class="kw">let</span> <span class="ident">emitted</span> <span class="op">=</span> <span class="ident">u8::min</span>(<span class="ident">len</span>, <span class="number">9</span>);
                <span class="kw">match</span> <span class="ident">emitted</span> {
                    <span class="number">0</span> =&gt; {}
                    <span class="number">1</span> =&gt; <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x90</span>), <span class="comment">// NOP</span>
                    <span class="number">2</span> =&gt; {
                        <span class="comment">// 66 NOP</span>
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x66</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x90</span>);
                    }
                    <span class="number">3</span> =&gt; {
                        <span class="comment">// NOP [EAX]</span>
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0F</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x1F</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                    }
                    <span class="number">4</span> =&gt; {
                        <span class="comment">// NOP 0(EAX), with 0 a 1-byte immediate.</span>
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0F</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x1F</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x40</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                    }
                    <span class="number">5</span> =&gt; {
                        <span class="comment">// NOP [EAX, EAX, 1]</span>
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0F</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x1F</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x44</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                    }
                    <span class="number">6</span> =&gt; {
                        <span class="comment">// 66 NOP [EAX, EAX, 1]</span>
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x66</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0F</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x1F</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x44</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                    }
                    <span class="number">7</span> =&gt; {
                        <span class="comment">// NOP 0[EAX], but 0 is a 4 bytes immediate.</span>
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0F</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x1F</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x80</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                    }
                    <span class="number">8</span> =&gt; {
                        <span class="comment">// NOP 0[EAX, EAX, 1], with 0 a 4 bytes immediate.</span>
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0F</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x1F</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x84</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                    }
                    <span class="number">9</span> =&gt; {
                        <span class="comment">// 66 NOP 0[EAX, EAX, 1], with 0 a 4 bytes immediate.</span>
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x66</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0F</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x1F</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x84</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x00</span>);
                    }
                    <span class="kw">_</span> =&gt; <span class="macro">unreachable!</span>(),
                }
                <span class="ident">len</span> <span class="op">-</span><span class="op">=</span> <span class="ident">emitted</span>;
            }
        }

        <span class="ident">Inst::ElfTlsGetAddr</span> { <span class="kw-2">ref</span> <span class="ident">symbol</span>, <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">dst</span>, <span class="ident">regs::rax</span>());

            <span class="comment">// N.B.: Must be exactly this byte sequence; the linker requires it,</span>
            <span class="comment">// because it must know how to rewrite the bytes.</span>

            <span class="comment">// data16 lea gv@tlsgd(%rip),%rdi</span>
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x66</span>); <span class="comment">// data16</span>
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0b01001000</span>); <span class="comment">// REX.W</span>
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x8d</span>); <span class="comment">// LEA</span>
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x3d</span>); <span class="comment">// ModRM byte</span>
            <span class="ident">emit_reloc</span>(<span class="ident">sink</span>, <span class="ident">Reloc::ElfX86_64TlsGd</span>, <span class="ident">symbol</span>, <span class="op">-</span><span class="number">4</span>);
            <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="number">0</span>); <span class="comment">// offset</span>

            <span class="comment">// data16 data16 callq __tls_get_addr-4</span>
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x66</span>); <span class="comment">// data16</span>
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x66</span>); <span class="comment">// data16</span>
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0b01001000</span>); <span class="comment">// REX.W</span>
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xe8</span>); <span class="comment">// CALL</span>
            <span class="ident">emit_reloc</span>(
                <span class="ident">sink</span>,
                <span class="ident">Reloc::X86CallPLTRel4</span>,
                <span class="kw-2">&amp;</span><span class="ident">ExternalName::LibCall</span>(<span class="ident">LibCall::ElfTlsGetAddr</span>),
                <span class="op">-</span><span class="number">4</span>,
            );
            <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="number">0</span>); <span class="comment">// offset</span>
        }

        <span class="ident">Inst::MachOTlsGetAddr</span> { <span class="kw-2">ref</span> <span class="ident">symbol</span>, <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">dst</span>, <span class="ident">regs::rax</span>());

            <span class="comment">// movq gv@tlv(%rip), %rdi</span>
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x48</span>); <span class="comment">// REX.w</span>
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x8b</span>); <span class="comment">// MOV</span>
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x3d</span>); <span class="comment">// ModRM byte</span>
            <span class="ident">emit_reloc</span>(<span class="ident">sink</span>, <span class="ident">Reloc::MachOX86_64Tlv</span>, <span class="ident">symbol</span>, <span class="op">-</span><span class="number">4</span>);
            <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="number">0</span>); <span class="comment">// offset</span>

            <span class="comment">// callq *(%rdi)</span>
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xff</span>);
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x17</span>);
        }

        <span class="ident">Inst::CoffTlsGetAddr</span> { <span class="kw-2">ref</span> <span class="ident">symbol</span>, <span class="ident">dst</span> } =&gt; {
            <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">allocs</span>.<span class="ident">next</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">to_reg</span>());
            <span class="macro">debug_assert_eq!</span>(<span class="ident">dst</span>, <span class="ident">regs::rax</span>());

            <span class="comment">// See: https://gcc.godbolt.org/z/M8or9x6ss</span>
            <span class="comment">// And: https://github.com/bjorn3/rustc_codegen_cranelift/issues/388#issuecomment-532930282</span>

            <span class="comment">// Emit the following sequence</span>
            <span class="comment">// movl	(%rip), %eax          ; IMAGE_REL_AMD64_REL32	_tls_index</span>
            <span class="comment">// movq	%gs:88, %rcx</span>
            <span class="comment">// movq	(%rcx,%rax,8), %rax</span>
            <span class="comment">// leaq	(%rax), %rax          ; Reloc: IMAGE_REL_AMD64_SECREL	symbol</span>

            <span class="comment">// Load TLS index for current thread</span>
            <span class="comment">// movl	(%rip), %eax</span>
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x8b</span>); <span class="comment">// mov</span>
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x05</span>);
            <span class="ident">emit_reloc</span>(
                <span class="ident">sink</span>,
                <span class="ident">Reloc::X86PCRel4</span>,
                <span class="kw-2">&amp;</span><span class="ident">ExternalName::KnownSymbol</span>(<span class="ident">KnownSymbol::CoffTlsIndex</span>),
                <span class="op">-</span><span class="number">4</span>,
            );
            <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="number">0</span>); <span class="comment">// offset</span>

            <span class="comment">// movq	%gs:88, %rcx</span>
            <span class="comment">// Load the TLS Storage Array pointer</span>
            <span class="comment">// The gs segment register refers to the base address of the TEB on x64.</span>
            <span class="comment">// 0x58 is the offset in the TEB for the ThreadLocalStoragePointer member on x64:</span>
            <span class="ident">sink</span>.<span class="ident">put_data</span>(<span class="kw-2">&amp;</span>[
                <span class="number">0x65</span>, <span class="number">0x48</span>, <span class="comment">// REX.W</span>
                <span class="number">0x8b</span>, <span class="comment">// MOV</span>
                <span class="number">0x0c</span>, <span class="number">0x25</span>, <span class="number">0x58</span>, <span class="comment">// 0x58 - ThreadLocalStoragePointer offset</span>
                <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>,
            ]);

            <span class="comment">// movq	(%rcx,%rax,8), %rax</span>
            <span class="comment">// Load the actual TLS entry for this thread.</span>
            <span class="comment">// Computes ThreadLocalStoragePointer + _tls_index*8</span>
            <span class="ident">sink</span>.<span class="ident">put_data</span>(<span class="kw-2">&amp;</span>[<span class="number">0x48</span>, <span class="number">0x8b</span>, <span class="number">0x04</span>, <span class="number">0xc1</span>]);

            <span class="comment">// leaq	(%rax), %rax</span>
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x48</span>);
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x8d</span>);
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x80</span>);
            <span class="ident">emit_reloc</span>(<span class="ident">sink</span>, <span class="ident">Reloc::X86SecRel</span>, <span class="ident">symbol</span>, <span class="number">0</span>);
            <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="number">0</span>); <span class="comment">// offset</span>
        }

        <span class="ident">Inst::Unwind</span> { <span class="kw-2">ref</span> <span class="ident">inst</span> } =&gt; {
            <span class="ident">sink</span>.<span class="ident">add_unwind</span>(<span class="ident">inst</span>.<span class="ident">clone</span>());
        }

        <span class="ident">Inst::DummyUse</span> { .. } =&gt; {
            <span class="comment">// Nothing.</span>
        }
    }

    <span class="ident">state</span>.<span class="ident">clear_post_insn</span>();
}
</code></pre></div>
</section><section id="search" class="content hidden"></section></div></main><div id="rustdoc-vars" data-root-path="../../../../../" data-current-crate="cranelift_codegen" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.61.0-nightly (285fa7ecd 2022-03-14)" ></div>
</body></html>