
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7z020clg484-1 -mode out_of_context -flatten_hierarchy rebuilt
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18661 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1883.168 ; gain = 152.715 ; free physical = 49539 ; free virtual = 50747
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:57]
INFO: [Synth 8-6157] synthesizing module 'std_reg' [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:2]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_reg' (1#1) [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:2]
INFO: [Synth 8-6157] synthesizing module 'std_mult_pipe' [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:43]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_mult_pipe' (2#1) [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:43]
INFO: [Synth 8-6157] synthesizing module 'std_le' [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:35]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_le' (3#1) [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:35]
INFO: [Synth 8-6157] synthesizing module 'std_reg__parameterized0' [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:2]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_reg__parameterized0' (3#1) [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:2]
INFO: [Synth 8-6157] synthesizing module 'std_const' [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:28]
	Parameter width bound to: 4 - type: integer 
	Parameter value bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_const' (4#1) [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:28]
INFO: [Synth 8-6157] synthesizing module 'std_const__parameterized0' [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:28]
	Parameter width bound to: 4 - type: integer 
	Parameter value bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_const__parameterized0' (4#1) [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:28]
INFO: [Synth 8-6157] synthesizing module 'std_const__parameterized1' [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:28]
	Parameter width bound to: 4 - type: integer 
	Parameter value bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_const__parameterized1' (4#1) [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:28]
INFO: [Synth 8-6157] synthesizing module 'std_const__parameterized2' [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:28]
	Parameter width bound to: 1 - type: integer 
	Parameter value bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_const__parameterized2' (4#1) [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:28]
INFO: [Synth 8-6157] synthesizing module 'std_add' [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:20]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_add' (5#1) [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:20]
INFO: [Synth 8-6157] synthesizing module 'std_add__parameterized0' [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:20]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_add__parameterized0' (5#1) [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:20]
INFO: [Synth 8-6157] synthesizing module 'std_reg__parameterized1' [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:2]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_reg__parameterized1' (5#1) [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:2]
WARNING: [Synth 8-3848] Net beta_write_data in module/entity main does not have driver. [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:72]
WARNING: [Synth 8-3848] Net beta_write_en in module/entity main does not have driver. [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:73]
WARNING: [Synth 8-3848] Net alpha_write_data in module/entity main does not have driver. [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:75]
WARNING: [Synth 8-3848] Net alpha_write_en in module/entity main does not have driver. [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:76]
WARNING: [Synth 8-3848] Net B_write_data in module/entity main does not have driver. [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:83]
WARNING: [Synth 8-3848] Net B_write_en in module/entity main does not have driver. [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:84]
WARNING: [Synth 8-3848] Net A_write_data in module/entity main does not have driver. [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:87]
WARNING: [Synth 8-3848] Net A_write_en in module/entity main does not have driver. [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'main' (6#1) [/tmp/tmp.mNdpee5CiJ/linear-algebra-gemm.sv:57]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[31]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[30]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[29]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[28]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[27]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[26]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[25]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[24]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[23]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[22]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[21]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[20]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[19]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[18]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[17]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[16]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[15]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[14]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[13]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[12]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[11]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[10]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[9]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[8]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[7]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[6]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[5]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[4]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[3]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[2]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port left[1]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[31]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[30]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[29]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[28]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[27]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[26]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[25]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[24]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[23]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[22]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[21]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[20]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[19]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[18]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[17]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[16]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[15]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[14]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[13]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[12]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[11]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[10]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[9]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[8]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[7]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[6]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[5]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[4]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[3]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[2]
WARNING: [Synth 8-3331] design std_mult_pipe has unconnected port right[1]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[31]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[30]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[29]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[28]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[27]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[26]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[25]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[24]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[23]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[22]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[21]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[20]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[19]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[18]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[17]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[16]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[15]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[14]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[13]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[12]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[11]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[10]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[9]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[8]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[7]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[6]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[5]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[4]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[3]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[2]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[1]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_data[0]
WARNING: [Synth 8-3331] design main has unconnected port beta_write_en
WARNING: [Synth 8-3331] design main has unconnected port alpha_write_data[31]
WARNING: [Synth 8-3331] design main has unconnected port alpha_write_data[30]
WARNING: [Synth 8-3331] design main has unconnected port alpha_write_data[29]
WARNING: [Synth 8-3331] design main has unconnected port alpha_write_data[28]
WARNING: [Synth 8-3331] design main has unconnected port alpha_write_data[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1938.922 ; gain = 208.469 ; free physical = 49557 ; free virtual = 50768
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1941.887 ; gain = 211.434 ; free physical = 49557 ; free virtual = 50767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1941.887 ; gain = 211.434 ; free physical = 49557 ; free virtual = 50767
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.mNdpee5CiJ/device.xdc]
Finished Parsing XDC File [/tmp/tmp.mNdpee5CiJ/device.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2122.543 ; gain = 0.000 ; free physical = 49442 ; free virtual = 50668
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2129.480 ; gain = 6.938 ; free physical = 49440 ; free virtual = 50667
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2129.480 ; gain = 399.027 ; free physical = 49519 ; free virtual = 50746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2129.480 ; gain = 399.027 ; free physical = 49520 ; free virtual = 50747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2129.480 ; gain = 399.027 ; free physical = 49520 ; free virtual = 50747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2129.480 ; gain = 399.027 ; free physical = 49511 ; free virtual = 50739
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'const9' (std_const) to 'const7'
INFO: [Synth 8-223] decloning instance 'const9' (std_const) to 'const3'
INFO: [Synth 8-223] decloning instance 'const9' (std_const) to 'const1'
INFO: [Synth 8-223] decloning instance 'const8' (std_const__parameterized0) to 'const6'
INFO: [Synth 8-223] decloning instance 'const8' (std_const__parameterized0) to 'const2'
INFO: [Synth 8-223] decloning instance 'const8' (std_const__parameterized0) to 'const0'
INFO: [Synth 8-223] decloning instance 'const5' (std_const__parameterized1) to 'const13'
INFO: [Synth 8-223] decloning instance 'const5' (std_const__parameterized1) to 'const12'
INFO: [Synth 8-223] decloning instance 'const5' (std_const__parameterized1) to 'const11'
INFO: [Synth 8-223] decloning instance 'const4' (std_const__parameterized2) to 'const10'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 29    
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 29    
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module std_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_mult_pipe 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module std_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module std_add__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module std_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2129.480 ; gain = 399.027 ; free physical = 49486 ; free virtual = 50719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2129.480 ; gain = 399.027 ; free physical = 49359 ; free virtual = 50600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2129.480 ; gain = 399.027 ; free physical = 49345 ; free virtual = 50586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 2129.480 ; gain = 399.027 ; free physical = 49345 ; free virtual = 50585
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2129.480 ; gain = 399.027 ; free physical = 49345 ; free virtual = 50585
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2129.480 ; gain = 399.027 ; free physical = 49345 ; free virtual = 50585
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2129.480 ; gain = 399.027 ; free physical = 49345 ; free virtual = 50585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2129.480 ; gain = 399.027 ; free physical = 49345 ; free virtual = 50585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2129.480 ; gain = 399.027 ; free physical = 49345 ; free virtual = 50585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2129.480 ; gain = 399.027 ; free physical = 49345 ; free virtual = 50585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    40|
|2     |LUT1   |     5|
|3     |LUT2   |   137|
|4     |LUT3   |    16|
|5     |LUT4   |    36|
|6     |LUT5   |    48|
|7     |LUT6   |   209|
|8     |FDRE   |   169|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------------------------+------+
|      |Instance         |Module                     |Cells |
+------+-----------------+---------------------------+------+
|1     |top              |                           |   660|
|2     |  C_i_j0         |std_reg                    |     1|
|3     |  cond_computed0 |std_reg__parameterized1    |     1|
|4     |  cond_computed1 |std_reg__parameterized1_0  |     1|
|5     |  cond_stored0   |std_reg__parameterized1_1  |     3|
|6     |  cond_stored1   |std_reg__parameterized1_2  |     1|
|7     |  done_reg0      |std_reg__parameterized1_3  |     1|
|8     |  done_reg1      |std_reg__parameterized1_4  |     1|
|9     |  fsm0           |std_reg_5                  |    86|
|10    |  fsm1           |std_reg_6                  |   132|
|11    |  fsm2           |std_reg_7                  |   187|
|12    |  fsm3           |std_reg_8                  |   153|
|13    |  fsm4           |std_reg_9                  |    11|
|14    |  fsm5           |std_reg_10                 |    27|
|15    |  fsm6           |std_reg_11                 |    12|
|16    |  i0             |std_reg__parameterized0    |    10|
|17    |  j0             |std_reg__parameterized0_12 |     9|
|18    |  j1             |std_reg__parameterized0_13 |     8|
|19    |  k0             |std_reg__parameterized0_14 |     9|
|20    |  mult0          |std_mult_pipe              |     2|
|21    |  mult1          |std_mult_pipe_15           |     2|
|22    |  mult2          |std_mult_pipe_16           |     2|
|23    |  v0             |std_reg_17                 |     1|
+------+-----------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2129.480 ; gain = 399.027 ; free physical = 49345 ; free virtual = 50585
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 261 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2129.480 ; gain = 211.434 ; free physical = 49401 ; free virtual = 50641
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2129.480 ; gain = 399.027 ; free physical = 49401 ; free virtual = 50641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2129.480 ; gain = 0.000 ; free physical = 49346 ; free virtual = 50587
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2129.480 ; gain = 637.469 ; free physical = 49448 ; free virtual = 50689
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2129.480 ; gain = 0.000 ; free physical = 49449 ; free virtual = 50689
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.mNdpee5CiJ/out/FutilBuild.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  6 17:33:03 2020...
