 
set ::env(PROJECT_NAME) axi4_to_ahb
set ::env(DESIGN_TOP) axi4_to_ahb
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EL2/design/lib/axi4_to_ahb
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EL2/design/lib/axi4_to_ahb/axi4_to_ahb.sv
set ::env(CLOCK_COUNT) 3
set ::env(DOMAIN) digital_design





