#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu May 12 18:52:53 2022
# Process ID: 15340
# Current directory: C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33200 C:\PracticasVHDL\github\PHR\Version3ConMedias\PFA\ParCoGli\ParCoGli.xpr
# Log file: C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/vivado.log
# Journal file: C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli\vivado.jou
# Running On: LAPTOP-9GJB53N6, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 8, Host memory: 16953 MB
#-----------------------------------------------------------
start_gui
open_project C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx2021/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/user2/Desktop/Version3ConMedias/PFA/ParCoGli' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/user2/Desktop/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/utils_1/imports/xadc_wiz_0_synth_1' of run 'xadc_wiz_0_synth_1' is not writable, setting it to default location 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/utils_1/imports/xadc_wiz_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/user2/Desktop/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/user2/Desktop/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/utils_1/imports/xadc_wiz_0_impl_1' of run 'xadc_wiz_0_impl_1' is not writable, setting it to default location 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/utils_1/imports/xadc_wiz_0_impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2021/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 1251.707 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/DummyESP32.vhd] -no_script -reset -force -quiet
remove_files  C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/DummyESP32.vhd
file delete -force C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/DummyESP32.vhd
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ParCoGli
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1770.688 ; gain = 335.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ParCoGli' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/ParCoGli.vhd:50]
INFO: [Synth 8-3491] module 'xadc_wiz_0' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/.Xil/Vivado-15340-LAPTOP-9GJB53N6/realtime/xadc_wiz_0_stub.vhdl:5' bound to instance 'uut' of component 'xadc_wiz_0' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/ParCoGli.vhd:187]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/.Xil/Vivado-15340-LAPTOP-9GJB53N6/realtime/xadc_wiz_0_stub.vhdl:30]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Comp_N_Reu' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_N_Reu.vhd:24' bound to instance 'CHipo' of component 'Comp_N' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/ParCoGli.vhd:217]
INFO: [Synth 8-638] synthesizing module 'Comp_N_Reu' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_N_Reu.vhd:29]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Comp_1' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_1.vhd:34' bound to instance 'C_ini' of component 'Comp_1' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_N_Reu.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Comp_1' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_1.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Comp_1' (1#1) [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_1.vhd:38]
INFO: [Synth 8-3491] module 'Comp_1' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_1.vhd:34' bound to instance 'C_int' of component 'Comp_1' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_N_Reu.vhd:44]
INFO: [Synth 8-3491] module 'Comp_1' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_1.vhd:34' bound to instance 'C_int' of component 'Comp_1' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_N_Reu.vhd:44]
INFO: [Synth 8-3491] module 'Comp_1' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_1.vhd:34' bound to instance 'C_int' of component 'Comp_1' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_N_Reu.vhd:44]
INFO: [Synth 8-3491] module 'Comp_1' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_1.vhd:34' bound to instance 'C_int' of component 'Comp_1' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_N_Reu.vhd:44]
INFO: [Synth 8-3491] module 'Comp_1' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_1.vhd:34' bound to instance 'C_int' of component 'Comp_1' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_N_Reu.vhd:44]
INFO: [Synth 8-3491] module 'Comp_1' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_1.vhd:34' bound to instance 'C_int' of component 'Comp_1' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_N_Reu.vhd:44]
INFO: [Synth 8-3491] module 'Comp_1' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_1.vhd:34' bound to instance 'C_int' of component 'Comp_1' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_N_Reu.vhd:44]
INFO: [Synth 8-3491] module 'Comp_1' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_1.vhd:34' bound to instance 'C_fin' of component 'Comp_1' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_N_Reu.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Comp_N_Reu' (2#1) [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_N_Reu.vhd:29]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Comp_N_Reu' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_N_Reu.vhd:24' bound to instance 'CHiper' of component 'Comp_N' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/ParCoGli.vhd:218]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Comp_N_Reu' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_N_Reu.vhd:24' bound to instance 'CInsulinaLetal' of component 'Comp_N' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/ParCoGli.vhd:219]
INFO: [Synth 8-3491] module 'encendedorBuzzy' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/encendedorBuzzy.vhd:27' bound to instance 'Buzzy' of component 'encendedorBuzzy' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/ParCoGli.vhd:220]
INFO: [Synth 8-638] synthesizing module 'encendedorBuzzy' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/encendedorBuzzy.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'encendedorBuzzy' (3#1) [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/encendedorBuzzy.vhd:37]
INFO: [Synth 8-3491] module 'inyector' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/inyector.vhd:27' bound to instance 'InyectorbombaInsGlargina' of component 'inyector' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/ParCoGli.vhd:221]
INFO: [Synth 8-638] synthesizing module 'inyector' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/inyector.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'inyector' (4#1) [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/inyector.vhd:35]
INFO: [Synth 8-3491] module 'inyector' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/inyector.vhd:27' bound to instance 'InyectorbombaInsLispro' of component 'inyector' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/ParCoGli.vhd:222]
INFO: [Synth 8-3491] module 'inyector' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/inyector.vhd:27' bound to instance 'InyectorGlucosa' of component 'inyector' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/ParCoGli.vhd:223]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'SumToN' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:58' bound to instance 'SumadorSistema1' of component 'SumToN' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/ParCoGli.vhd:225]
INFO: [Synth 8-638] synthesizing module 'SumToN' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:65]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_ini' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:73]
INFO: [Synth 8-638] synthesizing module 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:38]
INFO: [Synth 8-226] default block is never used [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SumTot1Bit' (5#1) [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:38]
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_int' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:75]
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_int' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:75]
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_int' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:75]
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_int' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:75]
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_int' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:75]
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_int' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:75]
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_int' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:75]
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_fin' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'SumToN' (6#1) [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:65]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'SumToN' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:58' bound to instance 'SumadorSistema2' of component 'SumToN' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/ParCoGli.vhd:226]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'SumToN' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:58' bound to instance 'Media1' of component 'SumToN' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/ParCoGli.vhd:227]
INFO: [Synth 8-638] synthesizing module 'SumToN__parameterized2' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:65]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_ini' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:73]
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_int' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:75]
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_int' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:75]
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_int' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:75]
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_int' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:75]
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_int' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:75]
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_int' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:75]
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_int' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:75]
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_int' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:75]
INFO: [Synth 8-3491] module 'SumTot1Bit' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd:34' bound to instance 'C_fin' of component 'SumTot1Bit' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'SumToN__parameterized2' (6#1) [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:65]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'SumToN' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:58' bound to instance 'SumadorSistema3' of component 'SumToN' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/ParCoGli.vhd:228]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'SumToN' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:58' bound to instance 'SumadorSistema4' of component 'SumToN' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/ParCoGli.vhd:229]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'SumToN' declared at 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd:58' bound to instance 'Media2' of component 'SumToN' [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/ParCoGli.vhd:230]
INFO: [Synth 8-226] default block is never used [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/ParCoGli.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'ParCoGli' (7#1) [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/ParCoGli.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1839.125 ; gain = 403.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1857.051 ; gain = 421.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1857.051 ; gain = 421.906
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'uut'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1878.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'uut/U0'
Finished Parsing XDC File [c:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'uut/U0'
Parsing XDC File [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'nivelGlucosaE[0]'. [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'nivelGlucosaE[0]'. [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'nivelGlucosaE[1]'. [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'nivelGlucosaE[1]'. [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'nivelGlucosaE[2]'. [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'nivelGlucosaE[2]'. [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'nivelGlucosaE[3]'. [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'nivelGlucosaE[3]'. [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'nivelGlucosaE[4]'. [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'nivelGlucosaE[4]'. [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'nivelGlucosaE[5]'. [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'nivelGlucosaE[5]'. [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'nivelGlucosaE[6]'. [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'nivelGlucosaE[6]'. [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'nivelGlucosaE[7]'. [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'nivelGlucosaE[7]'. [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'nivelGlucosaE[8]'. [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'nivelGlucosaE[8]'. [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc:92]
Finished Parsing XDC File [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ParCoGli_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1979.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2067.246 ; gain = 632.102
68 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2067.246 ; gain = 815.539
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'uut/U0'
Finished Parsing XDC File [c:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'uut/U0'
Parsing XDC File [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc]
Finished Parsing XDC File [C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/constrs_1/imports/Tutorial/Basys3_Master.xdc]
Completed Processing XDC Constraints

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ParCoGli_Test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx2021/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx2021/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ParCoGli_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ParCoGli_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xadc_wiz_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Comp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Comp_N_Reu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Comp_N_Reu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/Utiles.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/inyector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inyector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/encendedorBuzzy.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encendedorBuzzy'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumTotalN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SumToN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/ParCoGli.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ParCoGli'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sources_1/new/SumadorTotal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SumTot1Bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/sim_1/new/ParCoGli_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ParCoGli_Test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot ParCoGli_Test_behav xil_defaultlib.ParCoGli_Test -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2021/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot ParCoGli_Test_behav xil_defaultlib.ParCoGli_Test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.utiles
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_41="0100000100001111"...]
Compiling architecture xilinx of entity xil_defaultlib.xadc_wiz_0 [xadc_wiz_0_default]
Compiling architecture flujo of entity xil_defaultlib.Comp_1 [comp_1_default]
Compiling architecture iterativa of entity xil_defaultlib.Comp_N_Reu [\Comp_N_Reu(n=9)\]
Compiling architecture behavior of entity xil_defaultlib.encendedorBuzzy [encendedorbuzzy_default]
Compiling architecture behavior of entity xil_defaultlib.inyector [inyector_default]
Compiling architecture funcional of entity xil_defaultlib.SumTot1Bit [sumtot1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.SumToN [\SumToN(n=9)\]
Compiling architecture behavioral of entity xil_defaultlib.SumToN [\SumToN(n=10)\]
Compiling architecture arquitectura of entity xil_defaultlib.ParCoGli [parcogli_default]
Compiling architecture testeo of entity xil_defaultlib.parcogli_test
Built simulation snapshot ParCoGli_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ParCoGli_Test_behav -key {Behavioral:sim_1:Functional:ParCoGli_Test} -tclbatch {ParCoGli_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ParCoGli_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: *** Warning: The analog data file for XADC was not found. Use the SIM_MONITOR_FILE generic to specify the input analog data file name or use default name: design.txt. 
Time: 0 ps  Iteration: 0  Process: /ParCoGli_Test/aparato/uut/U0/READFILE_P  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 3 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 3 ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2142.320 ; gain = 16.438
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ParCoGli_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2142.320 ; gain = 16.438
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 3 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 3 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 5 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 5 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 5 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 5 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 7 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 7 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 7 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 7 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 9 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 9 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 11 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 11 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 11 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 11 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 13 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 13 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 13 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 13 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 15 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 15 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 15 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 15 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 17 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 17 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 17 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 17 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 19 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 19 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 19 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 19 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 21 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 21 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 21 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 21 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 23 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 23 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 23 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 23 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 25 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 25 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 25 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 25 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 27 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 27 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 27 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 27 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 29 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 29 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 29 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 29 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 31 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 31 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 31 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 31 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 33 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 33 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 33 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 33 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 35 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 35 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 35 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 35 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 37 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 37 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 37 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 37 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 39 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 39 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 39 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 39 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 41 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 41 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 41 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 41 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 43 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 43 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 43 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 43 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 45 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 45 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 45 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 45 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 47 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 47 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 47 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 47 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 49 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 49 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 49 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 49 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 51 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 51 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 51 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 51 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 53 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 53 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 53 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 53 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 55 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 55 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 55 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 55 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 57 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 57 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 57 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 57 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 59 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 59 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 59 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 59 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 61 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 61 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 61 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 61 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 63 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 63 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 63 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 63 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 65 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 65 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 65 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 65 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 67 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 67 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 67 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 67 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 69 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 69 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 69 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 69 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 71 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 71 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 71 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 71 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 73 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 73 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 73 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 73 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 75 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 75 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 75 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 75 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 77 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 77 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 77 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 77 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 79 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 79 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 79 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 79 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 81 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 81 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 81 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 81 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 83 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 83 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 83 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 83 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 85 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 85 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 85 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 85 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 87 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 87 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 87 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 87 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 89 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 89 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 89 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 89 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 91 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 91 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 91 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 91 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 93 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 93 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 93 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 93 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 95 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 95 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 95 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 95 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 97 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 97 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 97 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 97 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 99 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 99 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 99 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 99 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 101 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 101 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 101 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 101 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 103 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 103 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 103 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 103 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 105 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 105 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 105 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 105 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 107 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 107 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 107 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 107 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 109 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 109 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 109 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 109 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 111 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 111 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 111 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 111 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 113 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 113 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 113 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 113 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 115 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 115 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 115 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 115 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 117 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 117 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 117 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 117 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 119 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 119 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 119 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 119 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 121 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 121 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 121 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 121 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 123 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 123 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 123 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 123 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 125 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 125 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 125 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 125 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 127 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 127 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 127 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 127 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 129 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 129 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 129 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 129 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 131 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 131 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 131 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 131 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 133 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 133 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 133 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 133 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 135 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 135 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 135 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 135 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 137 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 137 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 137 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 137 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 139 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 139 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 139 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 139 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 141 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 141 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 141 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 141 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 143 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 143 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 143 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 143 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 145 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 145 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 145 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 145 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 147 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 147 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 147 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 147 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 149 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 149 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 149 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 149 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 151 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 151 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 151 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 151 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 153 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 153 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 153 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 153 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 155 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 155 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 155 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 155 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 157 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 157 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 157 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 157 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 159 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 159 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 159 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 159 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 161 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 161 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 161 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 161 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 163 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 163 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 163 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 163 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 165 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 165 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 165 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 165 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 167 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 167 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 167 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 167 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 169 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 169 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 169 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 169 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 171 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 171 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 171 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 171 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 173 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 173 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 173 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 173 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 175 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 175 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 175 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 175 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 177 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 177 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 177 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 177 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 179 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 179 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 179 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 179 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 181 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 181 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 181 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 181 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 183 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 183 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 183 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 183 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 185 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 185 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 185 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 185 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 187 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 187 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 187 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 187 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 189 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 189 ns
run 500000 us
Failure: DRC Error :  DEN is enabled before DRDY returns.
Time: 189 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 189 ns
run 500000 us
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 191 ns  Iteration: 2  Process: /ParCoGli_Test/aparato/uut/U0/drp_monitor  File: C:/Xilinx2021/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 191 ns
save_wave_config {C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli_Test_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli_Test_behav.wcfg
set_property xsim.view C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli_Test_behav.wcfg [get_filesets sim_1]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.srcs/utils_1/imports/synth_1/ParCoGli.dcp with file C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.runs/synth_1/ParCoGli.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu May 12 19:06:37 2022] Launched synth_1...
Run output will be captured here: C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu May 12 19:08:21 2022] Launched impl_1...
Run output will be captured here: C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2188.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2768.742 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2768.742 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2768.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2832.402 ; gain = 644.371
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 12 19:10:53 2022] Launched impl_1...
Run output will be captured here: C:/PracticasVHDL/github/PHR/Version3ConMedias/PFA/ParCoGli/ParCoGli.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 12 19:13:00 2022...
