project open {C:/Users/Mathieu/OneDrive - Efrei/Semestre 6/vhdl/TP1/TP2/TP2}
vsim -gui work.mysynthcomb01 work.mysynthcomb01tb
# vsim -gui work.mysynthcomb01 work.mysynthcomb01tb 
# Start time: 11:57:35 on Mar 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mysynthcomb01(synthcomb01_arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mysynthcomb01tb(mysynthcomb01tb_arch)
# Loading work.addnbits(addnbits_dataflow)
# Loading work.multnbits(multnbits_dataflow)
# ** Fatal: (vsim-3348) Port length (8) does not match actual length (4) for port "/mysynthcomb01/MycomponentMulNbits/s1".
#    Time: 0 ps  Iteration: 0  Instance: /mysynthcomb01/MycomponentMulNbits File: C:/Users/Mathieu/OneDrive - Efrei/Semestre 6/vhdl/TP1/TP2/MultDesign.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 11:57:36 on Mar 08,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of MultiplexDesign.vhd was successful.
# Compile of MultiplexTB.vhd was successful.
# Compile of mysynthcomb01D.vhd was successful.
# Compile of mysynthcomb01TB.vhd was successful.
# Compile of AdderDesign.vhd was successful.
# Compile of MultDesign.vhd was successful.
# 6 compiles, 0 failed with no errors.
# Load canceled
# Compile of MultiplexDesign.vhd was successful.
# Compile of MultiplexTB.vhd was successful.
# Compile of mysynthcomb01D.vhd was successful.
# Compile of mysynthcomb01TB.vhd was successful.
# Compile of AdderDesign.vhd was successful.
# Compile of MultDesign.vhd was successful.
# 6 compiles, 0 failed with no errors.
# Load canceled
# Compile of MultiplexDesign.vhd failed with 1 errors.
# Compile of MultiplexTB.vhd failed with 1 errors.
# Compile of mysynthcomb01D.vhd failed with 1 errors.
# Compile of mysynthcomb01TB.vhd failed with 1 errors.
# Compile of AdderDesign.vhd failed with 1 errors.
# Compile of MultDesign.vhd failed with 1 errors.
# 6 compiles, 6 failed with 6 errors.
# Compile of MultiplexDesign.vhd was successful.
# Compile of MultiplexTB.vhd was successful.
# Compile of mysynthcomb01D.vhd was successful.
# Compile of mysynthcomb01TB.vhd was successful.
# Compile of AdderDesign.vhd was successful.
# Compile of MultDesign.vhd was successful.
# 6 compiles, 0 failed with no errors.
# Load canceled
# Compile of AdderDesign.vhd was successful.
# Compile of MultDesign.vhd was successful.
# Compile of MultiplexDesign.vhd was successful.
# Compile of MultiplexTB.vhd was successful.
# Compile of mysynthcomb01D.vhd was successful.
# Compile of mysynthcomb01TB.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.mysynthcomb01tb
# vsim -gui work.mysynthcomb01tb 
# Start time: 12:07:49 on Mar 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mysynthcomb01tb(mysynthcomb01tb_arch)
# Loading work.mysynthcomb01(mysynthcomb01_arch)
# Loading work.addnbits(addnbits_dataflow)
# Loading work.multnbits(multnbits_dataflow)
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (2) for port "/mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits/s1".
#    Time: 0 ps  Iteration: 0  Instance: /mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits File: C:/Users/Mathieu/OneDrive - Efrei/Semestre 6/vhdl/TP1/TP2/MultDesign.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 12:07:50 on Mar 08,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 10
vsim -gui work.mysynthcomb01
# vsim -gui work.mysynthcomb01 
# Start time: 12:08:01 on Mar 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mysynthcomb01(mysynthcomb01_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.addnbits(addnbits_dataflow)
# Loading work.multnbits(multnbits_dataflow)
# ** Fatal: (vsim-3348) Port length (8) does not match actual length (4) for port "/mysynthcomb01/MycomponentMulNbits/s1".
#    Time: 0 ps  Iteration: 0  Instance: /mysynthcomb01/MycomponentMulNbits File: C:/Users/Mathieu/OneDrive - Efrei/Semestre 6/vhdl/TP1/TP2/MultDesign.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 12:08:02 on Mar 08,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of mysynthcomb01D.vhd was successful.
vsim -gui work.mysynthcomb01tb
# vsim -gui work.mysynthcomb01tb 
# Start time: 12:09:47 on Mar 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mysynthcomb01tb(mysynthcomb01tb_arch)
# Loading work.mysynthcomb01(mysynthcomb01_arch)
# Loading work.addnbits(addnbits_dataflow)
# Loading work.multnbits(multnbits_dataflow)
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (2) for port "/mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits/s1".
#    Time: 0 ps  Iteration: 0  Instance: /mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits File: C:/Users/Mathieu/OneDrive - Efrei/Semestre 6/vhdl/TP1/TP2/MultDesign.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 12:09:47 on Mar 08,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of mysynthcomb01D.vhd was successful.
vsim -gui work.mysynthcomb01tb
# vsim -gui work.mysynthcomb01tb 
# Start time: 12:18:53 on Mar 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mysynthcomb01tb(mysynthcomb01tb_arch)
# Loading work.mysynthcomb01(mysynthcomb01_arch)
# Loading work.addnbits(addnbits_dataflow)
# Loading work.multnbits(multnbits_dataflow)
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (2) for port "/mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits/s1".
#    Time: 0 ps  Iteration: 0  Instance: /mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits File: C:/Users/Mathieu/OneDrive - Efrei/Semestre 6/vhdl/TP1/TP2/MultDesign.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 12:18:54 on Mar 08,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of mysynthcomb01D.vhd was successful.
vsim -gui work.mysynthcomb01tb
# vsim -gui work.mysynthcomb01tb 
# Start time: 12:20:25 on Mar 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mysynthcomb01tb(mysynthcomb01tb_arch)
# Loading work.mysynthcomb01(mysynthcomb01_arch)
# Loading work.addnbits(addnbits_dataflow)
# Loading work.multnbits(multnbits_dataflow)
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (2) for port "/mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits/s1".
#    Time: 0 ps  Iteration: 0  Instance: /mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits File: C:/Users/Mathieu/OneDrive - Efrei/Semestre 6/vhdl/TP1/TP2/MultDesign.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 12:20:26 on Mar 08,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of mysynthcomb01TB.vhd was successful.
# Compile of mysynthcomb01D.vhd was successful.
vsim -gui work.mysynthcomb01tb
# vsim -gui work.mysynthcomb01tb 
# Start time: 12:22:32 on Mar 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mysynthcomb01tb(mysynthcomb01tb_arch)
# Loading work.mysynthcomb01(mysynthcomb01_arch)
# Loading work.addnbits(addnbits_dataflow)
# Loading work.multnbits(multnbits_dataflow)
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (2) for port "/mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits/s1".
#    Time: 0 ps  Iteration: 0  Instance: /mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits File: C:/Users/Mathieu/OneDrive - Efrei/Semestre 6/vhdl/TP1/TP2/MultDesign.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 12:22:33 on Mar 08,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of mysynthcomb01TB.vhd failed with 46 errors.
# Load canceled
# Compile of mysynthcomb01TB.vhd failed with 1 errors.
# Compile of mysynthcomb01TB.vhd was successful.
vsim -gui work.mysynthcomb01tb
# vsim -gui work.mysynthcomb01tb 
# Start time: 12:24:33 on Mar 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mysynthcomb01tb(mysynthcomb01tb_arch)
# Loading work.mysynthcomb01(mysynthcomb01_arch)
# Loading work.addnbits(addnbits_dataflow)
# Loading work.multnbits(multnbits_dataflow)
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (2) for port "/mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits/s1".
#    Time: 0 ps  Iteration: 0  Instance: /mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits File: C:/Users/Mathieu/OneDrive - Efrei/Semestre 6/vhdl/TP1/TP2/MultDesign.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 12:24:33 on Mar 08,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
# Compile of mysynthcomb01TB.vhd was successful.
vsim -gui work.mysynthcomb01tb
# vsim -gui work.mysynthcomb01tb 
# Start time: 12:25:42 on Mar 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mysynthcomb01tb(mysynthcomb01tb_arch)
# Loading work.mysynthcomb01(mysynthcomb01_arch)
# Loading work.addnbits(addnbits_dataflow)
# Loading work.multnbits(multnbits_dataflow)
# ** Fatal: (vsim-3348) Port length (8) does not match actual length (4) for port "/mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits/s1".
#    Time: 0 ps  Iteration: 0  Instance: /mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits File: C:/Users/Mathieu/OneDrive - Efrei/Semestre 6/vhdl/TP1/TP2/MultDesign.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 12:25:43 on Mar 08,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of mysynthcomb01TB.vhd was successful.
vsim -gui work.mysynthcomb01tb
# vsim -gui work.mysynthcomb01tb 
# Start time: 12:27:39 on Mar 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mysynthcomb01tb(mysynthcomb01tb_arch)
# Loading work.mysynthcomb01(mysynthcomb01_arch)
# Loading work.addnbits(addnbits_dataflow)
# Loading work.multnbits(multnbits_dataflow)
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (2) for port "/mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits/s1".
#    Time: 0 ps  Iteration: 0  Instance: /mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits File: C:/Users/Mathieu/OneDrive - Efrei/Semestre 6/vhdl/TP1/TP2/MultDesign.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 12:27:39 on Mar 08,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of mysynthcomb01TB.vhd was successful with warnings.
vsim -gui work.mysynthcomb01tb
# vsim -gui work.mysynthcomb01tb 
# Start time: 12:28:09 on Mar 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mysynthcomb01tb(mysynthcomb01tb_arch)
# Loading work.mysynthcomb01(mysynthcomb01_arch)
# Loading work.addnbits(addnbits_dataflow)
# Loading work.multnbits(multnbits_dataflow)
# ** Fatal: (vsim-3348) Port length (2) does not match actual length (1) for port "/mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits/s1".
#    Time: 0 ps  Iteration: 0  Instance: /mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits File: C:/Users/Mathieu/OneDrive - Efrei/Semestre 6/vhdl/TP1/TP2/MultDesign.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 12:28:09 on Mar 08,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of mysynthcomb01TB.vhd was successful with warnings.
# Compile of MultDesign.vhd was successful.
# Compile of mysynthcomb01TB.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of MultDesign.vhd was successful.
# Compile of mysynthcomb01TB.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.mysynthcomb01tb
# vsim -gui work.mysynthcomb01tb 
# Start time: 12:34:03 on Mar 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mysynthcomb01tb(mysynthcomb01tb_arch)
# Loading work.mysynthcomb01(mysynthcomb01_arch)
# Loading work.addnbits(addnbits_dataflow)
# Loading work.multnbits(multnbits_dataflow)
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (2) for port "/mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits/s1".
#    Time: 0 ps  Iteration: 0  Instance: /mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMulNbits File: C:/Users/Mathieu/OneDrive - Efrei/Semestre 6/vhdl/TP1/TP2/MultDesign.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 12:34:03 on Mar 08,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
# Compile of mysynthcomb01D.vhd was successful.
vsim -gui work.mysynthcomb01tb
# vsim -gui work.mysynthcomb01tb 
# Start time: 12:48:22 on Mar 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mysynthcomb01tb(mysynthcomb01tb_arch)
# Loading work.mysynthcomb01(mysynthcomb01_arch)
# Loading work.addnbits(addnbits_dataflow)
# Loading work.multnbits(multnbits_dataflow)
# Loading work.muxnbits2vers1(muxnbits2vers1_dataflow)
add wave -position insertpoint sim:/mysynthcomb01tb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Mathieu  Hostname: LAPTOP-3D5V21O8  ProcessID: 16144
#           Attempting to use alternate WLF file "./wlfthjby8y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthjby8y
step
run -continue
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMultNbits
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mysynthcomb01tb/MyComponentmysynthcomb01undertest/MycomponentMultNbits
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mysynthcomb01tb/MyComponentmysynthcomb01undertest/MyComponentAddNbit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mysynthcomb01tb/MyComponentmysynthcomb01undertest/MyComponentAddNbit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mysynthcomb01tb/MyComponentmysynthcomb01undertest/MyComponentAddNbit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mysynthcomb01tb/MyComponentmysynthcomb01undertest/MyComponentAddNbit
run -all
# ** Note: sel_in=1 | c_in=0 | e1=0 | e2  =0 || s1 = 0
#    Time: 100 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=0 | e2  =0 || s1 = 0
#    Time: 200 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=0 | e2  =0 || s1 = 1
#    Time: 300 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=0 | e2  =0 || s1 = 0
#    Time: 400 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=0 | e2  =1 || s1 = 1
#    Time: 500 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=0 | e2  =1 || s1 = 0
#    Time: 600 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=0 | e2  =1 || s1 = 2
#    Time: 700 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=0 | e2  =1 || s1 = 0
#    Time: 800 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=0 | e2  =2 || s1 = 2
#    Time: 900 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=0 | e2  =2 || s1 = 0
#    Time: 1 ms  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=0 | e2  =2 || s1 = 3
#    Time: 1100 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=0 | e2  =2 || s1 = 0
#    Time: 1200 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=0 | e2  =3 || s1 = 3
#    Time: 1300 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=0 | e2  =3 || s1 = 0
#    Time: 1400 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=0 | e2  =3 || s1 = 4
#    Time: 1500 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=0 | e2  =3 || s1 = 0
#    Time: 1600 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=1 | e2  =0 || s1 = 1
#    Time: 1700 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=1 | e2  =0 || s1 = 0
#    Time: 1800 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=1 | e2  =0 || s1 = 2
#    Time: 1900 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=1 | e2  =0 || s1 = 0
#    Time: 2 ms  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=1 | e2  =1 || s1 = 2
#    Time: 2100 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=1 | e2  =1 || s1 = 1
#    Time: 2200 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=1 | e2  =1 || s1 = 3
#    Time: 2300 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=1 | e2  =1 || s1 = 1
#    Time: 2400 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=1 | e2  =2 || s1 = 3
#    Time: 2500 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=1 | e2  =2 || s1 = 2
#    Time: 2600 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=1 | e2  =2 || s1 = 4
#    Time: 2700 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=1 | e2  =2 || s1 = 2
#    Time: 2800 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=1 | e2  =3 || s1 = 4
#    Time: 2900 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=1 | e2  =3 || s1 = 3
#    Time: 3 ms  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=1 | e2  =3 || s1 = 5
#    Time: 3100 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=1 | e2  =3 || s1 = 3
#    Time: 3200 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=2 | e2  =0 || s1 = 2
#    Time: 3300 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=2 | e2  =0 || s1 = 0
#    Time: 3400 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=2 | e2  =0 || s1 = 3
#    Time: 3500 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=2 | e2  =0 || s1 = 0
#    Time: 3600 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=2 | e2  =1 || s1 = 3
#    Time: 3700 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=2 | e2  =1 || s1 = 2
#    Time: 3800 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=2 | e2  =1 || s1 = 4
#    Time: 3900 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=2 | e2  =1 || s1 = 2
#    Time: 4 ms  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=2 | e2  =2 || s1 = 4
#    Time: 4100 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=2 | e2  =2 || s1 = 4
#    Time: 4200 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=2 | e2  =2 || s1 = 5
#    Time: 4300 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=2 | e2  =2 || s1 = 4
#    Time: 4400 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=2 | e2  =3 || s1 = 5
#    Time: 4500 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=2 | e2  =3 || s1 = 6
#    Time: 4600 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=2 | e2  =3 || s1 = 6
#    Time: 4700 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=2 | e2  =3 || s1 = 6
#    Time: 4800 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=3 | e2  =0 || s1 = 3
#    Time: 4900 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=3 | e2  =0 || s1 = 0
#    Time: 5 ms  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=3 | e2  =0 || s1 = 4
#    Time: 5100 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=3 | e2  =0 || s1 = 0
#    Time: 5200 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=3 | e2  =1 || s1 = 4
#    Time: 5300 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=3 | e2  =1 || s1 = 3
#    Time: 5400 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=3 | e2  =1 || s1 = 5
#    Time: 5500 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=3 | e2  =1 || s1 = 3
#    Time: 5600 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=3 | e2  =2 || s1 = 5
#    Time: 5700 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=3 | e2  =2 || s1 = 6
#    Time: 5800 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=3 | e2  =2 || s1 = 6
#    Time: 5900 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=3 | e2  =2 || s1 = 6
#    Time: 6 ms  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=3 | e2  =3 || s1 = 6
#    Time: 6100 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=0 | e1=3 | e2  =3 || s1 = 9
#    Time: 6200 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=3 | e2  =3 || s1 = 7
#    Time: 6300 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: sel_in=1 | c_in=1 | e1=3 | e2  =3 || s1 = 9
#    Time: 6400 us  Iteration: 0  Instance: /mysynthcomb01tb
# ** Note: Simulation finished
#    Time: 6400 us  Iteration: 0  Instance: /mysynthcomb01tb
