#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Feb 16 15:05:08 2020
# Process ID: 24703
# Current directory: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL
# Command line: vivado
# Log file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/vivado.log
# Journal file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/vivado.jou
#-----------------------------------------------------------
start_gui
create_project reconfigurable_mux /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
set_property simulator_language Verilog [current_project]
add_files -norecurse {/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/define.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconf_ib_lut.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
