<pre>name: unique0_case
description: case statement with unique0
should_fail: 0
tags: 12.5.3
incdirs: 
top_module: 
files: <a href="../../../../tests/generated/uniquecase/12.5.3--unique0_case.sv.html" target="file-frame">tests/generated/uniquecase/12.5.3--unique0_case.sv</a>


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line <a href="../../../../tests/generated/uniquecase/12.5.3--unique0_case.sv.html#l-11" target="file-frame">tests/generated/uniquecase/12.5.3--unique0_case.sv:11</a>: syntax error, unexpected TOK_CASE
</pre>