
wheel_speed_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049e4  08000140  08000140  00001140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08004b24  08004b24  00005b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d14  08004d14  00006060  2**0
                  CONTENTS
  4 .ARM          00000008  08004d14  08004d14  00005d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d1c  08004d1c  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d1c  08004d1c  00005d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004d20  08004d20  00005d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08004d24  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ec  20000060  08004d84  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000034c  08004d84  0000634c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bd31  00000000  00000000  00006089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bcb  00000000  00000000  00011dba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c48  00000000  00000000  00013988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000987  00000000  00000000  000145d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014e4d  00000000  00000000  00014f57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c94e  00000000  00000000  00029da4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085233  00000000  00000000  000366f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bb925  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000397c  00000000  00000000  000bb968  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000bf2e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000060 	.word	0x20000060
 800015c:	00000000 	.word	0x00000000
 8000160:	08004b0c 	.word	0x08004b0c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000064 	.word	0x20000064
 800017c:	08004b0c 	.word	0x08004b0c

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_dmul>:
 8000190:	b570      	push	{r4, r5, r6, lr}
 8000192:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000196:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800019a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800019e:	bf1d      	ittte	ne
 80001a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001a4:	ea94 0f0c 	teqne	r4, ip
 80001a8:	ea95 0f0c 	teqne	r5, ip
 80001ac:	f000 f8de 	bleq	800036c <__aeabi_dmul+0x1dc>
 80001b0:	442c      	add	r4, r5
 80001b2:	ea81 0603 	eor.w	r6, r1, r3
 80001b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001c2:	bf18      	it	ne
 80001c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80001c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80001cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80001d0:	d038      	beq.n	8000244 <__aeabi_dmul+0xb4>
 80001d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80001d6:	f04f 0500 	mov.w	r5, #0
 80001da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80001de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001e6:	f04f 0600 	mov.w	r6, #0
 80001ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ee:	f09c 0f00 	teq	ip, #0
 80001f2:	bf18      	it	ne
 80001f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000200:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000204:	d204      	bcs.n	8000210 <__aeabi_dmul+0x80>
 8000206:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800020a:	416d      	adcs	r5, r5
 800020c:	eb46 0606 	adc.w	r6, r6, r6
 8000210:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000214:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000218:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800021c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000220:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000224:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000228:	bf88      	it	hi
 800022a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800022e:	d81e      	bhi.n	800026e <__aeabi_dmul+0xde>
 8000230:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000234:	bf08      	it	eq
 8000236:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800023a:	f150 0000 	adcs.w	r0, r0, #0
 800023e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000242:	bd70      	pop	{r4, r5, r6, pc}
 8000244:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000248:	ea46 0101 	orr.w	r1, r6, r1
 800024c:	ea40 0002 	orr.w	r0, r0, r2
 8000250:	ea81 0103 	eor.w	r1, r1, r3
 8000254:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000258:	bfc2      	ittt	gt
 800025a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800025e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000262:	bd70      	popgt	{r4, r5, r6, pc}
 8000264:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000268:	f04f 0e00 	mov.w	lr, #0
 800026c:	3c01      	subs	r4, #1
 800026e:	f300 80ab 	bgt.w	80003c8 <__aeabi_dmul+0x238>
 8000272:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000276:	bfde      	ittt	le
 8000278:	2000      	movle	r0, #0
 800027a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800027e:	bd70      	pople	{r4, r5, r6, pc}
 8000280:	f1c4 0400 	rsb	r4, r4, #0
 8000284:	3c20      	subs	r4, #32
 8000286:	da35      	bge.n	80002f4 <__aeabi_dmul+0x164>
 8000288:	340c      	adds	r4, #12
 800028a:	dc1b      	bgt.n	80002c4 <__aeabi_dmul+0x134>
 800028c:	f104 0414 	add.w	r4, r4, #20
 8000290:	f1c4 0520 	rsb	r5, r4, #32
 8000294:	fa00 f305 	lsl.w	r3, r0, r5
 8000298:	fa20 f004 	lsr.w	r0, r0, r4
 800029c:	fa01 f205 	lsl.w	r2, r1, r5
 80002a0:	ea40 0002 	orr.w	r0, r0, r2
 80002a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002b0:	fa21 f604 	lsr.w	r6, r1, r4
 80002b4:	eb42 0106 	adc.w	r1, r2, r6
 80002b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002bc:	bf08      	it	eq
 80002be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002c2:	bd70      	pop	{r4, r5, r6, pc}
 80002c4:	f1c4 040c 	rsb	r4, r4, #12
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f304 	lsl.w	r3, r0, r4
 80002d0:	fa20 f005 	lsr.w	r0, r0, r5
 80002d4:	fa01 f204 	lsl.w	r2, r1, r4
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ec:	bf08      	it	eq
 80002ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002f2:	bd70      	pop	{r4, r5, r6, pc}
 80002f4:	f1c4 0520 	rsb	r5, r4, #32
 80002f8:	fa00 f205 	lsl.w	r2, r0, r5
 80002fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000300:	fa20 f304 	lsr.w	r3, r0, r4
 8000304:	fa01 f205 	lsl.w	r2, r1, r5
 8000308:	ea43 0302 	orr.w	r3, r3, r2
 800030c:	fa21 f004 	lsr.w	r0, r1, r4
 8000310:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000314:	fa21 f204 	lsr.w	r2, r1, r4
 8000318:	ea20 0002 	bic.w	r0, r0, r2
 800031c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f094 0f00 	teq	r4, #0
 8000330:	d10f      	bne.n	8000352 <__aeabi_dmul+0x1c2>
 8000332:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000336:	0040      	lsls	r0, r0, #1
 8000338:	eb41 0101 	adc.w	r1, r1, r1
 800033c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000340:	bf08      	it	eq
 8000342:	3c01      	subeq	r4, #1
 8000344:	d0f7      	beq.n	8000336 <__aeabi_dmul+0x1a6>
 8000346:	ea41 0106 	orr.w	r1, r1, r6
 800034a:	f095 0f00 	teq	r5, #0
 800034e:	bf18      	it	ne
 8000350:	4770      	bxne	lr
 8000352:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000356:	0052      	lsls	r2, r2, #1
 8000358:	eb43 0303 	adc.w	r3, r3, r3
 800035c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000360:	bf08      	it	eq
 8000362:	3d01      	subeq	r5, #1
 8000364:	d0f7      	beq.n	8000356 <__aeabi_dmul+0x1c6>
 8000366:	ea43 0306 	orr.w	r3, r3, r6
 800036a:	4770      	bx	lr
 800036c:	ea94 0f0c 	teq	r4, ip
 8000370:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000374:	bf18      	it	ne
 8000376:	ea95 0f0c 	teqne	r5, ip
 800037a:	d00c      	beq.n	8000396 <__aeabi_dmul+0x206>
 800037c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000380:	bf18      	it	ne
 8000382:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000386:	d1d1      	bne.n	800032c <__aeabi_dmul+0x19c>
 8000388:	ea81 0103 	eor.w	r1, r1, r3
 800038c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000390:	f04f 0000 	mov.w	r0, #0
 8000394:	bd70      	pop	{r4, r5, r6, pc}
 8000396:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800039a:	bf06      	itte	eq
 800039c:	4610      	moveq	r0, r2
 800039e:	4619      	moveq	r1, r3
 80003a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003a4:	d019      	beq.n	80003da <__aeabi_dmul+0x24a>
 80003a6:	ea94 0f0c 	teq	r4, ip
 80003aa:	d102      	bne.n	80003b2 <__aeabi_dmul+0x222>
 80003ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003b0:	d113      	bne.n	80003da <__aeabi_dmul+0x24a>
 80003b2:	ea95 0f0c 	teq	r5, ip
 80003b6:	d105      	bne.n	80003c4 <__aeabi_dmul+0x234>
 80003b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003bc:	bf1c      	itt	ne
 80003be:	4610      	movne	r0, r2
 80003c0:	4619      	movne	r1, r3
 80003c2:	d10a      	bne.n	80003da <__aeabi_dmul+0x24a>
 80003c4:	ea81 0103 	eor.w	r1, r1, r3
 80003c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd70      	pop	{r4, r5, r6, pc}
 80003da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003e2:	bd70      	pop	{r4, r5, r6, pc}

080003e4 <__aeabi_drsub>:
 80003e4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003e8:	e002      	b.n	80003f0 <__adddf3>
 80003ea:	bf00      	nop

080003ec <__aeabi_dsub>:
 80003ec:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003f0 <__adddf3>:
 80003f0:	b530      	push	{r4, r5, lr}
 80003f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003fa:	ea94 0f05 	teq	r4, r5
 80003fe:	bf08      	it	eq
 8000400:	ea90 0f02 	teqeq	r0, r2
 8000404:	bf1f      	itttt	ne
 8000406:	ea54 0c00 	orrsne.w	ip, r4, r0
 800040a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000412:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000416:	f000 80e2 	beq.w	80005de <__adddf3+0x1ee>
 800041a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000422:	bfb8      	it	lt
 8000424:	426d      	neglt	r5, r5
 8000426:	dd0c      	ble.n	8000442 <__adddf3+0x52>
 8000428:	442c      	add	r4, r5
 800042a:	ea80 0202 	eor.w	r2, r0, r2
 800042e:	ea81 0303 	eor.w	r3, r1, r3
 8000432:	ea82 0000 	eor.w	r0, r2, r0
 8000436:	ea83 0101 	eor.w	r1, r3, r1
 800043a:	ea80 0202 	eor.w	r2, r0, r2
 800043e:	ea81 0303 	eor.w	r3, r1, r3
 8000442:	2d36      	cmp	r5, #54	@ 0x36
 8000444:	bf88      	it	hi
 8000446:	bd30      	pophi	{r4, r5, pc}
 8000448:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800044c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000450:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000454:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000458:	d002      	beq.n	8000460 <__adddf3+0x70>
 800045a:	4240      	negs	r0, r0
 800045c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000460:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000464:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000468:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800046c:	d002      	beq.n	8000474 <__adddf3+0x84>
 800046e:	4252      	negs	r2, r2
 8000470:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000474:	ea94 0f05 	teq	r4, r5
 8000478:	f000 80a7 	beq.w	80005ca <__adddf3+0x1da>
 800047c:	f1a4 0401 	sub.w	r4, r4, #1
 8000480:	f1d5 0e20 	rsbs	lr, r5, #32
 8000484:	db0d      	blt.n	80004a2 <__adddf3+0xb2>
 8000486:	fa02 fc0e 	lsl.w	ip, r2, lr
 800048a:	fa22 f205 	lsr.w	r2, r2, r5
 800048e:	1880      	adds	r0, r0, r2
 8000490:	f141 0100 	adc.w	r1, r1, #0
 8000494:	fa03 f20e 	lsl.w	r2, r3, lr
 8000498:	1880      	adds	r0, r0, r2
 800049a:	fa43 f305 	asr.w	r3, r3, r5
 800049e:	4159      	adcs	r1, r3
 80004a0:	e00e      	b.n	80004c0 <__adddf3+0xd0>
 80004a2:	f1a5 0520 	sub.w	r5, r5, #32
 80004a6:	f10e 0e20 	add.w	lr, lr, #32
 80004aa:	2a01      	cmp	r2, #1
 80004ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004b0:	bf28      	it	cs
 80004b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b6:	fa43 f305 	asr.w	r3, r3, r5
 80004ba:	18c0      	adds	r0, r0, r3
 80004bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004c4:	d507      	bpl.n	80004d6 <__adddf3+0xe6>
 80004c6:	f04f 0e00 	mov.w	lr, #0
 80004ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004da:	d31b      	bcc.n	8000514 <__adddf3+0x124>
 80004dc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004e0:	d30c      	bcc.n	80004fc <__adddf3+0x10c>
 80004e2:	0849      	lsrs	r1, r1, #1
 80004e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ec:	f104 0401 	add.w	r4, r4, #1
 80004f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004f8:	f080 809a 	bcs.w	8000630 <__adddf3+0x240>
 80004fc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000500:	bf08      	it	eq
 8000502:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000506:	f150 0000 	adcs.w	r0, r0, #0
 800050a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050e:	ea41 0105 	orr.w	r1, r1, r5
 8000512:	bd30      	pop	{r4, r5, pc}
 8000514:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000518:	4140      	adcs	r0, r0
 800051a:	eb41 0101 	adc.w	r1, r1, r1
 800051e:	3c01      	subs	r4, #1
 8000520:	bf28      	it	cs
 8000522:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000526:	d2e9      	bcs.n	80004fc <__adddf3+0x10c>
 8000528:	f091 0f00 	teq	r1, #0
 800052c:	bf04      	itt	eq
 800052e:	4601      	moveq	r1, r0
 8000530:	2000      	moveq	r0, #0
 8000532:	fab1 f381 	clz	r3, r1
 8000536:	bf08      	it	eq
 8000538:	3320      	addeq	r3, #32
 800053a:	f1a3 030b 	sub.w	r3, r3, #11
 800053e:	f1b3 0220 	subs.w	r2, r3, #32
 8000542:	da0c      	bge.n	800055e <__adddf3+0x16e>
 8000544:	320c      	adds	r2, #12
 8000546:	dd08      	ble.n	800055a <__adddf3+0x16a>
 8000548:	f102 0c14 	add.w	ip, r2, #20
 800054c:	f1c2 020c 	rsb	r2, r2, #12
 8000550:	fa01 f00c 	lsl.w	r0, r1, ip
 8000554:	fa21 f102 	lsr.w	r1, r1, r2
 8000558:	e00c      	b.n	8000574 <__adddf3+0x184>
 800055a:	f102 0214 	add.w	r2, r2, #20
 800055e:	bfd8      	it	le
 8000560:	f1c2 0c20 	rsble	ip, r2, #32
 8000564:	fa01 f102 	lsl.w	r1, r1, r2
 8000568:	fa20 fc0c 	lsr.w	ip, r0, ip
 800056c:	bfdc      	itt	le
 800056e:	ea41 010c 	orrle.w	r1, r1, ip
 8000572:	4090      	lslle	r0, r2
 8000574:	1ae4      	subs	r4, r4, r3
 8000576:	bfa2      	ittt	ge
 8000578:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800057c:	4329      	orrge	r1, r5
 800057e:	bd30      	popge	{r4, r5, pc}
 8000580:	ea6f 0404 	mvn.w	r4, r4
 8000584:	3c1f      	subs	r4, #31
 8000586:	da1c      	bge.n	80005c2 <__adddf3+0x1d2>
 8000588:	340c      	adds	r4, #12
 800058a:	dc0e      	bgt.n	80005aa <__adddf3+0x1ba>
 800058c:	f104 0414 	add.w	r4, r4, #20
 8000590:	f1c4 0220 	rsb	r2, r4, #32
 8000594:	fa20 f004 	lsr.w	r0, r0, r4
 8000598:	fa01 f302 	lsl.w	r3, r1, r2
 800059c:	ea40 0003 	orr.w	r0, r0, r3
 80005a0:	fa21 f304 	lsr.w	r3, r1, r4
 80005a4:	ea45 0103 	orr.w	r1, r5, r3
 80005a8:	bd30      	pop	{r4, r5, pc}
 80005aa:	f1c4 040c 	rsb	r4, r4, #12
 80005ae:	f1c4 0220 	rsb	r2, r4, #32
 80005b2:	fa20 f002 	lsr.w	r0, r0, r2
 80005b6:	fa01 f304 	lsl.w	r3, r1, r4
 80005ba:	ea40 0003 	orr.w	r0, r0, r3
 80005be:	4629      	mov	r1, r5
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	fa21 f004 	lsr.w	r0, r1, r4
 80005c6:	4629      	mov	r1, r5
 80005c8:	bd30      	pop	{r4, r5, pc}
 80005ca:	f094 0f00 	teq	r4, #0
 80005ce:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005d2:	bf06      	itte	eq
 80005d4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005d8:	3401      	addeq	r4, #1
 80005da:	3d01      	subne	r5, #1
 80005dc:	e74e      	b.n	800047c <__adddf3+0x8c>
 80005de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005e2:	bf18      	it	ne
 80005e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e8:	d029      	beq.n	800063e <__adddf3+0x24e>
 80005ea:	ea94 0f05 	teq	r4, r5
 80005ee:	bf08      	it	eq
 80005f0:	ea90 0f02 	teqeq	r0, r2
 80005f4:	d005      	beq.n	8000602 <__adddf3+0x212>
 80005f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005fa:	bf04      	itt	eq
 80005fc:	4619      	moveq	r1, r3
 80005fe:	4610      	moveq	r0, r2
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	ea91 0f03 	teq	r1, r3
 8000606:	bf1e      	ittt	ne
 8000608:	2100      	movne	r1, #0
 800060a:	2000      	movne	r0, #0
 800060c:	bd30      	popne	{r4, r5, pc}
 800060e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000612:	d105      	bne.n	8000620 <__adddf3+0x230>
 8000614:	0040      	lsls	r0, r0, #1
 8000616:	4149      	adcs	r1, r1
 8000618:	bf28      	it	cs
 800061a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800061e:	bd30      	pop	{r4, r5, pc}
 8000620:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000624:	bf3c      	itt	cc
 8000626:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800062a:	bd30      	popcc	{r4, r5, pc}
 800062c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000630:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000634:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000638:	f04f 0000 	mov.w	r0, #0
 800063c:	bd30      	pop	{r4, r5, pc}
 800063e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000642:	bf1a      	itte	ne
 8000644:	4619      	movne	r1, r3
 8000646:	4610      	movne	r0, r2
 8000648:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800064c:	bf1c      	itt	ne
 800064e:	460b      	movne	r3, r1
 8000650:	4602      	movne	r2, r0
 8000652:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000656:	bf06      	itte	eq
 8000658:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800065c:	ea91 0f03 	teqeq	r1, r3
 8000660:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000664:	bd30      	pop	{r4, r5, pc}
 8000666:	bf00      	nop

08000668 <__aeabi_ui2d>:
 8000668:	f090 0f00 	teq	r0, #0
 800066c:	bf04      	itt	eq
 800066e:	2100      	moveq	r1, #0
 8000670:	4770      	bxeq	lr
 8000672:	b530      	push	{r4, r5, lr}
 8000674:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000678:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800067c:	f04f 0500 	mov.w	r5, #0
 8000680:	f04f 0100 	mov.w	r1, #0
 8000684:	e750      	b.n	8000528 <__adddf3+0x138>
 8000686:	bf00      	nop

08000688 <__aeabi_i2d>:
 8000688:	f090 0f00 	teq	r0, #0
 800068c:	bf04      	itt	eq
 800068e:	2100      	moveq	r1, #0
 8000690:	4770      	bxeq	lr
 8000692:	b530      	push	{r4, r5, lr}
 8000694:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000698:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800069c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006a0:	bf48      	it	mi
 80006a2:	4240      	negmi	r0, r0
 80006a4:	f04f 0100 	mov.w	r1, #0
 80006a8:	e73e      	b.n	8000528 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_f2d>:
 80006ac:	0042      	lsls	r2, r0, #1
 80006ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006ba:	bf1f      	itttt	ne
 80006bc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006c0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006c4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006c8:	4770      	bxne	lr
 80006ca:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006ce:	bf08      	it	eq
 80006d0:	4770      	bxeq	lr
 80006d2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006d6:	bf04      	itt	eq
 80006d8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006dc:	4770      	bxeq	lr
 80006de:	b530      	push	{r4, r5, lr}
 80006e0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006e8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	e71c      	b.n	8000528 <__adddf3+0x138>
 80006ee:	bf00      	nop

080006f0 <__aeabi_ul2d>:
 80006f0:	ea50 0201 	orrs.w	r2, r0, r1
 80006f4:	bf08      	it	eq
 80006f6:	4770      	bxeq	lr
 80006f8:	b530      	push	{r4, r5, lr}
 80006fa:	f04f 0500 	mov.w	r5, #0
 80006fe:	e00a      	b.n	8000716 <__aeabi_l2d+0x16>

08000700 <__aeabi_l2d>:
 8000700:	ea50 0201 	orrs.w	r2, r0, r1
 8000704:	bf08      	it	eq
 8000706:	4770      	bxeq	lr
 8000708:	b530      	push	{r4, r5, lr}
 800070a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800070e:	d502      	bpl.n	8000716 <__aeabi_l2d+0x16>
 8000710:	4240      	negs	r0, r0
 8000712:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000716:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800071a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000722:	f43f aed8 	beq.w	80004d6 <__adddf3+0xe6>
 8000726:	f04f 0203 	mov.w	r2, #3
 800072a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072e:	bf18      	it	ne
 8000730:	3203      	addne	r2, #3
 8000732:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000736:	bf18      	it	ne
 8000738:	3203      	addne	r2, #3
 800073a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073e:	f1c2 0320 	rsb	r3, r2, #32
 8000742:	fa00 fc03 	lsl.w	ip, r0, r3
 8000746:	fa20 f002 	lsr.w	r0, r0, r2
 800074a:	fa01 fe03 	lsl.w	lr, r1, r3
 800074e:	ea40 000e 	orr.w	r0, r0, lr
 8000752:	fa21 f102 	lsr.w	r1, r1, r2
 8000756:	4414      	add	r4, r2
 8000758:	e6bd      	b.n	80004d6 <__adddf3+0xe6>
 800075a:	bf00      	nop

0800075c <__aeabi_d2uiz>:
 800075c:	004a      	lsls	r2, r1, #1
 800075e:	d211      	bcs.n	8000784 <__aeabi_d2uiz+0x28>
 8000760:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000764:	d211      	bcs.n	800078a <__aeabi_d2uiz+0x2e>
 8000766:	d50d      	bpl.n	8000784 <__aeabi_d2uiz+0x28>
 8000768:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800076c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000770:	d40e      	bmi.n	8000790 <__aeabi_d2uiz+0x34>
 8000772:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000776:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800077a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800077e:	fa23 f002 	lsr.w	r0, r3, r2
 8000782:	4770      	bx	lr
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	4770      	bx	lr
 800078a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800078e:	d102      	bne.n	8000796 <__aeabi_d2uiz+0x3a>
 8000790:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000794:	4770      	bx	lr
 8000796:	f04f 0000 	mov.w	r0, #0
 800079a:	4770      	bx	lr

0800079c <__aeabi_uldivmod>:
 800079c:	b953      	cbnz	r3, 80007b4 <__aeabi_uldivmod+0x18>
 800079e:	b94a      	cbnz	r2, 80007b4 <__aeabi_uldivmod+0x18>
 80007a0:	2900      	cmp	r1, #0
 80007a2:	bf08      	it	eq
 80007a4:	2800      	cmpeq	r0, #0
 80007a6:	bf1c      	itt	ne
 80007a8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80007ac:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80007b0:	f000 b968 	b.w	8000a84 <__aeabi_idiv0>
 80007b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80007b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80007bc:	f000 f806 	bl	80007cc <__udivmoddi4>
 80007c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007c8:	b004      	add	sp, #16
 80007ca:	4770      	bx	lr

080007cc <__udivmoddi4>:
 80007cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007d0:	9d08      	ldr	r5, [sp, #32]
 80007d2:	460c      	mov	r4, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14e      	bne.n	8000876 <__udivmoddi4+0xaa>
 80007d8:	4694      	mov	ip, r2
 80007da:	458c      	cmp	ip, r1
 80007dc:	4686      	mov	lr, r0
 80007de:	fab2 f282 	clz	r2, r2
 80007e2:	d962      	bls.n	80008aa <__udivmoddi4+0xde>
 80007e4:	b14a      	cbz	r2, 80007fa <__udivmoddi4+0x2e>
 80007e6:	f1c2 0320 	rsb	r3, r2, #32
 80007ea:	4091      	lsls	r1, r2
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80007f4:	4319      	orrs	r1, r3
 80007f6:	fa00 fe02 	lsl.w	lr, r0, r2
 80007fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007fe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000802:	fb07 1114 	mls	r1, r7, r4, r1
 8000806:	fa1f f68c 	uxth.w	r6, ip
 800080a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800080e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000812:	fb04 f106 	mul.w	r1, r4, r6
 8000816:	4299      	cmp	r1, r3
 8000818:	d90a      	bls.n	8000830 <__udivmoddi4+0x64>
 800081a:	eb1c 0303 	adds.w	r3, ip, r3
 800081e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000822:	f080 8110 	bcs.w	8000a46 <__udivmoddi4+0x27a>
 8000826:	4299      	cmp	r1, r3
 8000828:	f240 810d 	bls.w	8000a46 <__udivmoddi4+0x27a>
 800082c:	3c02      	subs	r4, #2
 800082e:	4463      	add	r3, ip
 8000830:	1a59      	subs	r1, r3, r1
 8000832:	fbb1 f0f7 	udiv	r0, r1, r7
 8000836:	fb07 1110 	mls	r1, r7, r0, r1
 800083a:	fb00 f606 	mul.w	r6, r0, r6
 800083e:	fa1f f38e 	uxth.w	r3, lr
 8000842:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000846:	429e      	cmp	r6, r3
 8000848:	d90a      	bls.n	8000860 <__udivmoddi4+0x94>
 800084a:	eb1c 0303 	adds.w	r3, ip, r3
 800084e:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000852:	f080 80fa 	bcs.w	8000a4a <__udivmoddi4+0x27e>
 8000856:	429e      	cmp	r6, r3
 8000858:	f240 80f7 	bls.w	8000a4a <__udivmoddi4+0x27e>
 800085c:	4463      	add	r3, ip
 800085e:	3802      	subs	r0, #2
 8000860:	2100      	movs	r1, #0
 8000862:	1b9b      	subs	r3, r3, r6
 8000864:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000868:	b11d      	cbz	r5, 8000872 <__udivmoddi4+0xa6>
 800086a:	40d3      	lsrs	r3, r2
 800086c:	2200      	movs	r2, #0
 800086e:	e9c5 3200 	strd	r3, r2, [r5]
 8000872:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000876:	428b      	cmp	r3, r1
 8000878:	d905      	bls.n	8000886 <__udivmoddi4+0xba>
 800087a:	b10d      	cbz	r5, 8000880 <__udivmoddi4+0xb4>
 800087c:	e9c5 0100 	strd	r0, r1, [r5]
 8000880:	2100      	movs	r1, #0
 8000882:	4608      	mov	r0, r1
 8000884:	e7f5      	b.n	8000872 <__udivmoddi4+0xa6>
 8000886:	fab3 f183 	clz	r1, r3
 800088a:	2900      	cmp	r1, #0
 800088c:	d146      	bne.n	800091c <__udivmoddi4+0x150>
 800088e:	42a3      	cmp	r3, r4
 8000890:	d302      	bcc.n	8000898 <__udivmoddi4+0xcc>
 8000892:	4290      	cmp	r0, r2
 8000894:	f0c0 80ee 	bcc.w	8000a74 <__udivmoddi4+0x2a8>
 8000898:	1a86      	subs	r6, r0, r2
 800089a:	eb64 0303 	sbc.w	r3, r4, r3
 800089e:	2001      	movs	r0, #1
 80008a0:	2d00      	cmp	r5, #0
 80008a2:	d0e6      	beq.n	8000872 <__udivmoddi4+0xa6>
 80008a4:	e9c5 6300 	strd	r6, r3, [r5]
 80008a8:	e7e3      	b.n	8000872 <__udivmoddi4+0xa6>
 80008aa:	2a00      	cmp	r2, #0
 80008ac:	f040 808f 	bne.w	80009ce <__udivmoddi4+0x202>
 80008b0:	eba1 040c 	sub.w	r4, r1, ip
 80008b4:	2101      	movs	r1, #1
 80008b6:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008ba:	fa1f f78c 	uxth.w	r7, ip
 80008be:	fbb4 f6f8 	udiv	r6, r4, r8
 80008c2:	fb08 4416 	mls	r4, r8, r6, r4
 80008c6:	fb07 f006 	mul.w	r0, r7, r6
 80008ca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008d2:	4298      	cmp	r0, r3
 80008d4:	d908      	bls.n	80008e8 <__udivmoddi4+0x11c>
 80008d6:	eb1c 0303 	adds.w	r3, ip, r3
 80008da:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80008de:	d202      	bcs.n	80008e6 <__udivmoddi4+0x11a>
 80008e0:	4298      	cmp	r0, r3
 80008e2:	f200 80cb 	bhi.w	8000a7c <__udivmoddi4+0x2b0>
 80008e6:	4626      	mov	r6, r4
 80008e8:	1a1c      	subs	r4, r3, r0
 80008ea:	fbb4 f0f8 	udiv	r0, r4, r8
 80008ee:	fb08 4410 	mls	r4, r8, r0, r4
 80008f2:	fb00 f707 	mul.w	r7, r0, r7
 80008f6:	fa1f f38e 	uxth.w	r3, lr
 80008fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008fe:	429f      	cmp	r7, r3
 8000900:	d908      	bls.n	8000914 <__udivmoddi4+0x148>
 8000902:	eb1c 0303 	adds.w	r3, ip, r3
 8000906:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800090a:	d202      	bcs.n	8000912 <__udivmoddi4+0x146>
 800090c:	429f      	cmp	r7, r3
 800090e:	f200 80ae 	bhi.w	8000a6e <__udivmoddi4+0x2a2>
 8000912:	4620      	mov	r0, r4
 8000914:	1bdb      	subs	r3, r3, r7
 8000916:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800091a:	e7a5      	b.n	8000868 <__udivmoddi4+0x9c>
 800091c:	f1c1 0720 	rsb	r7, r1, #32
 8000920:	408b      	lsls	r3, r1
 8000922:	fa22 fc07 	lsr.w	ip, r2, r7
 8000926:	ea4c 0c03 	orr.w	ip, ip, r3
 800092a:	fa24 f607 	lsr.w	r6, r4, r7
 800092e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000932:	fbb6 f8f9 	udiv	r8, r6, r9
 8000936:	fa1f fe8c 	uxth.w	lr, ip
 800093a:	fb09 6618 	mls	r6, r9, r8, r6
 800093e:	fa20 f307 	lsr.w	r3, r0, r7
 8000942:	408c      	lsls	r4, r1
 8000944:	fa00 fa01 	lsl.w	sl, r0, r1
 8000948:	fb08 f00e 	mul.w	r0, r8, lr
 800094c:	431c      	orrs	r4, r3
 800094e:	0c23      	lsrs	r3, r4, #16
 8000950:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000954:	4298      	cmp	r0, r3
 8000956:	fa02 f201 	lsl.w	r2, r2, r1
 800095a:	d90a      	bls.n	8000972 <__udivmoddi4+0x1a6>
 800095c:	eb1c 0303 	adds.w	r3, ip, r3
 8000960:	f108 36ff 	add.w	r6, r8, #4294967295	@ 0xffffffff
 8000964:	f080 8081 	bcs.w	8000a6a <__udivmoddi4+0x29e>
 8000968:	4298      	cmp	r0, r3
 800096a:	d97e      	bls.n	8000a6a <__udivmoddi4+0x29e>
 800096c:	f1a8 0802 	sub.w	r8, r8, #2
 8000970:	4463      	add	r3, ip
 8000972:	1a1e      	subs	r6, r3, r0
 8000974:	fbb6 f3f9 	udiv	r3, r6, r9
 8000978:	fb09 6613 	mls	r6, r9, r3, r6
 800097c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000980:	b2a4      	uxth	r4, r4
 8000982:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000986:	45a6      	cmp	lr, r4
 8000988:	d908      	bls.n	800099c <__udivmoddi4+0x1d0>
 800098a:	eb1c 0404 	adds.w	r4, ip, r4
 800098e:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000992:	d266      	bcs.n	8000a62 <__udivmoddi4+0x296>
 8000994:	45a6      	cmp	lr, r4
 8000996:	d964      	bls.n	8000a62 <__udivmoddi4+0x296>
 8000998:	3b02      	subs	r3, #2
 800099a:	4464      	add	r4, ip
 800099c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80009a0:	fba0 8302 	umull	r8, r3, r0, r2
 80009a4:	eba4 040e 	sub.w	r4, r4, lr
 80009a8:	429c      	cmp	r4, r3
 80009aa:	46c6      	mov	lr, r8
 80009ac:	461e      	mov	r6, r3
 80009ae:	d350      	bcc.n	8000a52 <__udivmoddi4+0x286>
 80009b0:	d04d      	beq.n	8000a4e <__udivmoddi4+0x282>
 80009b2:	b155      	cbz	r5, 80009ca <__udivmoddi4+0x1fe>
 80009b4:	ebba 030e 	subs.w	r3, sl, lr
 80009b8:	eb64 0406 	sbc.w	r4, r4, r6
 80009bc:	fa04 f707 	lsl.w	r7, r4, r7
 80009c0:	40cb      	lsrs	r3, r1
 80009c2:	431f      	orrs	r7, r3
 80009c4:	40cc      	lsrs	r4, r1
 80009c6:	e9c5 7400 	strd	r7, r4, [r5]
 80009ca:	2100      	movs	r1, #0
 80009cc:	e751      	b.n	8000872 <__udivmoddi4+0xa6>
 80009ce:	fa0c fc02 	lsl.w	ip, ip, r2
 80009d2:	f1c2 0320 	rsb	r3, r2, #32
 80009d6:	40d9      	lsrs	r1, r3
 80009d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009dc:	fa20 f303 	lsr.w	r3, r0, r3
 80009e0:	fa00 fe02 	lsl.w	lr, r0, r2
 80009e4:	fbb1 f0f8 	udiv	r0, r1, r8
 80009e8:	fb08 1110 	mls	r1, r8, r0, r1
 80009ec:	4094      	lsls	r4, r2
 80009ee:	431c      	orrs	r4, r3
 80009f0:	fa1f f78c 	uxth.w	r7, ip
 80009f4:	0c23      	lsrs	r3, r4, #16
 80009f6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80009fa:	fb00 f107 	mul.w	r1, r0, r7
 80009fe:	4299      	cmp	r1, r3
 8000a00:	d908      	bls.n	8000a14 <__udivmoddi4+0x248>
 8000a02:	eb1c 0303 	adds.w	r3, ip, r3
 8000a06:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000a0a:	d22c      	bcs.n	8000a66 <__udivmoddi4+0x29a>
 8000a0c:	4299      	cmp	r1, r3
 8000a0e:	d92a      	bls.n	8000a66 <__udivmoddi4+0x29a>
 8000a10:	3802      	subs	r0, #2
 8000a12:	4463      	add	r3, ip
 8000a14:	1a5b      	subs	r3, r3, r1
 8000a16:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a1a:	fb08 3311 	mls	r3, r8, r1, r3
 8000a1e:	b2a4      	uxth	r4, r4
 8000a20:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a24:	fb01 f307 	mul.w	r3, r1, r7
 8000a28:	42a3      	cmp	r3, r4
 8000a2a:	d908      	bls.n	8000a3e <__udivmoddi4+0x272>
 8000a2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a30:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000a34:	d213      	bcs.n	8000a5e <__udivmoddi4+0x292>
 8000a36:	42a3      	cmp	r3, r4
 8000a38:	d911      	bls.n	8000a5e <__udivmoddi4+0x292>
 8000a3a:	3902      	subs	r1, #2
 8000a3c:	4464      	add	r4, ip
 8000a3e:	1ae4      	subs	r4, r4, r3
 8000a40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a44:	e73b      	b.n	80008be <__udivmoddi4+0xf2>
 8000a46:	4604      	mov	r4, r0
 8000a48:	e6f2      	b.n	8000830 <__udivmoddi4+0x64>
 8000a4a:	4608      	mov	r0, r1
 8000a4c:	e708      	b.n	8000860 <__udivmoddi4+0x94>
 8000a4e:	45c2      	cmp	sl, r8
 8000a50:	d2af      	bcs.n	80009b2 <__udivmoddi4+0x1e6>
 8000a52:	ebb8 0e02 	subs.w	lr, r8, r2
 8000a56:	eb63 060c 	sbc.w	r6, r3, ip
 8000a5a:	3801      	subs	r0, #1
 8000a5c:	e7a9      	b.n	80009b2 <__udivmoddi4+0x1e6>
 8000a5e:	4631      	mov	r1, r6
 8000a60:	e7ed      	b.n	8000a3e <__udivmoddi4+0x272>
 8000a62:	4603      	mov	r3, r0
 8000a64:	e79a      	b.n	800099c <__udivmoddi4+0x1d0>
 8000a66:	4630      	mov	r0, r6
 8000a68:	e7d4      	b.n	8000a14 <__udivmoddi4+0x248>
 8000a6a:	46b0      	mov	r8, r6
 8000a6c:	e781      	b.n	8000972 <__udivmoddi4+0x1a6>
 8000a6e:	4463      	add	r3, ip
 8000a70:	3802      	subs	r0, #2
 8000a72:	e74f      	b.n	8000914 <__udivmoddi4+0x148>
 8000a74:	4606      	mov	r6, r0
 8000a76:	4623      	mov	r3, r4
 8000a78:	4608      	mov	r0, r1
 8000a7a:	e711      	b.n	80008a0 <__udivmoddi4+0xd4>
 8000a7c:	3e02      	subs	r6, #2
 8000a7e:	4463      	add	r3, ip
 8000a80:	e732      	b.n	80008e8 <__udivmoddi4+0x11c>
 8000a82:	bf00      	nop

08000a84 <__aeabi_idiv0>:
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <setup_log_message>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void setup_log_message(char *text) {
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b08c      	sub	sp, #48	@ 0x30
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
    char message[40];
    sprintf(message, "[%lu] %s setup OK \r\n", HAL_GetTick(), text);
 8000a90:	f001 fbb6 	bl	8002200 <HAL_GetTick>
 8000a94:	4602      	mov	r2, r0
 8000a96:	f107 0008 	add.w	r0, r7, #8
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	490a      	ldr	r1, [pc, #40]	@ (8000ac8 <setup_log_message+0x40>)
 8000a9e:	f003 fb85 	bl	80041ac <siprintf>
    HAL_UART_Transmit(&huart1, message, strlen(message), 10000);
 8000aa2:	f107 0308 	add.w	r3, r7, #8
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f7ff fb6a 	bl	8000180 <strlen>
 8000aac:	4603      	mov	r3, r0
 8000aae:	b29a      	uxth	r2, r3
 8000ab0:	f107 0108 	add.w	r1, r7, #8
 8000ab4:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000ab8:	4804      	ldr	r0, [pc, #16]	@ (8000acc <setup_log_message+0x44>)
 8000aba:	f003 f94d 	bl	8003d58 <HAL_UART_Transmit>
}
 8000abe:	bf00      	nop
 8000ac0:	3730      	adds	r7, #48	@ 0x30
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	08004b24 	.word	0x08004b24
 8000acc:	20000190 	.word	0x20000190

08000ad0 <general_log_message>:

void general_log_message(char *text) {
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b09c      	sub	sp, #112	@ 0x70
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
    char message[100];
    sprintf(message, "[%lu] %s \r\n", HAL_GetTick(), text);
 8000ad8:	f001 fb92 	bl	8002200 <HAL_GetTick>
 8000adc:	4602      	mov	r2, r0
 8000ade:	f107 000c 	add.w	r0, r7, #12
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	490a      	ldr	r1, [pc, #40]	@ (8000b10 <general_log_message+0x40>)
 8000ae6:	f003 fb61 	bl	80041ac <siprintf>
    HAL_UART_Transmit(&huart1, message, strlen(message), 10000);
 8000aea:	f107 030c 	add.w	r3, r7, #12
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff fb46 	bl	8000180 <strlen>
 8000af4:	4603      	mov	r3, r0
 8000af6:	b29a      	uxth	r2, r3
 8000af8:	f107 010c 	add.w	r1, r7, #12
 8000afc:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000b00:	4804      	ldr	r0, [pc, #16]	@ (8000b14 <general_log_message+0x44>)
 8000b02:	f003 f929 	bl	8003d58 <HAL_UART_Transmit>
}
 8000b06:	bf00      	nop
 8000b08:	3770      	adds	r7, #112	@ 0x70
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	08004b3c 	.word	0x08004b3c
 8000b14:	20000190 	.word	0x20000190

08000b18 <speed_log_message>:

void speed_log_message(void) {
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b096      	sub	sp, #88	@ 0x58
 8000b1c:	af02      	add	r7, sp, #8
    uint32_t wheel1_speed = TIM2->CCR3;
 8000b1e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b24:	64fb      	str	r3, [r7, #76]	@ 0x4c
    uint32_t wheel2_speed = TIM2->CCR4;
 8000b26:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b2c:	64bb      	str	r3, [r7, #72]	@ 0x48

    char message[70]; // Larger buffer for the more complex message

    sprintf(message, "[%lu] Speed change. DC changed to (%lu) in wheel 1 and (%lu) in wheel 2\r\n",
 8000b2e:	f001 fb67 	bl	8002200 <HAL_GetTick>
 8000b32:	4602      	mov	r2, r0
 8000b34:	4638      	mov	r0, r7
 8000b36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000b38:	9300      	str	r3, [sp, #0]
 8000b3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b3c:	4909      	ldr	r1, [pc, #36]	@ (8000b64 <speed_log_message+0x4c>)
 8000b3e:	f003 fb35 	bl	80041ac <siprintf>
            HAL_GetTick(), wheel1_speed, wheel2_speed);

    HAL_UART_Transmit(&huart1, message, strlen(message), 10000);
 8000b42:	463b      	mov	r3, r7
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff fb1b 	bl	8000180 <strlen>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	b29a      	uxth	r2, r3
 8000b4e:	4639      	mov	r1, r7
 8000b50:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000b54:	4804      	ldr	r0, [pc, #16]	@ (8000b68 <speed_log_message+0x50>)
 8000b56:	f003 f8ff 	bl	8003d58 <HAL_UART_Transmit>
}
 8000b5a:	bf00      	nop
 8000b5c:	3750      	adds	r7, #80	@ 0x50
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	08004b48 	.word	0x08004b48
 8000b68:	20000190 	.word	0x20000190

08000b6c <SET_SPEED>:



void SET_SPEED(unsigned short dc_left, unsigned short dc_right) {
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	4603      	mov	r3, r0
 8000b74:	460a      	mov	r2, r1
 8000b76:	80fb      	strh	r3, [r7, #6]
 8000b78:	4613      	mov	r3, r2
 8000b7a:	80bb      	strh	r3, [r7, #4]
	if (MOVEMENT_DIRECTION != STOPPED) {
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb0 <SET_SPEED+0x44>)
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	2b02      	cmp	r3, #2
 8000b82:	d00f      	beq.n	8000ba4 <SET_SPEED+0x38>
		DC_RIGHT = dc_right;
 8000b84:	4a0b      	ldr	r2, [pc, #44]	@ (8000bb4 <SET_SPEED+0x48>)
 8000b86:	88bb      	ldrh	r3, [r7, #4]
 8000b88:	8013      	strh	r3, [r2, #0]
		DC_LEFT = dc_left;
 8000b8a:	4a0b      	ldr	r2, [pc, #44]	@ (8000bb8 <SET_SPEED+0x4c>)
 8000b8c:	88fb      	ldrh	r3, [r7, #6]
 8000b8e:	8013      	strh	r3, [r2, #0]
		TIM2->CCR3 = DC_LEFT;
 8000b90:	4b09      	ldr	r3, [pc, #36]	@ (8000bb8 <SET_SPEED+0x4c>)
 8000b92:	881a      	ldrh	r2, [r3, #0]
 8000b94:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b98:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM2->CCR4 = DC_RIGHT;
 8000b9a:	4b06      	ldr	r3, [pc, #24]	@ (8000bb4 <SET_SPEED+0x48>)
 8000b9c:	881a      	ldrh	r2, [r3, #0]
 8000b9e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ba2:	641a      	str	r2, [r3, #64]	@ 0x40
	}
}
 8000ba4:	bf00      	nop
 8000ba6:	370c      	adds	r7, #12
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bc80      	pop	{r7}
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	20000000 	.word	0x20000000
 8000bb4:	200001e4 	.word	0x200001e4
 8000bb8:	200001e6 	.word	0x200001e6

08000bbc <TURN_BACKWARDS>:

void TURN_BACKWARDS(unsigned short dc_left, unsigned short dc_right) {
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	460a      	mov	r2, r1
 8000bc6:	80fb      	strh	r3, [r7, #6]
 8000bc8:	4613      	mov	r3, r2
 8000bca:	80bb      	strh	r3, [r7, #4]
	MOVEMENT_DIRECTION = BACKWARDS;
 8000bcc:	4b1b      	ldr	r3, [pc, #108]	@ (8000c3c <TURN_BACKWARDS+0x80>)
 8000bce:	2201      	movs	r2, #1
 8000bd0:	701a      	strb	r2, [r3, #0]

	FIRST_HALVED = MAX_DC / 2;
 8000bd2:	4b1b      	ldr	r3, [pc, #108]	@ (8000c40 <TURN_BACKWARDS+0x84>)
 8000bd4:	881b      	ldrh	r3, [r3, #0]
 8000bd6:	085b      	lsrs	r3, r3, #1
 8000bd8:	b29a      	uxth	r2, r3
 8000bda:	4b1a      	ldr	r3, [pc, #104]	@ (8000c44 <TURN_BACKWARDS+0x88>)
 8000bdc:	801a      	strh	r2, [r3, #0]
	SECOND_HALVED = (MAX_DC * 3) / 4;
 8000bde:	4b18      	ldr	r3, [pc, #96]	@ (8000c40 <TURN_BACKWARDS+0x84>)
 8000be0:	881b      	ldrh	r3, [r3, #0]
 8000be2:	461a      	mov	r2, r3
 8000be4:	4613      	mov	r3, r2
 8000be6:	005b      	lsls	r3, r3, #1
 8000be8:	4413      	add	r3, r2
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	da00      	bge.n	8000bf0 <TURN_BACKWARDS+0x34>
 8000bee:	3303      	adds	r3, #3
 8000bf0:	109b      	asrs	r3, r3, #2
 8000bf2:	b29a      	uxth	r2, r3
 8000bf4:	4b14      	ldr	r3, [pc, #80]	@ (8000c48 <TURN_BACKWARDS+0x8c>)
 8000bf6:	801a      	strh	r2, [r3, #0]
	THIRD_HALVED = (MAX_DC * 4) / 5;
 8000bf8:	4b11      	ldr	r3, [pc, #68]	@ (8000c40 <TURN_BACKWARDS+0x84>)
 8000bfa:	881b      	ldrh	r3, [r3, #0]
 8000bfc:	009b      	lsls	r3, r3, #2
 8000bfe:	4a13      	ldr	r2, [pc, #76]	@ (8000c4c <TURN_BACKWARDS+0x90>)
 8000c00:	fb82 1203 	smull	r1, r2, r2, r3
 8000c04:	1052      	asrs	r2, r2, #1
 8000c06:	17db      	asrs	r3, r3, #31
 8000c08:	1ad3      	subs	r3, r2, r3
 8000c0a:	b29a      	uxth	r2, r3
 8000c0c:	4b10      	ldr	r3, [pc, #64]	@ (8000c50 <TURN_BACKWARDS+0x94>)
 8000c0e:	801a      	strh	r2, [r3, #0]
	STOPPED_STATE = MAX_DC;
 8000c10:	4b0b      	ldr	r3, [pc, #44]	@ (8000c40 <TURN_BACKWARDS+0x84>)
 8000c12:	881a      	ldrh	r2, [r3, #0]
 8000c14:	4b0f      	ldr	r3, [pc, #60]	@ (8000c54 <TURN_BACKWARDS+0x98>)
 8000c16:	801a      	strh	r2, [r3, #0]

	GPIOB->BSRR = (1 << 13);
 8000c18:	4b0f      	ldr	r3, [pc, #60]	@ (8000c58 <TURN_BACKWARDS+0x9c>)
 8000c1a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c1e:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR = (1 << 12);
 8000c20:	4b0d      	ldr	r3, [pc, #52]	@ (8000c58 <TURN_BACKWARDS+0x9c>)
 8000c22:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c26:	619a      	str	r2, [r3, #24]
	SET_SPEED(dc_left, dc_right);
 8000c28:	88ba      	ldrh	r2, [r7, #4]
 8000c2a:	88fb      	ldrh	r3, [r7, #6]
 8000c2c:	4611      	mov	r1, r2
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f7ff ff9c 	bl	8000b6c <SET_SPEED>

}
 8000c34:	bf00      	nop
 8000c36:	3708      	adds	r7, #8
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	20000000 	.word	0x20000000
 8000c40:	200001d8 	.word	0x200001d8
 8000c44:	200001dc 	.word	0x200001dc
 8000c48:	200001de 	.word	0x200001de
 8000c4c:	66666667 	.word	0x66666667
 8000c50:	200001e0 	.word	0x200001e0
 8000c54:	200001e2 	.word	0x200001e2
 8000c58:	40020400 	.word	0x40020400

08000c5c <STOP>:

void STOP(bool change_state) {
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	71fb      	strb	r3, [r7, #7]
	if (MOVEMENT_DIRECTION == FORWARD) {
 8000c66:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca4 <STOP+0x48>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d104      	bne.n	8000c78 <STOP+0x1c>
		SET_SPEED(0, 0);
 8000c6e:	2100      	movs	r1, #0
 8000c70:	2000      	movs	r0, #0
 8000c72:	f7ff ff7b 	bl	8000b6c <SET_SPEED>
 8000c76:	e007      	b.n	8000c88 <STOP+0x2c>
	} else if (MOVEMENT_DIRECTION == BACKWARDS) {
 8000c78:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca4 <STOP+0x48>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	2b01      	cmp	r3, #1
 8000c7e:	d103      	bne.n	8000c88 <STOP+0x2c>
		SET_SPEED(100, 100);
 8000c80:	2164      	movs	r1, #100	@ 0x64
 8000c82:	2064      	movs	r0, #100	@ 0x64
 8000c84:	f7ff ff72 	bl	8000b6c <SET_SPEED>
	}
	if (change_state) {
 8000c88:	79fb      	ldrb	r3, [r7, #7]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d005      	beq.n	8000c9a <STOP+0x3e>
		general_log_message("Stopping...");
 8000c8e:	4806      	ldr	r0, [pc, #24]	@ (8000ca8 <STOP+0x4c>)
 8000c90:	f7ff ff1e 	bl	8000ad0 <general_log_message>
		MOVEMENT_DIRECTION = STOPPED;
 8000c94:	4b03      	ldr	r3, [pc, #12]	@ (8000ca4 <STOP+0x48>)
 8000c96:	2202      	movs	r2, #2
 8000c98:	701a      	strb	r2, [r3, #0]
	}
}
 8000c9a:	bf00      	nop
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	20000000 	.word	0x20000000
 8000ca8:	08004b94 	.word	0x08004b94

08000cac <TURN_FORWARD>:

void TURN_FORWARD(unsigned short dc_left, unsigned short dc_right) {
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	460a      	mov	r2, r1
 8000cb6:	80fb      	strh	r3, [r7, #6]
 8000cb8:	4613      	mov	r3, r2
 8000cba:	80bb      	strh	r3, [r7, #4]
	MOVEMENT_DIRECTION = FORWARD;
 8000cbc:	4b16      	ldr	r3, [pc, #88]	@ (8000d18 <TURN_FORWARD+0x6c>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	701a      	strb	r2, [r3, #0]

	FIRST_HALVED = MAX_DC / 2;
 8000cc2:	4b16      	ldr	r3, [pc, #88]	@ (8000d1c <TURN_FORWARD+0x70>)
 8000cc4:	881b      	ldrh	r3, [r3, #0]
 8000cc6:	085b      	lsrs	r3, r3, #1
 8000cc8:	b29a      	uxth	r2, r3
 8000cca:	4b15      	ldr	r3, [pc, #84]	@ (8000d20 <TURN_FORWARD+0x74>)
 8000ccc:	801a      	strh	r2, [r3, #0]
	SECOND_HALVED = MAX_DC / 4;
 8000cce:	4b13      	ldr	r3, [pc, #76]	@ (8000d1c <TURN_FORWARD+0x70>)
 8000cd0:	881b      	ldrh	r3, [r3, #0]
 8000cd2:	089b      	lsrs	r3, r3, #2
 8000cd4:	b29a      	uxth	r2, r3
 8000cd6:	4b13      	ldr	r3, [pc, #76]	@ (8000d24 <TURN_FORWARD+0x78>)
 8000cd8:	801a      	strh	r2, [r3, #0]
	THIRD_HALVED = MAX_DC / 5;
 8000cda:	4b10      	ldr	r3, [pc, #64]	@ (8000d1c <TURN_FORWARD+0x70>)
 8000cdc:	881b      	ldrh	r3, [r3, #0]
 8000cde:	4a12      	ldr	r2, [pc, #72]	@ (8000d28 <TURN_FORWARD+0x7c>)
 8000ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ce4:	089b      	lsrs	r3, r3, #2
 8000ce6:	b29a      	uxth	r2, r3
 8000ce8:	4b10      	ldr	r3, [pc, #64]	@ (8000d2c <TURN_FORWARD+0x80>)
 8000cea:	801a      	strh	r2, [r3, #0]
	STOPPED_STATE = 0;
 8000cec:	4b10      	ldr	r3, [pc, #64]	@ (8000d30 <TURN_FORWARD+0x84>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	801a      	strh	r2, [r3, #0]

	GPIOB->BSRR = (1 << 13) << 16;
 8000cf2:	4b10      	ldr	r3, [pc, #64]	@ (8000d34 <TURN_FORWARD+0x88>)
 8000cf4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000cf8:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR = (1 << 12) << 16;
 8000cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8000d34 <TURN_FORWARD+0x88>)
 8000cfc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000d00:	619a      	str	r2, [r3, #24]
	SET_SPEED(dc_left, dc_right);
 8000d02:	88ba      	ldrh	r2, [r7, #4]
 8000d04:	88fb      	ldrh	r3, [r7, #6]
 8000d06:	4611      	mov	r1, r2
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff ff2f 	bl	8000b6c <SET_SPEED>

}
 8000d0e:	bf00      	nop
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	20000000 	.word	0x20000000
 8000d1c:	200001d8 	.word	0x200001d8
 8000d20:	200001dc 	.word	0x200001dc
 8000d24:	200001de 	.word	0x200001de
 8000d28:	cccccccd 	.word	0xcccccccd
 8000d2c:	200001e0 	.word	0x200001e0
 8000d30:	200001e2 	.word	0x200001e2
 8000d34:	40020400 	.word	0x40020400

08000d38 <TURN_DIRECTION>:

void TURN_DIRECTION() {
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
	if (MOVEMENT_DIRECTION == FORWARD) {
 8000d3c:	4b11      	ldr	r3, [pc, #68]	@ (8000d84 <TURN_DIRECTION+0x4c>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d108      	bne.n	8000d56 <TURN_DIRECTION+0x1e>
		TURN_BACKWARDS(INVERTED_MAX_DC, INVERTED_MAX_DC);
 8000d44:	4b10      	ldr	r3, [pc, #64]	@ (8000d88 <TURN_DIRECTION+0x50>)
 8000d46:	881b      	ldrh	r3, [r3, #0]
 8000d48:	4a0f      	ldr	r2, [pc, #60]	@ (8000d88 <TURN_DIRECTION+0x50>)
 8000d4a:	8812      	ldrh	r2, [r2, #0]
 8000d4c:	4611      	mov	r1, r2
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f7ff ff34 	bl	8000bbc <TURN_BACKWARDS>
		STOP(true);

	} else if (MOVEMENT_DIRECTION == STOPPED) {
		TURN_FORWARD(MAX_DC, MAX_DC);
	}
}
 8000d54:	e013      	b.n	8000d7e <TURN_DIRECTION+0x46>
	} else if (MOVEMENT_DIRECTION == BACKWARDS) {
 8000d56:	4b0b      	ldr	r3, [pc, #44]	@ (8000d84 <TURN_DIRECTION+0x4c>)
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	2b01      	cmp	r3, #1
 8000d5c:	d103      	bne.n	8000d66 <TURN_DIRECTION+0x2e>
		STOP(true);
 8000d5e:	2001      	movs	r0, #1
 8000d60:	f7ff ff7c 	bl	8000c5c <STOP>
}
 8000d64:	e00b      	b.n	8000d7e <TURN_DIRECTION+0x46>
	} else if (MOVEMENT_DIRECTION == STOPPED) {
 8000d66:	4b07      	ldr	r3, [pc, #28]	@ (8000d84 <TURN_DIRECTION+0x4c>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	2b02      	cmp	r3, #2
 8000d6c:	d107      	bne.n	8000d7e <TURN_DIRECTION+0x46>
		TURN_FORWARD(MAX_DC, MAX_DC);
 8000d6e:	4b07      	ldr	r3, [pc, #28]	@ (8000d8c <TURN_DIRECTION+0x54>)
 8000d70:	881b      	ldrh	r3, [r3, #0]
 8000d72:	4a06      	ldr	r2, [pc, #24]	@ (8000d8c <TURN_DIRECTION+0x54>)
 8000d74:	8812      	ldrh	r2, [r2, #0]
 8000d76:	4611      	mov	r1, r2
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f7ff ff97 	bl	8000cac <TURN_FORWARD>
}
 8000d7e:	bf00      	nop
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	20000000 	.word	0x20000000
 8000d88:	200001da 	.word	0x200001da
 8000d8c:	200001d8 	.word	0x200001d8

08000d90 <SETUP_WHEELS>:
void SETUP_WHEELS() {
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0

	GPIOB->MODER |= (1 << (11 * 2 + 1));
 8000d94:	4b26      	ldr	r3, [pc, #152]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a25      	ldr	r2, [pc, #148]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000d9a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000d9e:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(1 << 11 * 2);
 8000da0:	4b23      	ldr	r3, [pc, #140]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a22      	ldr	r2, [pc, #136]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000da6:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000daa:	6013      	str	r3, [r2, #0]
	GPIOB->AFR[1] &= ~(0xF << 12);
 8000dac:	4b20      	ldr	r3, [pc, #128]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000db0:	4a1f      	ldr	r2, [pc, #124]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000db2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000db6:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (1 << 12);
 8000db8:	4b1d      	ldr	r3, [pc, #116]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dbc:	4a1c      	ldr	r2, [pc, #112]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000dbe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000dc2:	6253      	str	r3, [r2, #36]	@ 0x24

	GPIOB->MODER |= (1 << (10 * 2 + 1));
 8000dc4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a19      	ldr	r2, [pc, #100]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000dca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000dce:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(1 << (10 * 2));
 8000dd0:	4b17      	ldr	r3, [pc, #92]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4a16      	ldr	r2, [pc, #88]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000dd6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8000dda:	6013      	str	r3, [r2, #0]
	GPIOB->AFR[1] &= ~(0xF << 8);
 8000ddc:	4b14      	ldr	r3, [pc, #80]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000de0:	4a13      	ldr	r2, [pc, #76]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000de2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000de6:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (1 << 8);
 8000de8:	4b11      	ldr	r3, [pc, #68]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dec:	4a10      	ldr	r2, [pc, #64]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000dee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000df2:	6253      	str	r3, [r2, #36]	@ 0x24

	GPIOB->MODER &= ~(1 << (13 * 2 + 1));
 8000df4:	4b0e      	ldr	r3, [pc, #56]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a0d      	ldr	r2, [pc, #52]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000dfa:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8000dfe:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1 << 13 * 2);
 8000e00:	4b0b      	ldr	r3, [pc, #44]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a0a      	ldr	r2, [pc, #40]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000e06:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000e0a:	6013      	str	r3, [r2, #0]

	GPIOB->MODER &= ~(1 << (12 * 2 + 1));
 8000e0c:	4b08      	ldr	r3, [pc, #32]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a07      	ldr	r2, [pc, #28]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000e12:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8000e16:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1 << 12 * 2);
 8000e18:	4b05      	ldr	r3, [pc, #20]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a04      	ldr	r2, [pc, #16]	@ (8000e30 <SETUP_WHEELS+0xa0>)
 8000e1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000e22:	6013      	str	r3, [r2, #0]

	setup_log_message("Wheels");
 8000e24:	4803      	ldr	r0, [pc, #12]	@ (8000e34 <SETUP_WHEELS+0xa4>)
 8000e26:	f7ff fe2f 	bl	8000a88 <setup_log_message>

}
 8000e2a:	bf00      	nop
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40020400 	.word	0x40020400
 8000e34:	08004ba0 	.word	0x08004ba0

08000e38 <TURN_90_RIGHT>:
void TURN_90_RIGHT(bool backwards) {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b084      	sub	sp, #16
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	71fb      	strb	r3, [r7, #7]
	enum direction temp = MOVEMENT_DIRECTION;
 8000e42:	4b28      	ldr	r3, [pc, #160]	@ (8000ee4 <TURN_90_RIGHT+0xac>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	73fb      	strb	r3, [r7, #15]

	STOP(true);
 8000e48:	2001      	movs	r0, #1
 8000e4a:	f7ff ff07 	bl	8000c5c <STOP>
	general_log_message("Turning 90 degrees to the Right");
 8000e4e:	4826      	ldr	r0, [pc, #152]	@ (8000ee8 <TURN_90_RIGHT+0xb0>)
 8000e50:	f7ff fe3e 	bl	8000ad0 <general_log_message>

	COUNT = 0;
 8000e54:	4b25      	ldr	r3, [pc, #148]	@ (8000eec <TURN_90_RIGHT+0xb4>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	801a      	strh	r2, [r3, #0]
	while (COUNT != 5) {
 8000e5a:	bf00      	nop
 8000e5c:	4b23      	ldr	r3, [pc, #140]	@ (8000eec <TURN_90_RIGHT+0xb4>)
 8000e5e:	881b      	ldrh	r3, [r3, #0]
 8000e60:	2b05      	cmp	r3, #5
 8000e62:	d1fb      	bne.n	8000e5c <TURN_90_RIGHT+0x24>
	}

	if (backwards) {
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d004      	beq.n	8000e74 <TURN_90_RIGHT+0x3c>
		TURN_BACKWARDS(0, 100);
 8000e6a:	2164      	movs	r1, #100	@ 0x64
 8000e6c:	2000      	movs	r0, #0
 8000e6e:	f7ff fea5 	bl	8000bbc <TURN_BACKWARDS>
 8000e72:	e003      	b.n	8000e7c <TURN_90_RIGHT+0x44>
	} else {
		TURN_FORWARD(100, 0);
 8000e74:	2100      	movs	r1, #0
 8000e76:	2064      	movs	r0, #100	@ 0x64
 8000e78:	f7ff ff18 	bl	8000cac <TURN_FORWARD>
	}

	COUNT = 0;
 8000e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000eec <TURN_90_RIGHT+0xb4>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	801a      	strh	r2, [r3, #0]
	while (COUNT != 7) {
 8000e82:	bf00      	nop
 8000e84:	4b19      	ldr	r3, [pc, #100]	@ (8000eec <TURN_90_RIGHT+0xb4>)
 8000e86:	881b      	ldrh	r3, [r3, #0]
 8000e88:	2b07      	cmp	r3, #7
 8000e8a:	d1fb      	bne.n	8000e84 <TURN_90_RIGHT+0x4c>
	}

	STOP(true);
 8000e8c:	2001      	movs	r0, #1
 8000e8e:	f7ff fee5 	bl	8000c5c <STOP>
	COUNT = 0;
 8000e92:	4b16      	ldr	r3, [pc, #88]	@ (8000eec <TURN_90_RIGHT+0xb4>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	801a      	strh	r2, [r3, #0]
	while (COUNT != 5) {
 8000e98:	bf00      	nop
 8000e9a:	4b14      	ldr	r3, [pc, #80]	@ (8000eec <TURN_90_RIGHT+0xb4>)
 8000e9c:	881b      	ldrh	r3, [r3, #0]
 8000e9e:	2b05      	cmp	r3, #5
 8000ea0:	d1fb      	bne.n	8000e9a <TURN_90_RIGHT+0x62>
	}

	if (temp == FORWARD) {
 8000ea2:	7bfb      	ldrb	r3, [r7, #15]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d108      	bne.n	8000eba <TURN_90_RIGHT+0x82>
		TURN_FORWARD(MAX_DC, MAX_DC);
 8000ea8:	4b11      	ldr	r3, [pc, #68]	@ (8000ef0 <TURN_90_RIGHT+0xb8>)
 8000eaa:	881b      	ldrh	r3, [r3, #0]
 8000eac:	4a10      	ldr	r2, [pc, #64]	@ (8000ef0 <TURN_90_RIGHT+0xb8>)
 8000eae:	8812      	ldrh	r2, [r2, #0]
 8000eb0:	4611      	mov	r1, r2
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff fefa 	bl	8000cac <TURN_FORWARD>
 8000eb8:	e00a      	b.n	8000ed0 <TURN_90_RIGHT+0x98>
	} else if (temp == BACKWARDS) {
 8000eba:	7bfb      	ldrb	r3, [r7, #15]
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d107      	bne.n	8000ed0 <TURN_90_RIGHT+0x98>
		TURN_BACKWARDS(INVERTED_MAX_DC, INVERTED_MAX_DC);
 8000ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <TURN_90_RIGHT+0xbc>)
 8000ec2:	881b      	ldrh	r3, [r3, #0]
 8000ec4:	4a0b      	ldr	r2, [pc, #44]	@ (8000ef4 <TURN_90_RIGHT+0xbc>)
 8000ec6:	8812      	ldrh	r2, [r2, #0]
 8000ec8:	4611      	mov	r1, r2
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f7ff fe76 	bl	8000bbc <TURN_BACKWARDS>
	}
	TIM4->DIER = 0x0008;
 8000ed0:	4b09      	ldr	r3, [pc, #36]	@ (8000ef8 <TURN_90_RIGHT+0xc0>)
 8000ed2:	2208      	movs	r2, #8
 8000ed4:	60da      	str	r2, [r3, #12]
	COUNT = 0;
 8000ed6:	4b05      	ldr	r3, [pc, #20]	@ (8000eec <TURN_90_RIGHT+0xb4>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	801a      	strh	r2, [r3, #0]
}
 8000edc:	bf00      	nop
 8000ede:	3710      	adds	r7, #16
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	20000000 	.word	0x20000000
 8000ee8:	08004ba8 	.word	0x08004ba8
 8000eec:	200001f4 	.word	0x200001f4
 8000ef0:	200001d8 	.word	0x200001d8
 8000ef4:	200001da 	.word	0x200001da
 8000ef8:	40000800 	.word	0x40000800

08000efc <TURN_90_LEFT>:

void TURN_90_LEFT(bool backwards) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	4603      	mov	r3, r0
 8000f04:	71fb      	strb	r3, [r7, #7]
	enum direction temp = MOVEMENT_DIRECTION;
 8000f06:	4b28      	ldr	r3, [pc, #160]	@ (8000fa8 <TURN_90_LEFT+0xac>)
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	73fb      	strb	r3, [r7, #15]

	STOP(true);
 8000f0c:	2001      	movs	r0, #1
 8000f0e:	f7ff fea5 	bl	8000c5c <STOP>
	general_log_message("Turning 90 degrees to the left");
 8000f12:	4826      	ldr	r0, [pc, #152]	@ (8000fac <TURN_90_LEFT+0xb0>)
 8000f14:	f7ff fddc 	bl	8000ad0 <general_log_message>
	COUNT = 0;
 8000f18:	4b25      	ldr	r3, [pc, #148]	@ (8000fb0 <TURN_90_LEFT+0xb4>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	801a      	strh	r2, [r3, #0]
	while (COUNT != 5) {
 8000f1e:	bf00      	nop
 8000f20:	4b23      	ldr	r3, [pc, #140]	@ (8000fb0 <TURN_90_LEFT+0xb4>)
 8000f22:	881b      	ldrh	r3, [r3, #0]
 8000f24:	2b05      	cmp	r3, #5
 8000f26:	d1fb      	bne.n	8000f20 <TURN_90_LEFT+0x24>
	}
	if (backwards) {
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d004      	beq.n	8000f38 <TURN_90_LEFT+0x3c>

		TURN_BACKWARDS(100, 0);
 8000f2e:	2100      	movs	r1, #0
 8000f30:	2064      	movs	r0, #100	@ 0x64
 8000f32:	f7ff fe43 	bl	8000bbc <TURN_BACKWARDS>
 8000f36:	e003      	b.n	8000f40 <TURN_90_LEFT+0x44>
	} else {

		TURN_FORWARD(0, 100);
 8000f38:	2164      	movs	r1, #100	@ 0x64
 8000f3a:	2000      	movs	r0, #0
 8000f3c:	f7ff feb6 	bl	8000cac <TURN_FORWARD>
	}
	COUNT = 0;
 8000f40:	4b1b      	ldr	r3, [pc, #108]	@ (8000fb0 <TURN_90_LEFT+0xb4>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	801a      	strh	r2, [r3, #0]
	while (COUNT != 7) {
 8000f46:	bf00      	nop
 8000f48:	4b19      	ldr	r3, [pc, #100]	@ (8000fb0 <TURN_90_LEFT+0xb4>)
 8000f4a:	881b      	ldrh	r3, [r3, #0]
 8000f4c:	2b07      	cmp	r3, #7
 8000f4e:	d1fb      	bne.n	8000f48 <TURN_90_LEFT+0x4c>
	}
	STOP(true);
 8000f50:	2001      	movs	r0, #1
 8000f52:	f7ff fe83 	bl	8000c5c <STOP>
	COUNT = 0;
 8000f56:	4b16      	ldr	r3, [pc, #88]	@ (8000fb0 <TURN_90_LEFT+0xb4>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	801a      	strh	r2, [r3, #0]
	while (COUNT != 5) {
 8000f5c:	bf00      	nop
 8000f5e:	4b14      	ldr	r3, [pc, #80]	@ (8000fb0 <TURN_90_LEFT+0xb4>)
 8000f60:	881b      	ldrh	r3, [r3, #0]
 8000f62:	2b05      	cmp	r3, #5
 8000f64:	d1fb      	bne.n	8000f5e <TURN_90_LEFT+0x62>
	}

	if (temp == FORWARD) {
 8000f66:	7bfb      	ldrb	r3, [r7, #15]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d108      	bne.n	8000f7e <TURN_90_LEFT+0x82>
		TURN_FORWARD(MAX_DC, MAX_DC);
 8000f6c:	4b11      	ldr	r3, [pc, #68]	@ (8000fb4 <TURN_90_LEFT+0xb8>)
 8000f6e:	881b      	ldrh	r3, [r3, #0]
 8000f70:	4a10      	ldr	r2, [pc, #64]	@ (8000fb4 <TURN_90_LEFT+0xb8>)
 8000f72:	8812      	ldrh	r2, [r2, #0]
 8000f74:	4611      	mov	r1, r2
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff fe98 	bl	8000cac <TURN_FORWARD>
 8000f7c:	e00a      	b.n	8000f94 <TURN_90_LEFT+0x98>
	} else if (temp == BACKWARDS) {
 8000f7e:	7bfb      	ldrb	r3, [r7, #15]
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d107      	bne.n	8000f94 <TURN_90_LEFT+0x98>
		TURN_BACKWARDS(INVERTED_MAX_DC, INVERTED_MAX_DC);
 8000f84:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb8 <TURN_90_LEFT+0xbc>)
 8000f86:	881b      	ldrh	r3, [r3, #0]
 8000f88:	4a0b      	ldr	r2, [pc, #44]	@ (8000fb8 <TURN_90_LEFT+0xbc>)
 8000f8a:	8812      	ldrh	r2, [r2, #0]
 8000f8c:	4611      	mov	r1, r2
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff fe14 	bl	8000bbc <TURN_BACKWARDS>
	}
	TIM4->DIER = 0x0008;
 8000f94:	4b09      	ldr	r3, [pc, #36]	@ (8000fbc <TURN_90_LEFT+0xc0>)
 8000f96:	2208      	movs	r2, #8
 8000f98:	60da      	str	r2, [r3, #12]
	COUNT = 0;
 8000f9a:	4b05      	ldr	r3, [pc, #20]	@ (8000fb0 <TURN_90_LEFT+0xb4>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	801a      	strh	r2, [r3, #0]
}
 8000fa0:	bf00      	nop
 8000fa2:	3710      	adds	r7, #16
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20000000 	.word	0x20000000
 8000fac:	08004bc8 	.word	0x08004bc8
 8000fb0:	200001f4 	.word	0x200001f4
 8000fb4:	200001d8 	.word	0x200001d8
 8000fb8:	200001da 	.word	0x200001da
 8000fbc:	40000800 	.word	0x40000800

08000fc0 <SETUP_PWM>:
void SETUP_PWM() {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0

	TIM2->CR1 = 0x0080;
 8000fc4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000fc8:	2280      	movs	r2, #128	@ 0x80
 8000fca:	601a      	str	r2, [r3, #0]
	TIM2->CR2 = 0x0000;
 8000fcc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	605a      	str	r2, [r3, #4]
	TIM2->SMCR = 0x0000;
 8000fd4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000fd8:	2200      	movs	r2, #0
 8000fda:	609a      	str	r2, [r3, #8]
	TIM2->PSC = 32000;
 8000fdc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000fe0:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000fe4:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM2->CNT = 0;
 8000fe6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000fea:	2200      	movs	r2, #0
 8000fec:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM2->ARR = 99;
 8000fee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ff2:	2263      	movs	r2, #99	@ 0x63
 8000ff4:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM2->DIER = 0x0000;
 8000ff6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	60da      	str	r2, [r3, #12]
	TIM2->CCMR2 = 0x6868;
 8000ffe:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001002:	f646 0268 	movw	r2, #26728	@ 0x6868
 8001006:	61da      	str	r2, [r3, #28]
	TIM2->CCER = 0x1100;
 8001008:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800100c:	f44f 5288 	mov.w	r2, #4352	@ 0x1100
 8001010:	621a      	str	r2, [r3, #32]
	TIM2->EGR |= 0x0001;
 8001012:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001016:	695b      	ldr	r3, [r3, #20]
 8001018:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800101c:	f043 0301 	orr.w	r3, r3, #1
 8001020:	6153      	str	r3, [r2, #20]
	TIM2->CR1 |= 0x0001;
 8001022:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800102c:	f043 0301 	orr.w	r3, r3, #1
 8001030:	6013      	str	r3, [r2, #0]
	TIM2->SR = 0;
 8001032:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001036:	2200      	movs	r2, #0
 8001038:	611a      	str	r2, [r3, #16]

	setup_log_message("PWM");
 800103a:	4802      	ldr	r0, [pc, #8]	@ (8001044 <SETUP_PWM+0x84>)
 800103c:	f7ff fd24 	bl	8000a88 <setup_log_message>

}
 8001040:	bf00      	nop
 8001042:	bd80      	pop	{r7, pc}
 8001044:	08004be8 	.word	0x08004be8

08001048 <CYCLE_TURN_POSITION>:

void CYCLE_TURN_POSITION() {
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
	switch (TURN_POSITION) {
 800104c:	4b15      	ldr	r3, [pc, #84]	@ (80010a4 <CYCLE_TURN_POSITION+0x5c>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	2b04      	cmp	r3, #4
 8001052:	d821      	bhi.n	8001098 <CYCLE_TURN_POSITION+0x50>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <CYCLE_TURN_POSITION+0x14>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001071 	.word	0x08001071
 8001060:	08001079 	.word	0x08001079
 8001064:	08001081 	.word	0x08001081
 8001068:	08001089 	.word	0x08001089
 800106c:	08001091 	.word	0x08001091
	case CLEAR:
		TURN_POSITION = FIRST_OBSTACLE_BACKWARDS;
 8001070:	4b0c      	ldr	r3, [pc, #48]	@ (80010a4 <CYCLE_TURN_POSITION+0x5c>)
 8001072:	2201      	movs	r2, #1
 8001074:	701a      	strb	r2, [r3, #0]
		break;
 8001076:	e010      	b.n	800109a <CYCLE_TURN_POSITION+0x52>
	case FIRST_OBSTACLE_BACKWARDS:
		TURN_POSITION = FIRST_OBSTACLE_FORWARD;
 8001078:	4b0a      	ldr	r3, [pc, #40]	@ (80010a4 <CYCLE_TURN_POSITION+0x5c>)
 800107a:	2202      	movs	r2, #2
 800107c:	701a      	strb	r2, [r3, #0]
		break;
 800107e:	e00c      	b.n	800109a <CYCLE_TURN_POSITION+0x52>
	case FIRST_OBSTACLE_FORWARD:
		TURN_POSITION = SECOND_OBSTACLE_BACKWARDS;
 8001080:	4b08      	ldr	r3, [pc, #32]	@ (80010a4 <CYCLE_TURN_POSITION+0x5c>)
 8001082:	2203      	movs	r2, #3
 8001084:	701a      	strb	r2, [r3, #0]
		break;
 8001086:	e008      	b.n	800109a <CYCLE_TURN_POSITION+0x52>
	case SECOND_OBSTACLE_BACKWARDS:
		TURN_POSITION = SECOND_OBSTACLE_FORWARD;
 8001088:	4b06      	ldr	r3, [pc, #24]	@ (80010a4 <CYCLE_TURN_POSITION+0x5c>)
 800108a:	2204      	movs	r2, #4
 800108c:	701a      	strb	r2, [r3, #0]
		break;
 800108e:	e004      	b.n	800109a <CYCLE_TURN_POSITION+0x52>
	case SECOND_OBSTACLE_FORWARD:
		TURN_POSITION = DOOMED;
 8001090:	4b04      	ldr	r3, [pc, #16]	@ (80010a4 <CYCLE_TURN_POSITION+0x5c>)
 8001092:	2205      	movs	r2, #5
 8001094:	701a      	strb	r2, [r3, #0]
		break;
 8001096:	e000      	b.n	800109a <CYCLE_TURN_POSITION+0x52>
	default:
		break;
 8001098:	bf00      	nop
	}
}
 800109a:	bf00      	nop
 800109c:	46bd      	mov	sp, r7
 800109e:	bc80      	pop	{r7}
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	200001fa 	.word	0x200001fa

080010a8 <BUZZ>:

void BUZZ() {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
	if (CRITICAL_CLOSE) {
 80010ac:	4b33      	ldr	r3, [pc, #204]	@ (800117c <BUZZ+0xd4>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d003      	beq.n	80010bc <BUZZ+0x14>
		TIM4->CCMR2 = 0x0050;
 80010b4:	4b32      	ldr	r3, [pc, #200]	@ (8001180 <BUZZ+0xd8>)
 80010b6:	2250      	movs	r2, #80	@ 0x50
 80010b8:	61da      	str	r2, [r3, #28]
 80010ba:	e055      	b.n	8001168 <BUZZ+0xc0>
	} else if (CLOSE) {
 80010bc:	4b31      	ldr	r3, [pc, #196]	@ (8001184 <BUZZ+0xdc>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d00d      	beq.n	80010e0 <BUZZ+0x38>
		TIM4->CCMR2 = 0x0030;
 80010c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001180 <BUZZ+0xd8>)
 80010c6:	2230      	movs	r2, #48	@ 0x30
 80010c8:	61da      	str	r2, [r3, #28]
		SET_SPEED(THIRD_HALVED, THIRD_HALVED);
 80010ca:	4b2f      	ldr	r3, [pc, #188]	@ (8001188 <BUZZ+0xe0>)
 80010cc:	881b      	ldrh	r3, [r3, #0]
 80010ce:	4a2e      	ldr	r2, [pc, #184]	@ (8001188 <BUZZ+0xe0>)
 80010d0:	8812      	ldrh	r2, [r2, #0]
 80010d2:	4611      	mov	r1, r2
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff fd49 	bl	8000b6c <SET_SPEED>
		speed_log_message();
 80010da:	f7ff fd1d 	bl	8000b18 <speed_log_message>
 80010de:	e043      	b.n	8001168 <BUZZ+0xc0>

	}

	else if (MEDIUM) {
 80010e0:	4b2a      	ldr	r3, [pc, #168]	@ (800118c <BUZZ+0xe4>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d00d      	beq.n	8001104 <BUZZ+0x5c>
		TIM4->CCMR2 = 0x0030;
 80010e8:	4b25      	ldr	r3, [pc, #148]	@ (8001180 <BUZZ+0xd8>)
 80010ea:	2230      	movs	r2, #48	@ 0x30
 80010ec:	61da      	str	r2, [r3, #28]
		SET_SPEED(SECOND_HALVED, SECOND_HALVED);
 80010ee:	4b28      	ldr	r3, [pc, #160]	@ (8001190 <BUZZ+0xe8>)
 80010f0:	881b      	ldrh	r3, [r3, #0]
 80010f2:	4a27      	ldr	r2, [pc, #156]	@ (8001190 <BUZZ+0xe8>)
 80010f4:	8812      	ldrh	r2, [r2, #0]
 80010f6:	4611      	mov	r1, r2
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff fd37 	bl	8000b6c <SET_SPEED>
		speed_log_message();
 80010fe:	f7ff fd0b 	bl	8000b18 <speed_log_message>
 8001102:	e031      	b.n	8001168 <BUZZ+0xc0>

	}

	else if (RELATIVELY_FAR) {
 8001104:	4b23      	ldr	r3, [pc, #140]	@ (8001194 <BUZZ+0xec>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d00d      	beq.n	8001128 <BUZZ+0x80>
		TIM4->CCMR2 = 0x0040;
 800110c:	4b1c      	ldr	r3, [pc, #112]	@ (8001180 <BUZZ+0xd8>)
 800110e:	2240      	movs	r2, #64	@ 0x40
 8001110:	61da      	str	r2, [r3, #28]

		SET_SPEED(FIRST_HALVED, FIRST_HALVED);
 8001112:	4b21      	ldr	r3, [pc, #132]	@ (8001198 <BUZZ+0xf0>)
 8001114:	881b      	ldrh	r3, [r3, #0]
 8001116:	4a20      	ldr	r2, [pc, #128]	@ (8001198 <BUZZ+0xf0>)
 8001118:	8812      	ldrh	r2, [r2, #0]
 800111a:	4611      	mov	r1, r2
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff fd25 	bl	8000b6c <SET_SPEED>
		speed_log_message();
 8001122:	f7ff fcf9 	bl	8000b18 <speed_log_message>
 8001126:	e01f      	b.n	8001168 <BUZZ+0xc0>


	}

	else {
		TIM4->CCMR2 = 0x0040;
 8001128:	4b15      	ldr	r3, [pc, #84]	@ (8001180 <BUZZ+0xd8>)
 800112a:	2240      	movs	r2, #64	@ 0x40
 800112c:	61da      	str	r2, [r3, #28]
		if (MOVEMENT_DIRECTION == FORWARD) {
 800112e:	4b1b      	ldr	r3, [pc, #108]	@ (800119c <BUZZ+0xf4>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d10a      	bne.n	800114c <BUZZ+0xa4>
			SET_SPEED(MAX_DC, MAX_DC);
 8001136:	4b1a      	ldr	r3, [pc, #104]	@ (80011a0 <BUZZ+0xf8>)
 8001138:	881b      	ldrh	r3, [r3, #0]
 800113a:	4a19      	ldr	r2, [pc, #100]	@ (80011a0 <BUZZ+0xf8>)
 800113c:	8812      	ldrh	r2, [r2, #0]
 800113e:	4611      	mov	r1, r2
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff fd13 	bl	8000b6c <SET_SPEED>
			speed_log_message();
 8001146:	f7ff fce7 	bl	8000b18 <speed_log_message>
 800114a:	e00d      	b.n	8001168 <BUZZ+0xc0>

		} else if (MOVEMENT_DIRECTION == BACKWARDS) {
 800114c:	4b13      	ldr	r3, [pc, #76]	@ (800119c <BUZZ+0xf4>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d109      	bne.n	8001168 <BUZZ+0xc0>
			SET_SPEED(INVERTED_MAX_DC, INVERTED_MAX_DC);
 8001154:	4b13      	ldr	r3, [pc, #76]	@ (80011a4 <BUZZ+0xfc>)
 8001156:	881b      	ldrh	r3, [r3, #0]
 8001158:	4a12      	ldr	r2, [pc, #72]	@ (80011a4 <BUZZ+0xfc>)
 800115a:	8812      	ldrh	r2, [r2, #0]
 800115c:	4611      	mov	r1, r2
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff fd04 	bl	8000b6c <SET_SPEED>
			speed_log_message();
 8001164:	f7ff fcd8 	bl	8000b18 <speed_log_message>

		}

	}
	TIM2->EGR |= 0x0001;
 8001168:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800116c:	695b      	ldr	r3, [r3, #20]
 800116e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001172:	f043 0301 	orr.w	r3, r3, #1
 8001176:	6153      	str	r3, [r2, #20]
}
 8001178:	bf00      	nop
 800117a:	bd80      	pop	{r7, pc}
 800117c:	200001f6 	.word	0x200001f6
 8001180:	40000800 	.word	0x40000800
 8001184:	200001f7 	.word	0x200001f7
 8001188:	200001e0 	.word	0x200001e0
 800118c:	200001f8 	.word	0x200001f8
 8001190:	200001de 	.word	0x200001de
 8001194:	200001f9 	.word	0x200001f9
 8001198:	200001dc 	.word	0x200001dc
 800119c:	20000000 	.word	0x20000000
 80011a0:	200001d8 	.word	0x200001d8
 80011a4:	200001da 	.word	0x200001da

080011a8 <MEASSURE>:

void MEASSURE() {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0

	if (((DISTANCE_U1 / 2) <= 5 && DISTANCE_U1 != 0)
 80011ac:	4b4f      	ldr	r3, [pc, #316]	@ (80012ec <MEASSURE+0x144>)
 80011ae:	881b      	ldrh	r3, [r3, #0]
 80011b0:	2b0b      	cmp	r3, #11
 80011b2:	d803      	bhi.n	80011bc <MEASSURE+0x14>
 80011b4:	4b4d      	ldr	r3, [pc, #308]	@ (80012ec <MEASSURE+0x144>)
 80011b6:	881b      	ldrh	r3, [r3, #0]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d107      	bne.n	80011cc <MEASSURE+0x24>
			|| ((DISTANCE_U2 / 2) <= 5 && DISTANCE_U2 != 0)) {
 80011bc:	4b4c      	ldr	r3, [pc, #304]	@ (80012f0 <MEASSURE+0x148>)
 80011be:	881b      	ldrh	r3, [r3, #0]
 80011c0:	2b0b      	cmp	r3, #11
 80011c2:	d81e      	bhi.n	8001202 <MEASSURE+0x5a>
 80011c4:	4b4a      	ldr	r3, [pc, #296]	@ (80012f0 <MEASSURE+0x148>)
 80011c6:	881b      	ldrh	r3, [r3, #0]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d01a      	beq.n	8001202 <MEASSURE+0x5a>
		if (TURN_POSITION == CLEAR && MOVEMENT_DIRECTION != STOPPED) {
 80011cc:	4b49      	ldr	r3, [pc, #292]	@ (80012f4 <MEASSURE+0x14c>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d106      	bne.n	80011e2 <MEASSURE+0x3a>
 80011d4:	4b48      	ldr	r3, [pc, #288]	@ (80012f8 <MEASSURE+0x150>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d002      	beq.n	80011e2 <MEASSURE+0x3a>
			TURN_POSITION = FIRST_OBSTACLE_BACKWARDS;
 80011dc:	4b45      	ldr	r3, [pc, #276]	@ (80012f4 <MEASSURE+0x14c>)
 80011de:	2201      	movs	r2, #1
 80011e0:	701a      	strb	r2, [r3, #0]
		}
		CRITICAL_CLOSE = true;
 80011e2:	4b46      	ldr	r3, [pc, #280]	@ (80012fc <MEASSURE+0x154>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	701a      	strb	r2, [r3, #0]
		CLOSE = false;
 80011e8:	4b45      	ldr	r3, [pc, #276]	@ (8001300 <MEASSURE+0x158>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	701a      	strb	r2, [r3, #0]
		MEDIUM = false;
 80011ee:	4b45      	ldr	r3, [pc, #276]	@ (8001304 <MEASSURE+0x15c>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	701a      	strb	r2, [r3, #0]
		RELATIVELY_FAR = false;
 80011f4:	4b44      	ldr	r3, [pc, #272]	@ (8001308 <MEASSURE+0x160>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	701a      	strb	r2, [r3, #0]
		general_log_message("PRECAUTION: Distance below 5 cm!!");
 80011fa:	4844      	ldr	r0, [pc, #272]	@ (800130c <MEASSURE+0x164>)
 80011fc:	f7ff fc68 	bl	8000ad0 <general_log_message>
 8001200:	e072      	b.n	80012e8 <MEASSURE+0x140>
	} else if (((DISTANCE_U2 / 2) > 5 && (DISTANCE_U2 / 2) <= 10)
 8001202:	4b3b      	ldr	r3, [pc, #236]	@ (80012f0 <MEASSURE+0x148>)
 8001204:	881b      	ldrh	r3, [r3, #0]
 8001206:	2b0b      	cmp	r3, #11
 8001208:	d903      	bls.n	8001212 <MEASSURE+0x6a>
 800120a:	4b39      	ldr	r3, [pc, #228]	@ (80012f0 <MEASSURE+0x148>)
 800120c:	881b      	ldrh	r3, [r3, #0]
 800120e:	2b15      	cmp	r3, #21
 8001210:	d907      	bls.n	8001222 <MEASSURE+0x7a>
			|| ((DISTANCE_U1 / 2) > 5 && (DISTANCE_U1 / 2) <= 10)) {
 8001212:	4b36      	ldr	r3, [pc, #216]	@ (80012ec <MEASSURE+0x144>)
 8001214:	881b      	ldrh	r3, [r3, #0]
 8001216:	2b0b      	cmp	r3, #11
 8001218:	d913      	bls.n	8001242 <MEASSURE+0x9a>
 800121a:	4b34      	ldr	r3, [pc, #208]	@ (80012ec <MEASSURE+0x144>)
 800121c:	881b      	ldrh	r3, [r3, #0]
 800121e:	2b15      	cmp	r3, #21
 8001220:	d80f      	bhi.n	8001242 <MEASSURE+0x9a>
		TURN_POSITION = CLEAR;
 8001222:	4b34      	ldr	r3, [pc, #208]	@ (80012f4 <MEASSURE+0x14c>)
 8001224:	2200      	movs	r2, #0
 8001226:	701a      	strb	r2, [r3, #0]
		CRITICAL_CLOSE = false;
 8001228:	4b34      	ldr	r3, [pc, #208]	@ (80012fc <MEASSURE+0x154>)
 800122a:	2200      	movs	r2, #0
 800122c:	701a      	strb	r2, [r3, #0]
		CLOSE = true;
 800122e:	4b34      	ldr	r3, [pc, #208]	@ (8001300 <MEASSURE+0x158>)
 8001230:	2201      	movs	r2, #1
 8001232:	701a      	strb	r2, [r3, #0]
		MEDIUM = false;
 8001234:	4b33      	ldr	r3, [pc, #204]	@ (8001304 <MEASSURE+0x15c>)
 8001236:	2200      	movs	r2, #0
 8001238:	701a      	strb	r2, [r3, #0]
		RELATIVELY_FAR = false;
 800123a:	4b33      	ldr	r3, [pc, #204]	@ (8001308 <MEASSURE+0x160>)
 800123c:	2200      	movs	r2, #0
 800123e:	701a      	strb	r2, [r3, #0]
 8001240:	e052      	b.n	80012e8 <MEASSURE+0x140>

	} else if (((DISTANCE_U2 / 2) > 10 && (DISTANCE_U2 / 2) <= 20)
 8001242:	4b2b      	ldr	r3, [pc, #172]	@ (80012f0 <MEASSURE+0x148>)
 8001244:	881b      	ldrh	r3, [r3, #0]
 8001246:	2b15      	cmp	r3, #21
 8001248:	d903      	bls.n	8001252 <MEASSURE+0xaa>
 800124a:	4b29      	ldr	r3, [pc, #164]	@ (80012f0 <MEASSURE+0x148>)
 800124c:	881b      	ldrh	r3, [r3, #0]
 800124e:	2b29      	cmp	r3, #41	@ 0x29
 8001250:	d907      	bls.n	8001262 <MEASSURE+0xba>
			|| ((DISTANCE_U1 / 2) > 10 && (DISTANCE_U1 / 2) <= 20)) {
 8001252:	4b26      	ldr	r3, [pc, #152]	@ (80012ec <MEASSURE+0x144>)
 8001254:	881b      	ldrh	r3, [r3, #0]
 8001256:	2b15      	cmp	r3, #21
 8001258:	d913      	bls.n	8001282 <MEASSURE+0xda>
 800125a:	4b24      	ldr	r3, [pc, #144]	@ (80012ec <MEASSURE+0x144>)
 800125c:	881b      	ldrh	r3, [r3, #0]
 800125e:	2b29      	cmp	r3, #41	@ 0x29
 8001260:	d80f      	bhi.n	8001282 <MEASSURE+0xda>
		TURN_POSITION = CLEAR;
 8001262:	4b24      	ldr	r3, [pc, #144]	@ (80012f4 <MEASSURE+0x14c>)
 8001264:	2200      	movs	r2, #0
 8001266:	701a      	strb	r2, [r3, #0]
		CRITICAL_CLOSE = false;
 8001268:	4b24      	ldr	r3, [pc, #144]	@ (80012fc <MEASSURE+0x154>)
 800126a:	2200      	movs	r2, #0
 800126c:	701a      	strb	r2, [r3, #0]
		CLOSE = false;
 800126e:	4b24      	ldr	r3, [pc, #144]	@ (8001300 <MEASSURE+0x158>)
 8001270:	2200      	movs	r2, #0
 8001272:	701a      	strb	r2, [r3, #0]
		MEDIUM = true;
 8001274:	4b23      	ldr	r3, [pc, #140]	@ (8001304 <MEASSURE+0x15c>)
 8001276:	2201      	movs	r2, #1
 8001278:	701a      	strb	r2, [r3, #0]
		RELATIVELY_FAR = false;
 800127a:	4b23      	ldr	r3, [pc, #140]	@ (8001308 <MEASSURE+0x160>)
 800127c:	2200      	movs	r2, #0
 800127e:	701a      	strb	r2, [r3, #0]
 8001280:	e032      	b.n	80012e8 <MEASSURE+0x140>

	} else if (((DISTANCE_U2 / 2) > 20 && (DISTANCE_U2 / 2) <= 30)
 8001282:	4b1b      	ldr	r3, [pc, #108]	@ (80012f0 <MEASSURE+0x148>)
 8001284:	881b      	ldrh	r3, [r3, #0]
 8001286:	2b29      	cmp	r3, #41	@ 0x29
 8001288:	d903      	bls.n	8001292 <MEASSURE+0xea>
 800128a:	4b19      	ldr	r3, [pc, #100]	@ (80012f0 <MEASSURE+0x148>)
 800128c:	881b      	ldrh	r3, [r3, #0]
 800128e:	2b3d      	cmp	r3, #61	@ 0x3d
 8001290:	d907      	bls.n	80012a2 <MEASSURE+0xfa>
			|| ((DISTANCE_U1 / 2) > 20 && (DISTANCE_U1 / 2) <= 30)) {
 8001292:	4b16      	ldr	r3, [pc, #88]	@ (80012ec <MEASSURE+0x144>)
 8001294:	881b      	ldrh	r3, [r3, #0]
 8001296:	2b29      	cmp	r3, #41	@ 0x29
 8001298:	d916      	bls.n	80012c8 <MEASSURE+0x120>
 800129a:	4b14      	ldr	r3, [pc, #80]	@ (80012ec <MEASSURE+0x144>)
 800129c:	881b      	ldrh	r3, [r3, #0]
 800129e:	2b3d      	cmp	r3, #61	@ 0x3d
 80012a0:	d812      	bhi.n	80012c8 <MEASSURE+0x120>
		TURN_POSITION = CLEAR;
 80012a2:	4b14      	ldr	r3, [pc, #80]	@ (80012f4 <MEASSURE+0x14c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	701a      	strb	r2, [r3, #0]
		CRITICAL_CLOSE = false;
 80012a8:	4b14      	ldr	r3, [pc, #80]	@ (80012fc <MEASSURE+0x154>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	701a      	strb	r2, [r3, #0]
		CLOSE = false;
 80012ae:	4b14      	ldr	r3, [pc, #80]	@ (8001300 <MEASSURE+0x158>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	701a      	strb	r2, [r3, #0]
		MEDIUM = false;
 80012b4:	4b13      	ldr	r3, [pc, #76]	@ (8001304 <MEASSURE+0x15c>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	701a      	strb	r2, [r3, #0]
		RELATIVELY_FAR = true;
 80012ba:	4b13      	ldr	r3, [pc, #76]	@ (8001308 <MEASSURE+0x160>)
 80012bc:	2201      	movs	r2, #1
 80012be:	701a      	strb	r2, [r3, #0]
		general_log_message("Distance between 20 and 30 cm");
 80012c0:	4813      	ldr	r0, [pc, #76]	@ (8001310 <MEASSURE+0x168>)
 80012c2:	f7ff fc05 	bl	8000ad0 <general_log_message>
 80012c6:	e00f      	b.n	80012e8 <MEASSURE+0x140>

	} else {
		TURN_POSITION = CLEAR;
 80012c8:	4b0a      	ldr	r3, [pc, #40]	@ (80012f4 <MEASSURE+0x14c>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	701a      	strb	r2, [r3, #0]
		CRITICAL_CLOSE = false;
 80012ce:	4b0b      	ldr	r3, [pc, #44]	@ (80012fc <MEASSURE+0x154>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	701a      	strb	r2, [r3, #0]
		CLOSE = false;
 80012d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001300 <MEASSURE+0x158>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	701a      	strb	r2, [r3, #0]
		MEDIUM = false;
 80012da:	4b0a      	ldr	r3, [pc, #40]	@ (8001304 <MEASSURE+0x15c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	701a      	strb	r2, [r3, #0]
		RELATIVELY_FAR = false;
 80012e0:	4b09      	ldr	r3, [pc, #36]	@ (8001308 <MEASSURE+0x160>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	701a      	strb	r2, [r3, #0]
	}
}
 80012e6:	bf00      	nop
 80012e8:	bf00      	nop
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	200001ec 	.word	0x200001ec
 80012f0:	200001f2 	.word	0x200001f2
 80012f4:	200001fa 	.word	0x200001fa
 80012f8:	20000000 	.word	0x20000000
 80012fc:	200001f6 	.word	0x200001f6
 8001300:	200001f7 	.word	0x200001f7
 8001304:	200001f8 	.word	0x200001f8
 8001308:	200001f9 	.word	0x200001f9
 800130c:	08004bec 	.word	0x08004bec
 8001310:	08004c10 	.word	0x08004c10

08001314 <START_COUNTER_3>:

void START_COUNTER_3() {
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
	TIM3->SR = 0;
 8001318:	4b0c      	ldr	r3, [pc, #48]	@ (800134c <START_COUNTER_3+0x38>)
 800131a:	2200      	movs	r2, #0
 800131c:	611a      	str	r2, [r3, #16]
	TIM3->EGR |= (1 << 0);
 800131e:	4b0b      	ldr	r3, [pc, #44]	@ (800134c <START_COUNTER_3+0x38>)
 8001320:	695b      	ldr	r3, [r3, #20]
 8001322:	4a0a      	ldr	r2, [pc, #40]	@ (800134c <START_COUNTER_3+0x38>)
 8001324:	f043 0301 	orr.w	r3, r3, #1
 8001328:	6153      	str	r3, [r2, #20]
	TIM3->CR1 |= 0x0001;
 800132a:	4b08      	ldr	r3, [pc, #32]	@ (800134c <START_COUNTER_3+0x38>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a07      	ldr	r2, [pc, #28]	@ (800134c <START_COUNTER_3+0x38>)
 8001330:	f043 0301 	orr.w	r3, r3, #1
 8001334:	6013      	str	r3, [r2, #0]
	NVIC->ISER[0] |= (1 << 29);
 8001336:	4b06      	ldr	r3, [pc, #24]	@ (8001350 <START_COUNTER_3+0x3c>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4a05      	ldr	r2, [pc, #20]	@ (8001350 <START_COUNTER_3+0x3c>)
 800133c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001340:	6013      	str	r3, [r2, #0]

}
 8001342:	bf00      	nop
 8001344:	46bd      	mov	sp, r7
 8001346:	bc80      	pop	{r7}
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	40000400 	.word	0x40000400
 8001350:	e000e100 	.word	0xe000e100

08001354 <START_COUNTER_2>:

void START_COUNTER_2() {
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
	TIM4->SR = 0;
 8001358:	4b09      	ldr	r3, [pc, #36]	@ (8001380 <START_COUNTER_2+0x2c>)
 800135a:	2200      	movs	r2, #0
 800135c:	611a      	str	r2, [r3, #16]
	TIM4->CR1 |= 0x0001;
 800135e:	4b08      	ldr	r3, [pc, #32]	@ (8001380 <START_COUNTER_2+0x2c>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a07      	ldr	r2, [pc, #28]	@ (8001380 <START_COUNTER_2+0x2c>)
 8001364:	f043 0301 	orr.w	r3, r3, #1
 8001368:	6013      	str	r3, [r2, #0]
	NVIC->ISER[0] |= (1 << 30);
 800136a:	4b06      	ldr	r3, [pc, #24]	@ (8001384 <START_COUNTER_2+0x30>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a05      	ldr	r2, [pc, #20]	@ (8001384 <START_COUNTER_2+0x30>)
 8001370:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001374:	6013      	str	r3, [r2, #0]

}
 8001376:	bf00      	nop
 8001378:	46bd      	mov	sp, r7
 800137a:	bc80      	pop	{r7}
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	40000800 	.word	0x40000800
 8001384:	e000e100 	.word	0xe000e100

08001388 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void) {
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0

	if ((TIM3->SR & (1 << 2)) != 0) {
 800138c:	4b42      	ldr	r3, [pc, #264]	@ (8001498 <TIM3_IRQHandler+0x110>)
 800138e:	691b      	ldr	r3, [r3, #16]
 8001390:	f003 0304 	and.w	r3, r3, #4
 8001394:	2b00      	cmp	r3, #0
 8001396:	d02e      	beq.n	80013f6 <TIM3_IRQHandler+0x6e>
		if ((GPIOC->IDR & 0x80) != 0) {
 8001398:	4b40      	ldr	r3, [pc, #256]	@ (800149c <TIM3_IRQHandler+0x114>)
 800139a:	691b      	ldr	r3, [r3, #16]
 800139c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d005      	beq.n	80013b0 <TIM3_IRQHandler+0x28>
			RELATIVE_INIT_U1 = TIM3->CCR2;
 80013a4:	4b3c      	ldr	r3, [pc, #240]	@ (8001498 <TIM3_IRQHandler+0x110>)
 80013a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013a8:	b29a      	uxth	r2, r3
 80013aa:	4b3d      	ldr	r3, [pc, #244]	@ (80014a0 <TIM3_IRQHandler+0x118>)
 80013ac:	801a      	strh	r2, [r3, #0]
 80013ae:	e01c      	b.n	80013ea <TIM3_IRQHandler+0x62>
		} else {
			PULSE_TIME_U1 = TIM3->CCR2 - RELATIVE_INIT_U1;
 80013b0:	4b39      	ldr	r3, [pc, #228]	@ (8001498 <TIM3_IRQHandler+0x110>)
 80013b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013b4:	b29a      	uxth	r2, r3
 80013b6:	4b3a      	ldr	r3, [pc, #232]	@ (80014a0 <TIM3_IRQHandler+0x118>)
 80013b8:	881b      	ldrh	r3, [r3, #0]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	b29a      	uxth	r2, r3
 80013be:	4b39      	ldr	r3, [pc, #228]	@ (80014a4 <TIM3_IRQHandler+0x11c>)
 80013c0:	801a      	strh	r2, [r3, #0]
			DISTANCE_U1 = 0.034 * PULSE_TIME_U1;
 80013c2:	4b38      	ldr	r3, [pc, #224]	@ (80014a4 <TIM3_IRQHandler+0x11c>)
 80013c4:	881b      	ldrh	r3, [r3, #0]
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff f95e 	bl	8000688 <__aeabi_i2d>
 80013cc:	a330      	add	r3, pc, #192	@ (adr r3, 8001490 <TIM3_IRQHandler+0x108>)
 80013ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d2:	f7fe fedd 	bl	8000190 <__aeabi_dmul>
 80013d6:	4602      	mov	r2, r0
 80013d8:	460b      	mov	r3, r1
 80013da:	4610      	mov	r0, r2
 80013dc:	4619      	mov	r1, r3
 80013de:	f7ff f9bd 	bl	800075c <__aeabi_d2uiz>
 80013e2:	4603      	mov	r3, r0
 80013e4:	b29a      	uxth	r2, r3
 80013e6:	4b30      	ldr	r3, [pc, #192]	@ (80014a8 <TIM3_IRQHandler+0x120>)
 80013e8:	801a      	strh	r2, [r3, #0]
		}

		TIM3->SR &= ~(0x0004);
 80013ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001498 <TIM3_IRQHandler+0x110>)
 80013ec:	691b      	ldr	r3, [r3, #16]
 80013ee:	4a2a      	ldr	r2, [pc, #168]	@ (8001498 <TIM3_IRQHandler+0x110>)
 80013f0:	f023 0304 	bic.w	r3, r3, #4
 80013f4:	6113      	str	r3, [r2, #16]
	}
	if ((TIM3->SR & (1 << 4)) != 0) {
 80013f6:	4b28      	ldr	r3, [pc, #160]	@ (8001498 <TIM3_IRQHandler+0x110>)
 80013f8:	691b      	ldr	r3, [r3, #16]
 80013fa:	f003 0310 	and.w	r3, r3, #16
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d02e      	beq.n	8001460 <TIM3_IRQHandler+0xd8>
		if ((GPIOC->IDR & 0x200) != 0) {
 8001402:	4b26      	ldr	r3, [pc, #152]	@ (800149c <TIM3_IRQHandler+0x114>)
 8001404:	691b      	ldr	r3, [r3, #16]
 8001406:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800140a:	2b00      	cmp	r3, #0
 800140c:	d005      	beq.n	800141a <TIM3_IRQHandler+0x92>
			RELATIVE_INIT_U2 = TIM3->CCR4;
 800140e:	4b22      	ldr	r3, [pc, #136]	@ (8001498 <TIM3_IRQHandler+0x110>)
 8001410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001412:	b29a      	uxth	r2, r3
 8001414:	4b25      	ldr	r3, [pc, #148]	@ (80014ac <TIM3_IRQHandler+0x124>)
 8001416:	801a      	strh	r2, [r3, #0]
 8001418:	e01c      	b.n	8001454 <TIM3_IRQHandler+0xcc>
		} else {
			PULSE_TIME_U2 = TIM3->CCR4 - RELATIVE_INIT_U2;
 800141a:	4b1f      	ldr	r3, [pc, #124]	@ (8001498 <TIM3_IRQHandler+0x110>)
 800141c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800141e:	b29a      	uxth	r2, r3
 8001420:	4b22      	ldr	r3, [pc, #136]	@ (80014ac <TIM3_IRQHandler+0x124>)
 8001422:	881b      	ldrh	r3, [r3, #0]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	b29a      	uxth	r2, r3
 8001428:	4b21      	ldr	r3, [pc, #132]	@ (80014b0 <TIM3_IRQHandler+0x128>)
 800142a:	801a      	strh	r2, [r3, #0]
			DISTANCE_U2 = 0.034 * PULSE_TIME_U2;
 800142c:	4b20      	ldr	r3, [pc, #128]	@ (80014b0 <TIM3_IRQHandler+0x128>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff f929 	bl	8000688 <__aeabi_i2d>
 8001436:	a316      	add	r3, pc, #88	@ (adr r3, 8001490 <TIM3_IRQHandler+0x108>)
 8001438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800143c:	f7fe fea8 	bl	8000190 <__aeabi_dmul>
 8001440:	4602      	mov	r2, r0
 8001442:	460b      	mov	r3, r1
 8001444:	4610      	mov	r0, r2
 8001446:	4619      	mov	r1, r3
 8001448:	f7ff f988 	bl	800075c <__aeabi_d2uiz>
 800144c:	4603      	mov	r3, r0
 800144e:	b29a      	uxth	r2, r3
 8001450:	4b18      	ldr	r3, [pc, #96]	@ (80014b4 <TIM3_IRQHandler+0x12c>)
 8001452:	801a      	strh	r2, [r3, #0]
		}
		TIM3->SR &= ~(0x0010);
 8001454:	4b10      	ldr	r3, [pc, #64]	@ (8001498 <TIM3_IRQHandler+0x110>)
 8001456:	691b      	ldr	r3, [r3, #16]
 8001458:	4a0f      	ldr	r2, [pc, #60]	@ (8001498 <TIM3_IRQHandler+0x110>)
 800145a:	f023 0310 	bic.w	r3, r3, #16
 800145e:	6113      	str	r3, [r2, #16]
	}
	if ((TIM3->SR & (1 << 1)) != 0) {
 8001460:	4b0d      	ldr	r3, [pc, #52]	@ (8001498 <TIM3_IRQHandler+0x110>)
 8001462:	691b      	ldr	r3, [r3, #16]
 8001464:	f003 0302 	and.w	r3, r3, #2
 8001468:	2b00      	cmp	r3, #0
 800146a:	d00d      	beq.n	8001488 <TIM3_IRQHandler+0x100>
		GPIOC->BSRR = (1 << 6) << 16;
 800146c:	4b0b      	ldr	r3, [pc, #44]	@ (800149c <TIM3_IRQHandler+0x114>)
 800146e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001472:	619a      	str	r2, [r3, #24]
		GPIOC->BSRR = (1 << 8) << 16;
 8001474:	4b09      	ldr	r3, [pc, #36]	@ (800149c <TIM3_IRQHandler+0x114>)
 8001476:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800147a:	619a      	str	r2, [r3, #24]

		TIM3->SR &= ~(0x0002);
 800147c:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <TIM3_IRQHandler+0x110>)
 800147e:	691b      	ldr	r3, [r3, #16]
 8001480:	4a05      	ldr	r2, [pc, #20]	@ (8001498 <TIM3_IRQHandler+0x110>)
 8001482:	f023 0302 	bic.w	r3, r3, #2
 8001486:	6113      	str	r3, [r2, #16]
	}
}
 8001488:	bf00      	nop
 800148a:	bd80      	pop	{r7, pc}
 800148c:	f3af 8000 	nop.w
 8001490:	b020c49c 	.word	0xb020c49c
 8001494:	3fa16872 	.word	0x3fa16872
 8001498:	40000400 	.word	0x40000400
 800149c:	40020800 	.word	0x40020800
 80014a0:	200001e8 	.word	0x200001e8
 80014a4:	200001ea 	.word	0x200001ea
 80014a8:	200001ec 	.word	0x200001ec
 80014ac:	200001ee 	.word	0x200001ee
 80014b0:	200001f0 	.word	0x200001f0
 80014b4:	200001f2 	.word	0x200001f2

080014b8 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0

	if ((TIM4->SR & (1 << 4)) != 0) {
 80014bc:	4b15      	ldr	r3, [pc, #84]	@ (8001514 <TIM4_IRQHandler+0x5c>)
 80014be:	691b      	ldr	r3, [r3, #16]
 80014c0:	f003 0310 	and.w	r3, r3, #16
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d010      	beq.n	80014ea <TIM4_IRQHandler+0x32>
		BUZZ();
 80014c8:	f7ff fdee 	bl	80010a8 <BUZZ>

		GPIOC->BSRR = (1 << 6);
 80014cc:	4b12      	ldr	r3, [pc, #72]	@ (8001518 <TIM4_IRQHandler+0x60>)
 80014ce:	2240      	movs	r2, #64	@ 0x40
 80014d0:	619a      	str	r2, [r3, #24]
		GPIOC->BSRR = (1 << 8);
 80014d2:	4b11      	ldr	r3, [pc, #68]	@ (8001518 <TIM4_IRQHandler+0x60>)
 80014d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014d8:	619a      	str	r2, [r3, #24]

		START_COUNTER_3();
 80014da:	f7ff ff1b 	bl	8001314 <START_COUNTER_3>
		TIM4->SR &= ~(0x0008);
 80014de:	4b0d      	ldr	r3, [pc, #52]	@ (8001514 <TIM4_IRQHandler+0x5c>)
 80014e0:	691b      	ldr	r3, [r3, #16]
 80014e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001514 <TIM4_IRQHandler+0x5c>)
 80014e4:	f023 0308 	bic.w	r3, r3, #8
 80014e8:	6113      	str	r3, [r2, #16]
	}

	if ((TIM4->SR & (1 << 2)) != 0) {
 80014ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001514 <TIM4_IRQHandler+0x5c>)
 80014ec:	691b      	ldr	r3, [r3, #16]
 80014ee:	f003 0304 	and.w	r3, r3, #4
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d00b      	beq.n	800150e <TIM4_IRQHandler+0x56>
		COUNT++;
 80014f6:	4b09      	ldr	r3, [pc, #36]	@ (800151c <TIM4_IRQHandler+0x64>)
 80014f8:	881b      	ldrh	r3, [r3, #0]
 80014fa:	3301      	adds	r3, #1
 80014fc:	b29a      	uxth	r2, r3
 80014fe:	4b07      	ldr	r3, [pc, #28]	@ (800151c <TIM4_IRQHandler+0x64>)
 8001500:	801a      	strh	r2, [r3, #0]
		TIM4->SR &= ~(0x0002);
 8001502:	4b04      	ldr	r3, [pc, #16]	@ (8001514 <TIM4_IRQHandler+0x5c>)
 8001504:	691b      	ldr	r3, [r3, #16]
 8001506:	4a03      	ldr	r2, [pc, #12]	@ (8001514 <TIM4_IRQHandler+0x5c>)
 8001508:	f023 0302 	bic.w	r3, r3, #2
 800150c:	6113      	str	r3, [r2, #16]
	}

}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	40000800 	.word	0x40000800
 8001518:	40020800 	.word	0x40020800
 800151c:	200001f4 	.word	0x200001f4

08001520 <INIT_TIM3>:

void INIT_TIM3() {
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
	TIM3->CR1 = 0x0000;
 8001524:	4b16      	ldr	r3, [pc, #88]	@ (8001580 <INIT_TIM3+0x60>)
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]
	TIM3->CR2 = 0x0000;
 800152a:	4b15      	ldr	r3, [pc, #84]	@ (8001580 <INIT_TIM3+0x60>)
 800152c:	2200      	movs	r2, #0
 800152e:	605a      	str	r2, [r3, #4]
	TIM3->SMCR = 0x0000;
 8001530:	4b13      	ldr	r3, [pc, #76]	@ (8001580 <INIT_TIM3+0x60>)
 8001532:	2200      	movs	r2, #0
 8001534:	609a      	str	r2, [r3, #8]
	TIM3->ARR = 0xFFFF;
 8001536:	4b12      	ldr	r3, [pc, #72]	@ (8001580 <INIT_TIM3+0x60>)
 8001538:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800153c:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->PSC = 31;
 800153e:	4b10      	ldr	r3, [pc, #64]	@ (8001580 <INIT_TIM3+0x60>)
 8001540:	221f      	movs	r2, #31
 8001542:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM3->CNT = 0;
 8001544:	4b0e      	ldr	r3, [pc, #56]	@ (8001580 <INIT_TIM3+0x60>)
 8001546:	2200      	movs	r2, #0
 8001548:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM3->CCR1 = 11;
 800154a:	4b0d      	ldr	r3, [pc, #52]	@ (8001580 <INIT_TIM3+0x60>)
 800154c:	220b      	movs	r2, #11
 800154e:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM3->CCR3 = 0xFFFF;
 8001550:	4b0b      	ldr	r3, [pc, #44]	@ (8001580 <INIT_TIM3+0x60>)
 8001552:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001556:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM3->DIER = 0x0016;
 8001558:	4b09      	ldr	r3, [pc, #36]	@ (8001580 <INIT_TIM3+0x60>)
 800155a:	2216      	movs	r2, #22
 800155c:	60da      	str	r2, [r3, #12]
	TIM3->CCMR1 = 0x0100;
 800155e:	4b08      	ldr	r3, [pc, #32]	@ (8001580 <INIT_TIM3+0x60>)
 8001560:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001564:	619a      	str	r2, [r3, #24]
	TIM3->CCMR2 = 0x0100;
 8001566:	4b06      	ldr	r3, [pc, #24]	@ (8001580 <INIT_TIM3+0x60>)
 8001568:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800156c:	61da      	str	r2, [r3, #28]
	TIM3->CCER = 0xB0B0;
 800156e:	4b04      	ldr	r3, [pc, #16]	@ (8001580 <INIT_TIM3+0x60>)
 8001570:	f24b 02b0 	movw	r2, #45232	@ 0xb0b0
 8001574:	621a      	str	r2, [r3, #32]

	setup_log_message("TIM3");
 8001576:	4803      	ldr	r0, [pc, #12]	@ (8001584 <INIT_TIM3+0x64>)
 8001578:	f7ff fa86 	bl	8000a88 <setup_log_message>

}
 800157c:	bf00      	nop
 800157e:	bd80      	pop	{r7, pc}
 8001580:	40000400 	.word	0x40000400
 8001584:	08004c30 	.word	0x08004c30

08001588 <INIT_TIM4>:

void INIT_TIM4() {
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0

	TIM4->CR1 = 0x0080;
 800158c:	4b16      	ldr	r3, [pc, #88]	@ (80015e8 <INIT_TIM4+0x60>)
 800158e:	2280      	movs	r2, #128	@ 0x80
 8001590:	601a      	str	r2, [r3, #0]
	TIM4->CR2 = 0x0000;
 8001592:	4b15      	ldr	r3, [pc, #84]	@ (80015e8 <INIT_TIM4+0x60>)
 8001594:	2200      	movs	r2, #0
 8001596:	605a      	str	r2, [r3, #4]
	TIM4->SMCR = 0x0000;
 8001598:	4b13      	ldr	r3, [pc, #76]	@ (80015e8 <INIT_TIM4+0x60>)
 800159a:	2200      	movs	r2, #0
 800159c:	609a      	str	r2, [r3, #8]
	TIM4->ARR = 1000;
 800159e:	4b12      	ldr	r3, [pc, #72]	@ (80015e8 <INIT_TIM4+0x60>)
 80015a0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80015a4:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM4->PSC = 3199;
 80015a6:	4b10      	ldr	r3, [pc, #64]	@ (80015e8 <INIT_TIM4+0x60>)
 80015a8:	f640 427f 	movw	r2, #3199	@ 0xc7f
 80015ac:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM4->CNT = 0;
 80015ae:	4b0e      	ldr	r3, [pc, #56]	@ (80015e8 <INIT_TIM4+0x60>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM4->CCR3 = 1000;
 80015b4:	4b0c      	ldr	r3, [pc, #48]	@ (80015e8 <INIT_TIM4+0x60>)
 80015b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80015ba:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM4->CCR1 = 1000;
 80015bc:	4b0a      	ldr	r3, [pc, #40]	@ (80015e8 <INIT_TIM4+0x60>)
 80015be:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80015c2:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM4->DIER = 0x0008;
 80015c4:	4b08      	ldr	r3, [pc, #32]	@ (80015e8 <INIT_TIM4+0x60>)
 80015c6:	2208      	movs	r2, #8
 80015c8:	60da      	str	r2, [r3, #12]
	TIM4->CCMR2 = 0x0000;
 80015ca:	4b07      	ldr	r3, [pc, #28]	@ (80015e8 <INIT_TIM4+0x60>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	61da      	str	r2, [r3, #28]
	TIM4->CCMR1 = 0x0000;
 80015d0:	4b05      	ldr	r3, [pc, #20]	@ (80015e8 <INIT_TIM4+0x60>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	619a      	str	r2, [r3, #24]
	TIM4->CCER = 0x0100;
 80015d6:	4b04      	ldr	r3, [pc, #16]	@ (80015e8 <INIT_TIM4+0x60>)
 80015d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80015dc:	621a      	str	r2, [r3, #32]

	setup_log_message("TIM4");
 80015de:	4803      	ldr	r0, [pc, #12]	@ (80015ec <INIT_TIM4+0x64>)
 80015e0:	f7ff fa52 	bl	8000a88 <setup_log_message>

}
 80015e4:	bf00      	nop
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	40000800 	.word	0x40000800
 80015ec:	08004c38 	.word	0x08004c38

080015f0 <INIT_3V_OUTPUT>:

void INIT_3V_OUTPUT() {
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
	GPIOB->MODER |= (1 << (8 * 2 + 1));
 80015f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001630 <INIT_3V_OUTPUT+0x40>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001630 <INIT_3V_OUTPUT+0x40>)
 80015fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015fe:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(1 << (8 * 2));
 8001600:	4b0b      	ldr	r3, [pc, #44]	@ (8001630 <INIT_3V_OUTPUT+0x40>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a0a      	ldr	r2, [pc, #40]	@ (8001630 <INIT_3V_OUTPUT+0x40>)
 8001606:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800160a:	6013      	str	r3, [r2, #0]

	GPIOB->AFR[1] &= ~(0xF << (0));
 800160c:	4b08      	ldr	r3, [pc, #32]	@ (8001630 <INIT_3V_OUTPUT+0x40>)
 800160e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001610:	4a07      	ldr	r2, [pc, #28]	@ (8001630 <INIT_3V_OUTPUT+0x40>)
 8001612:	f023 030f 	bic.w	r3, r3, #15
 8001616:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (2 << (0));
 8001618:	4b05      	ldr	r3, [pc, #20]	@ (8001630 <INIT_3V_OUTPUT+0x40>)
 800161a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800161c:	4a04      	ldr	r2, [pc, #16]	@ (8001630 <INIT_3V_OUTPUT+0x40>)
 800161e:	f043 0302 	orr.w	r3, r3, #2
 8001622:	6253      	str	r3, [r2, #36]	@ 0x24

	setup_log_message("Buzzer output");
 8001624:	4803      	ldr	r0, [pc, #12]	@ (8001634 <INIT_3V_OUTPUT+0x44>)
 8001626:	f7ff fa2f 	bl	8000a88 <setup_log_message>


}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	40020400 	.word	0x40020400
 8001634:	08004c40 	.word	0x08004c40

08001638 <INIT_TRIGG_ECHO>:

void INIT_TRIGG_ECHO() {
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
	GPIOC->MODER &= ~(1 << (2 * 6 + 1));
 800163c:	4b26      	ldr	r3, [pc, #152]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a25      	ldr	r2, [pc, #148]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 8001642:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001646:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= (1 << (2 * 6));
 8001648:	4b23      	ldr	r3, [pc, #140]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a22      	ldr	r2, [pc, #136]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 800164e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001652:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= (1 << (2 * 7 + 1));
 8001654:	4b20      	ldr	r3, [pc, #128]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a1f      	ldr	r2, [pc, #124]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 800165a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800165e:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &= ~(1 << (2 * 7));
 8001660:	4b1d      	ldr	r3, [pc, #116]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a1c      	ldr	r2, [pc, #112]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 8001666:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800166a:	6013      	str	r3, [r2, #0]
	GPIOC->AFR[0] &= ~(0xF << (7 * 4));
 800166c:	4b1a      	ldr	r3, [pc, #104]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 800166e:	6a1b      	ldr	r3, [r3, #32]
 8001670:	4a19      	ldr	r2, [pc, #100]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 8001672:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8001676:	6213      	str	r3, [r2, #32]
	GPIOC->AFR[0] |= (2 << (7 * 4));
 8001678:	4b17      	ldr	r3, [pc, #92]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 800167a:	6a1b      	ldr	r3, [r3, #32]
 800167c:	4a16      	ldr	r2, [pc, #88]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 800167e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001682:	6213      	str	r3, [r2, #32]
	GPIOC->MODER &= ~(1 << (2 * 8 + 1));
 8001684:	4b14      	ldr	r3, [pc, #80]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a13      	ldr	r2, [pc, #76]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 800168a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800168e:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= (1 << (2 * 8));
 8001690:	4b11      	ldr	r3, [pc, #68]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a10      	ldr	r2, [pc, #64]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 8001696:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800169a:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= (1 << (2 * 9 + 1));
 800169c:	4b0e      	ldr	r3, [pc, #56]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a0d      	ldr	r2, [pc, #52]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 80016a2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80016a6:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &= ~(1 << (2 * 9));
 80016a8:	4b0b      	ldr	r3, [pc, #44]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a0a      	ldr	r2, [pc, #40]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 80016ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016b2:	6013      	str	r3, [r2, #0]
	GPIOC->AFR[1] &= ~(0xF << (1 * 4));
 80016b4:	4b08      	ldr	r3, [pc, #32]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 80016b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016b8:	4a07      	ldr	r2, [pc, #28]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 80016ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80016be:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOC->AFR[1] |= (2 << (1 * 4));
 80016c0:	4b05      	ldr	r3, [pc, #20]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 80016c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016c4:	4a04      	ldr	r2, [pc, #16]	@ (80016d8 <INIT_TRIGG_ECHO+0xa0>)
 80016c6:	f043 0320 	orr.w	r3, r3, #32
 80016ca:	6253      	str	r3, [r2, #36]	@ 0x24

	setup_log_message("Ultrasonic GPIO");
 80016cc:	4803      	ldr	r0, [pc, #12]	@ (80016dc <INIT_TRIGG_ECHO+0xa4>)
 80016ce:	f7ff f9db 	bl	8000a88 <setup_log_message>


}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40020800 	.word	0x40020800
 80016dc:	08004c50 	.word	0x08004c50

080016e0 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void) {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b092      	sub	sp, #72	@ 0x48
 80016e4:	af00      	add	r7, sp, #0
	if (EXTI->PR != 0) {
 80016e6:	4b11      	ldr	r3, [pc, #68]	@ (800172c <EXTI0_IRQHandler+0x4c>)
 80016e8:	695b      	ldr	r3, [r3, #20]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d019      	beq.n	8001722 <EXTI0_IRQHandler+0x42>

		char message[70];
		sprintf(message, "[%lu] User button pressed - Direction: %d\r\n",
 80016ee:	f000 fd87 	bl	8002200 <HAL_GetTick>
 80016f2:	4602      	mov	r2, r0
 80016f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001730 <EXTI0_IRQHandler+0x50>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	4638      	mov	r0, r7
 80016fa:	490e      	ldr	r1, [pc, #56]	@ (8001734 <EXTI0_IRQHandler+0x54>)
 80016fc:	f002 fd56 	bl	80041ac <siprintf>
				HAL_GetTick(), MOVEMENT_DIRECTION);
		HAL_UART_Transmit(&huart1, message, strlen(message), 10000);
 8001700:	463b      	mov	r3, r7
 8001702:	4618      	mov	r0, r3
 8001704:	f7fe fd3c 	bl	8000180 <strlen>
 8001708:	4603      	mov	r3, r0
 800170a:	b29a      	uxth	r2, r3
 800170c:	4639      	mov	r1, r7
 800170e:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001712:	4809      	ldr	r0, [pc, #36]	@ (8001738 <EXTI0_IRQHandler+0x58>)
 8001714:	f002 fb20 	bl	8003d58 <HAL_UART_Transmit>

		TURN_DIRECTION();
 8001718:	f7ff fb0e 	bl	8000d38 <TURN_DIRECTION>

		EXTI->PR = 0x01;
 800171c:	4b03      	ldr	r3, [pc, #12]	@ (800172c <EXTI0_IRQHandler+0x4c>)
 800171e:	2201      	movs	r2, #1
 8001720:	615a      	str	r2, [r3, #20]
	}
}
 8001722:	bf00      	nop
 8001724:	3748      	adds	r7, #72	@ 0x48
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	40010400 	.word	0x40010400
 8001730:	20000000 	.word	0x20000000
 8001734:	08004c60 	.word	0x08004c60
 8001738:	20000190 	.word	0x20000190

0800173c <SETUP_USER_BUTTON>:

void SETUP_USER_BUTTON() {
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0

	GPIOA->MODER &= ~(1 << (0 * 2 + 1));
 8001740:	4b15      	ldr	r3, [pc, #84]	@ (8001798 <SETUP_USER_BUTTON+0x5c>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a14      	ldr	r2, [pc, #80]	@ (8001798 <SETUP_USER_BUTTON+0x5c>)
 8001746:	f023 0302 	bic.w	r3, r3, #2
 800174a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(1 << (0 * 2));
 800174c:	4b12      	ldr	r3, [pc, #72]	@ (8001798 <SETUP_USER_BUTTON+0x5c>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a11      	ldr	r2, [pc, #68]	@ (8001798 <SETUP_USER_BUTTON+0x5c>)
 8001752:	f023 0301 	bic.w	r3, r3, #1
 8001756:	6013      	str	r3, [r2, #0]

	EXTI->FTSR |= 0x01;
 8001758:	4b10      	ldr	r3, [pc, #64]	@ (800179c <SETUP_USER_BUTTON+0x60>)
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	4a0f      	ldr	r2, [pc, #60]	@ (800179c <SETUP_USER_BUTTON+0x60>)
 800175e:	f043 0301 	orr.w	r3, r3, #1
 8001762:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR &= ~(0x01);
 8001764:	4b0d      	ldr	r3, [pc, #52]	@ (800179c <SETUP_USER_BUTTON+0x60>)
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	4a0c      	ldr	r2, [pc, #48]	@ (800179c <SETUP_USER_BUTTON+0x60>)
 800176a:	f023 0301 	bic.w	r3, r3, #1
 800176e:	6093      	str	r3, [r2, #8]
	SYSCFG->EXTICR[0] = 0;
 8001770:	4b0b      	ldr	r3, [pc, #44]	@ (80017a0 <SETUP_USER_BUTTON+0x64>)
 8001772:	2200      	movs	r2, #0
 8001774:	609a      	str	r2, [r3, #8]
	EXTI->IMR |= 0x01;
 8001776:	4b09      	ldr	r3, [pc, #36]	@ (800179c <SETUP_USER_BUTTON+0x60>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a08      	ldr	r2, [pc, #32]	@ (800179c <SETUP_USER_BUTTON+0x60>)
 800177c:	f043 0301 	orr.w	r3, r3, #1
 8001780:	6013      	str	r3, [r2, #0]
	NVIC->ISER[0] |= (1 << 6);
 8001782:	4b08      	ldr	r3, [pc, #32]	@ (80017a4 <SETUP_USER_BUTTON+0x68>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a07      	ldr	r2, [pc, #28]	@ (80017a4 <SETUP_USER_BUTTON+0x68>)
 8001788:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800178c:	6013      	str	r3, [r2, #0]

	setup_log_message("User Button");
 800178e:	4806      	ldr	r0, [pc, #24]	@ (80017a8 <SETUP_USER_BUTTON+0x6c>)
 8001790:	f7ff f97a 	bl	8000a88 <setup_log_message>

}
 8001794:	bf00      	nop
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40020000 	.word	0x40020000
 800179c:	40010400 	.word	0x40010400
 80017a0:	40010000 	.word	0x40010000
 80017a4:	e000e100 	.word	0xe000e100
 80017a8:	08004c8c 	.word	0x08004c8c

080017ac <SETUP_ADC>:

void SETUP_ADC() {
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0


	GPIOA->MODER |= 0x00000030;
 80017b0:	4b18      	ldr	r3, [pc, #96]	@ (8001814 <SETUP_ADC+0x68>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a17      	ldr	r2, [pc, #92]	@ (8001814 <SETUP_ADC+0x68>)
 80017b6:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80017ba:	6013      	str	r3, [r2, #0]
	ADC1->CR2 &= ~(0x00000001);
 80017bc:	4b16      	ldr	r3, [pc, #88]	@ (8001818 <SETUP_ADC+0x6c>)
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	4a15      	ldr	r2, [pc, #84]	@ (8001818 <SETUP_ADC+0x6c>)
 80017c2:	f023 0301 	bic.w	r3, r3, #1
 80017c6:	6093      	str	r3, [r2, #8]
	ADC1->CR1 = 0x00000000;
 80017c8:	4b13      	ldr	r3, [pc, #76]	@ (8001818 <SETUP_ADC+0x6c>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	605a      	str	r2, [r3, #4]
	ADC1->CR2 = 0x00000412;
 80017ce:	4b12      	ldr	r3, [pc, #72]	@ (8001818 <SETUP_ADC+0x6c>)
 80017d0:	f240 4212 	movw	r2, #1042	@ 0x412
 80017d4:	609a      	str	r2, [r3, #8]
	ADC1->SQR1 = 0x00000000;
 80017d6:	4b10      	ldr	r3, [pc, #64]	@ (8001818 <SETUP_ADC+0x6c>)
 80017d8:	2200      	movs	r2, #0
 80017da:	631a      	str	r2, [r3, #48]	@ 0x30
	ADC1->SQR5 = 0x00000002;
 80017dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001818 <SETUP_ADC+0x6c>)
 80017de:	2202      	movs	r2, #2
 80017e0:	641a      	str	r2, [r3, #64]	@ 0x40
	ADC1->CR2 |= 0x00000001;
 80017e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001818 <SETUP_ADC+0x6c>)
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	4a0c      	ldr	r2, [pc, #48]	@ (8001818 <SETUP_ADC+0x6c>)
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	6093      	str	r3, [r2, #8]
	while ((ADC1->SR & 0x0040) == 0)
 80017ee:	e005      	b.n	80017fc <SETUP_ADC+0x50>
		ADC1->CR2 |= 0x40000000;
 80017f0:	4b09      	ldr	r3, [pc, #36]	@ (8001818 <SETUP_ADC+0x6c>)
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	4a08      	ldr	r2, [pc, #32]	@ (8001818 <SETUP_ADC+0x6c>)
 80017f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80017fa:	6093      	str	r3, [r2, #8]
	while ((ADC1->SR & 0x0040) == 0)
 80017fc:	4b06      	ldr	r3, [pc, #24]	@ (8001818 <SETUP_ADC+0x6c>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001804:	2b00      	cmp	r3, #0
 8001806:	d0f3      	beq.n	80017f0 <SETUP_ADC+0x44>

	setup_log_message("ADC");
 8001808:	4804      	ldr	r0, [pc, #16]	@ (800181c <SETUP_ADC+0x70>)
 800180a:	f7ff f93d 	bl	8000a88 <setup_log_message>

}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40020000 	.word	0x40020000
 8001818:	40012400 	.word	0x40012400
 800181c:	08004c98 	.word	0x08004c98

08001820 <UPDATE_DC>:

void UPDATE_DC() {
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
	MAX_DC = (ADC1->DR) * 100 / 4096;
 8001824:	4b15      	ldr	r3, [pc, #84]	@ (800187c <UPDATE_DC+0x5c>)
 8001826:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001828:	2264      	movs	r2, #100	@ 0x64
 800182a:	fb02 f303 	mul.w	r3, r2, r3
 800182e:	0b1b      	lsrs	r3, r3, #12
 8001830:	b29a      	uxth	r2, r3
 8001832:	4b13      	ldr	r3, [pc, #76]	@ (8001880 <UPDATE_DC+0x60>)
 8001834:	801a      	strh	r2, [r3, #0]
	INVERTED_MAX_DC = 100 - MAX_DC;
 8001836:	4b12      	ldr	r3, [pc, #72]	@ (8001880 <UPDATE_DC+0x60>)
 8001838:	881b      	ldrh	r3, [r3, #0]
 800183a:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 800183e:	b29a      	uxth	r2, r3
 8001840:	4b10      	ldr	r3, [pc, #64]	@ (8001884 <UPDATE_DC+0x64>)
 8001842:	801a      	strh	r2, [r3, #0]
	if (MOVEMENT_DIRECTION == FORWARD) {
 8001844:	4b10      	ldr	r3, [pc, #64]	@ (8001888 <UPDATE_DC+0x68>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d108      	bne.n	800185e <UPDATE_DC+0x3e>
		TURN_FORWARD(MAX_DC, MAX_DC);
 800184c:	4b0c      	ldr	r3, [pc, #48]	@ (8001880 <UPDATE_DC+0x60>)
 800184e:	881b      	ldrh	r3, [r3, #0]
 8001850:	4a0b      	ldr	r2, [pc, #44]	@ (8001880 <UPDATE_DC+0x60>)
 8001852:	8812      	ldrh	r2, [r2, #0]
 8001854:	4611      	mov	r1, r2
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff fa28 	bl	8000cac <TURN_FORWARD>
	} else if (MOVEMENT_DIRECTION == BACKWARDS) {
		TURN_BACKWARDS(INVERTED_MAX_DC, INVERTED_MAX_DC);
	}

}
 800185c:	e00b      	b.n	8001876 <UPDATE_DC+0x56>
	} else if (MOVEMENT_DIRECTION == BACKWARDS) {
 800185e:	4b0a      	ldr	r3, [pc, #40]	@ (8001888 <UPDATE_DC+0x68>)
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	2b01      	cmp	r3, #1
 8001864:	d107      	bne.n	8001876 <UPDATE_DC+0x56>
		TURN_BACKWARDS(INVERTED_MAX_DC, INVERTED_MAX_DC);
 8001866:	4b07      	ldr	r3, [pc, #28]	@ (8001884 <UPDATE_DC+0x64>)
 8001868:	881b      	ldrh	r3, [r3, #0]
 800186a:	4a06      	ldr	r2, [pc, #24]	@ (8001884 <UPDATE_DC+0x64>)
 800186c:	8812      	ldrh	r2, [r2, #0]
 800186e:	4611      	mov	r1, r2
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff f9a3 	bl	8000bbc <TURN_BACKWARDS>
}
 8001876:	bf00      	nop
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40012400 	.word	0x40012400
 8001880:	200001d8 	.word	0x200001d8
 8001884:	200001da 	.word	0x200001da
 8001888:	20000000 	.word	0x20000000

0800188c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001892:	f000 fc50 	bl	8002136 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001896:	f000 f887 	bl	80019a8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800189a:	f000 fa45 	bl	8001d28 <MX_GPIO_Init>
	MX_ADC_Init();
 800189e:	f000 f8d1 	bl	8001a44 <MX_ADC_Init>
	MX_TS_Init();
 80018a2:	f000 fa11 	bl	8001cc8 <MX_TS_Init>
	MX_TIM2_Init();
 80018a6:	f000 f927 	bl	8001af8 <MX_TIM2_Init>
	MX_TIM3_Init();
 80018aa:	f000 f971 	bl	8001b90 <MX_TIM3_Init>
	MX_TIM4_Init();
 80018ae:	f000 f9bd 	bl	8001c2c <MX_TIM4_Init>
	MX_USART1_UART_Init();
 80018b2:	f000 fa0f 	bl	8001cd4 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	general_log_message("_________ BOARD INIT _________");
 80018b6:	4838      	ldr	r0, [pc, #224]	@ (8001998 <main+0x10c>)
 80018b8:	f7ff f90a 	bl	8000ad0 <general_log_message>
	SETUP_ADC();
 80018bc:	f7ff ff76 	bl	80017ac <SETUP_ADC>
	UPDATE_DC();
 80018c0:	f7ff ffae 	bl	8001820 <UPDATE_DC>

	INIT_TRIGG_ECHO();
 80018c4:	f7ff feb8 	bl	8001638 <INIT_TRIGG_ECHO>
	INIT_3V_OUTPUT();
 80018c8:	f7ff fe92 	bl	80015f0 <INIT_3V_OUTPUT>
	INIT_TIM4();
 80018cc:	f7ff fe5c 	bl	8001588 <INIT_TIM4>
	INIT_TIM3();
 80018d0:	f7ff fe26 	bl	8001520 <INIT_TIM3>
	START_COUNTER_2();
 80018d4:	f7ff fd3e 	bl	8001354 <START_COUNTER_2>
	SETUP_WHEELS();
 80018d8:	f7ff fa5a 	bl	8000d90 <SETUP_WHEELS>

	SETUP_PWM();
 80018dc:	f7ff fb70 	bl	8000fc0 <SETUP_PWM>
	SETUP_USER_BUTTON();
 80018e0:	f7ff ff2c 	bl	800173c <SETUP_USER_BUTTON>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		UPDATE_DC();
 80018e4:	f7ff ff9c 	bl	8001820 <UPDATE_DC>
		if (CRITICAL_CLOSE) {
 80018e8:	4b2c      	ldr	r3, [pc, #176]	@ (800199c <main+0x110>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d050      	beq.n	8001992 <main+0x106>
			bool isBackward = (MOVEMENT_DIRECTION == FORWARD);
 80018f0:	4b2b      	ldr	r3, [pc, #172]	@ (80019a0 <main+0x114>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	bf0c      	ite	eq
 80018f8:	2301      	moveq	r3, #1
 80018fa:	2300      	movne	r3, #0
 80018fc:	71fb      	strb	r3, [r7, #7]
			switch (TURN_POSITION) {
 80018fe:	4b29      	ldr	r3, [pc, #164]	@ (80019a4 <main+0x118>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	2b05      	cmp	r3, #5
 8001904:	d844      	bhi.n	8001990 <main+0x104>
 8001906:	a201      	add	r2, pc, #4	@ (adr r2, 800190c <main+0x80>)
 8001908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800190c:	08001991 	.word	0x08001991
 8001910:	08001925 	.word	0x08001925
 8001914:	08001933 	.word	0x08001933
 8001918:	08001957 	.word	0x08001957
 800191c:	08001965 	.word	0x08001965
 8001920:	08001989 	.word	0x08001989
			case FIRST_OBSTACLE_BACKWARDS:
				TURN_90_LEFT(isBackward);
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	4618      	mov	r0, r3
 8001928:	f7ff fae8 	bl	8000efc <TURN_90_LEFT>
				CYCLE_TURN_POSITION();
 800192c:	f7ff fb8c 	bl	8001048 <CYCLE_TURN_POSITION>
				break;
 8001930:	e02f      	b.n	8001992 <main+0x106>

			case FIRST_OBSTACLE_FORWARD:
				TURN_90_LEFT(!isBackward);
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	2b00      	cmp	r3, #0
 8001936:	bf14      	ite	ne
 8001938:	2301      	movne	r3, #1
 800193a:	2300      	moveq	r3, #0
 800193c:	b2db      	uxtb	r3, r3
 800193e:	f083 0301 	eor.w	r3, r3, #1
 8001942:	b2db      	uxtb	r3, r3
 8001944:	f003 0301 	and.w	r3, r3, #1
 8001948:	b2db      	uxtb	r3, r3
 800194a:	4618      	mov	r0, r3
 800194c:	f7ff fad6 	bl	8000efc <TURN_90_LEFT>
				CYCLE_TURN_POSITION();
 8001950:	f7ff fb7a 	bl	8001048 <CYCLE_TURN_POSITION>
				break;
 8001954:	e01d      	b.n	8001992 <main+0x106>

			case SECOND_OBSTACLE_BACKWARDS:
				TURN_90_RIGHT(isBackward);
 8001956:	79fb      	ldrb	r3, [r7, #7]
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff fa6d 	bl	8000e38 <TURN_90_RIGHT>
				CYCLE_TURN_POSITION();
 800195e:	f7ff fb73 	bl	8001048 <CYCLE_TURN_POSITION>
				break;
 8001962:	e016      	b.n	8001992 <main+0x106>

			case SECOND_OBSTACLE_FORWARD:
				TURN_90_RIGHT(!isBackward);
 8001964:	79fb      	ldrb	r3, [r7, #7]
 8001966:	2b00      	cmp	r3, #0
 8001968:	bf14      	ite	ne
 800196a:	2301      	movne	r3, #1
 800196c:	2300      	moveq	r3, #0
 800196e:	b2db      	uxtb	r3, r3
 8001970:	f083 0301 	eor.w	r3, r3, #1
 8001974:	b2db      	uxtb	r3, r3
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	b2db      	uxtb	r3, r3
 800197c:	4618      	mov	r0, r3
 800197e:	f7ff fa5b 	bl	8000e38 <TURN_90_RIGHT>
				CYCLE_TURN_POSITION();
 8001982:	f7ff fb61 	bl	8001048 <CYCLE_TURN_POSITION>
				break;
 8001986:	e004      	b.n	8001992 <main+0x106>

			case DOOMED:
				STOP(true);
 8001988:	2001      	movs	r0, #1
 800198a:	f7ff f967 	bl	8000c5c <STOP>
				break;
 800198e:	e000      	b.n	8001992 <main+0x106>

			case CLEAR:
				break;

			default:
				break;
 8001990:	bf00      	nop
			}
		}

		MEASSURE();
 8001992:	f7ff fc09 	bl	80011a8 <MEASSURE>
		UPDATE_DC();
 8001996:	e7a5      	b.n	80018e4 <main+0x58>
 8001998:	08004c9c 	.word	0x08004c9c
 800199c:	200001f6 	.word	0x200001f6
 80019a0:	20000000 	.word	0x20000000
 80019a4:	200001fa 	.word	0x200001fa

080019a8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b092      	sub	sp, #72	@ 0x48
 80019ac:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80019ae:	f107 0314 	add.w	r3, r7, #20
 80019b2:	2234      	movs	r2, #52	@ 0x34
 80019b4:	2100      	movs	r1, #0
 80019b6:	4618      	mov	r0, r3
 80019b8:	f002 fc18 	bl	80041ec <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80019bc:	463b      	mov	r3, r7
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	605a      	str	r2, [r3, #4]
 80019c4:	609a      	str	r2, [r3, #8]
 80019c6:	60da      	str	r2, [r3, #12]
 80019c8:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001a40 <SystemClock_Config+0x98>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 80019d2:	4a1b      	ldr	r2, [pc, #108]	@ (8001a40 <SystemClock_Config+0x98>)
 80019d4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80019d8:	6013      	str	r3, [r2, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019da:	2302      	movs	r3, #2
 80019dc:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019de:	2301      	movs	r3, #1
 80019e0:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019e2:	2310      	movs	r3, #16
 80019e4:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019e6:	2302      	movs	r3, #2
 80019e8:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019ea:	2300      	movs	r3, #0
 80019ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80019ee:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80019f2:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 80019f4:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80019f8:	647b      	str	r3, [r7, #68]	@ 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80019fa:	f107 0314 	add.w	r3, r7, #20
 80019fe:	4618      	mov	r0, r3
 8001a00:	f001 f902 	bl	8002c08 <HAL_RCC_OscConfig>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <SystemClock_Config+0x66>
		Error_Handler();
 8001a0a:	f000 fa09 	bl	8001e20 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001a0e:	230f      	movs	r3, #15
 8001a10:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a12:	2303      	movs	r3, #3
 8001a14:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a16:	2300      	movs	r3, #0
 8001a18:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8001a22:	463b      	mov	r3, r7
 8001a24:	2101      	movs	r1, #1
 8001a26:	4618      	mov	r0, r3
 8001a28:	f001 fc1e 	bl	8003268 <HAL_RCC_ClockConfig>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <SystemClock_Config+0x8e>
		Error_Handler();
 8001a32:	f000 f9f5 	bl	8001e20 <Error_Handler>
	}
}
 8001a36:	bf00      	nop
 8001a38:	3748      	adds	r7, #72	@ 0x48
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	40007000 	.word	0x40007000

08001a44 <MX_ADC_Init>:
/**
 * @brief ADC Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC_Init(void) {
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC_Init 0 */

	/* USER CODE END ADC_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001a4a:	1d3b      	adds	r3, r7, #4
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	609a      	str	r2, [r3, #8]

	/* USER CODE END ADC_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc.Instance = ADC1;
 8001a54:	4b26      	ldr	r3, [pc, #152]	@ (8001af0 <MX_ADC_Init+0xac>)
 8001a56:	4a27      	ldr	r2, [pc, #156]	@ (8001af4 <MX_ADC_Init+0xb0>)
 8001a58:	601a      	str	r2, [r3, #0]
	hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001a5a:	4b25      	ldr	r3, [pc, #148]	@ (8001af0 <MX_ADC_Init+0xac>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	605a      	str	r2, [r3, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001a60:	4b23      	ldr	r3, [pc, #140]	@ (8001af0 <MX_ADC_Init+0xac>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	609a      	str	r2, [r3, #8]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a66:	4b22      	ldr	r3, [pc, #136]	@ (8001af0 <MX_ADC_Init+0xac>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	60da      	str	r2, [r3, #12]
	hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a6c:	4b20      	ldr	r3, [pc, #128]	@ (8001af0 <MX_ADC_Init+0xac>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	611a      	str	r2, [r3, #16]
	hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001a72:	4b1f      	ldr	r3, [pc, #124]	@ (8001af0 <MX_ADC_Init+0xac>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	615a      	str	r2, [r3, #20]
	hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8001a78:	4b1d      	ldr	r3, [pc, #116]	@ (8001af0 <MX_ADC_Init+0xac>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	619a      	str	r2, [r3, #24]
	hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8001a7e:	4b1c      	ldr	r3, [pc, #112]	@ (8001af0 <MX_ADC_Init+0xac>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	61da      	str	r2, [r3, #28]
	hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8001a84:	4b1a      	ldr	r3, [pc, #104]	@ (8001af0 <MX_ADC_Init+0xac>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	621a      	str	r2, [r3, #32]
	hadc.Init.ContinuousConvMode = DISABLE;
 8001a8a:	4b19      	ldr	r3, [pc, #100]	@ (8001af0 <MX_ADC_Init+0xac>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	hadc.Init.NbrOfConversion = 1;
 8001a92:	4b17      	ldr	r3, [pc, #92]	@ (8001af0 <MX_ADC_Init+0xac>)
 8001a94:	2201      	movs	r2, #1
 8001a96:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8001a98:	4b15      	ldr	r3, [pc, #84]	@ (8001af0 <MX_ADC_Init+0xac>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_CC3;
 8001aa0:	4b13      	ldr	r3, [pc, #76]	@ (8001af0 <MX_ADC_Init+0xac>)
 8001aa2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001aa6:	635a      	str	r2, [r3, #52]	@ 0x34
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001aa8:	4b11      	ldr	r3, [pc, #68]	@ (8001af0 <MX_ADC_Init+0xac>)
 8001aaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001aae:	639a      	str	r2, [r3, #56]	@ 0x38
	hadc.Init.DMAContinuousRequests = DISABLE;
 8001ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8001af0 <MX_ADC_Init+0xac>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8001ab8:	480d      	ldr	r0, [pc, #52]	@ (8001af0 <MX_ADC_Init+0xac>)
 8001aba:	f000 fbab 	bl	8002214 <HAL_ADC_Init>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_ADC_Init+0x84>
		Error_Handler();
 8001ac4:	f000 f9ac 	bl	8001e20 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 8001ac8:	2304      	movs	r3, #4
 8001aca:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001acc:	2301      	movs	r3, #1
 8001ace:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8001ad4:	1d3b      	adds	r3, r7, #4
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4805      	ldr	r0, [pc, #20]	@ (8001af0 <MX_ADC_Init+0xac>)
 8001ada:	f000 fce1 	bl	80024a0 <HAL_ADC_ConfigChannel>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_ADC_Init+0xa4>
		Error_Handler();
 8001ae4:	f000 f99c 	bl	8001e20 <Error_Handler>
	}
	/* USER CODE BEGIN ADC_Init 2 */

	/* USER CODE END ADC_Init 2 */

}
 8001ae8:	bf00      	nop
 8001aea:	3710      	adds	r7, #16
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	2000007c 	.word	0x2000007c
 8001af4:	40012400 	.word	0x40012400

08001af8 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001afe:	f107 0308 	add.w	r3, r7, #8
 8001b02:	2200      	movs	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
 8001b06:	605a      	str	r2, [r3, #4]
 8001b08:	609a      	str	r2, [r3, #8]
 8001b0a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001b0c:	463b      	mov	r3, r7
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001b14:	4b1d      	ldr	r3, [pc, #116]	@ (8001b8c <MX_TIM2_Init+0x94>)
 8001b16:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b1a:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8001b1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001b8c <MX_TIM2_Init+0x94>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b22:	4b1a      	ldr	r3, [pc, #104]	@ (8001b8c <MX_TIM2_Init+0x94>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 65535;
 8001b28:	4b18      	ldr	r3, [pc, #96]	@ (8001b8c <MX_TIM2_Init+0x94>)
 8001b2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b2e:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b30:	4b16      	ldr	r3, [pc, #88]	@ (8001b8c <MX_TIM2_Init+0x94>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b36:	4b15      	ldr	r3, [pc, #84]	@ (8001b8c <MX_TIM2_Init+0x94>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001b3c:	4813      	ldr	r0, [pc, #76]	@ (8001b8c <MX_TIM2_Init+0x94>)
 8001b3e:	f001 fe59 	bl	80037f4 <HAL_TIM_Base_Init>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <MX_TIM2_Init+0x54>
		Error_Handler();
 8001b48:	f000 f96a 	bl	8001e20 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b50:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001b52:	f107 0308 	add.w	r3, r7, #8
 8001b56:	4619      	mov	r1, r3
 8001b58:	480c      	ldr	r0, [pc, #48]	@ (8001b8c <MX_TIM2_Init+0x94>)
 8001b5a:	f001 fe8a 	bl	8003872 <HAL_TIM_ConfigClockSource>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <MX_TIM2_Init+0x70>
		Error_Handler();
 8001b64:	f000 f95c 	bl	8001e20 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001b70:	463b      	mov	r3, r7
 8001b72:	4619      	mov	r1, r3
 8001b74:	4805      	ldr	r0, [pc, #20]	@ (8001b8c <MX_TIM2_Init+0x94>)
 8001b76:	f002 f841 	bl	8003bfc <HAL_TIMEx_MasterConfigSynchronization>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <MX_TIM2_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 8001b80:	f000 f94e 	bl	8001e20 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8001b84:	bf00      	nop
 8001b86:	3718      	adds	r7, #24
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	200000d0 	.word	0x200000d0

08001b90 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b086      	sub	sp, #24
 8001b94:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001b96:	f107 0308 	add.w	r3, r7, #8
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	605a      	str	r2, [r3, #4]
 8001ba0:	609a      	str	r2, [r3, #8]
 8001ba2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001ba4:	463b      	mov	r3, r7
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	601a      	str	r2, [r3, #0]
 8001baa:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001bac:	4b1d      	ldr	r3, [pc, #116]	@ (8001c24 <MX_TIM3_Init+0x94>)
 8001bae:	4a1e      	ldr	r2, [pc, #120]	@ (8001c28 <MX_TIM3_Init+0x98>)
 8001bb0:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8001bb2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c24 <MX_TIM3_Init+0x94>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c24 <MX_TIM3_Init+0x94>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 8001bbe:	4b19      	ldr	r3, [pc, #100]	@ (8001c24 <MX_TIM3_Init+0x94>)
 8001bc0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bc4:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bc6:	4b17      	ldr	r3, [pc, #92]	@ (8001c24 <MX_TIM3_Init+0x94>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bcc:	4b15      	ldr	r3, [pc, #84]	@ (8001c24 <MX_TIM3_Init+0x94>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001bd2:	4814      	ldr	r0, [pc, #80]	@ (8001c24 <MX_TIM3_Init+0x94>)
 8001bd4:	f001 fe0e 	bl	80037f4 <HAL_TIM_Base_Init>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_TIM3_Init+0x52>
		Error_Handler();
 8001bde:	f000 f91f 	bl	8001e20 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001be2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001be6:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001be8:	f107 0308 	add.w	r3, r7, #8
 8001bec:	4619      	mov	r1, r3
 8001bee:	480d      	ldr	r0, [pc, #52]	@ (8001c24 <MX_TIM3_Init+0x94>)
 8001bf0:	f001 fe3f 	bl	8003872 <HAL_TIM_ConfigClockSource>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_TIM3_Init+0x6e>
		Error_Handler();
 8001bfa:	f000 f911 	bl	8001e20 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c02:	2300      	movs	r3, #0
 8001c04:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001c06:	463b      	mov	r3, r7
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4806      	ldr	r0, [pc, #24]	@ (8001c24 <MX_TIM3_Init+0x94>)
 8001c0c:	f001 fff6 	bl	8003bfc <HAL_TIMEx_MasterConfigSynchronization>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_TIM3_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8001c16:	f000 f903 	bl	8001e20 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001c1a:	bf00      	nop
 8001c1c:	3718      	adds	r7, #24
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	20000110 	.word	0x20000110
 8001c28:	40000400 	.word	0x40000400

08001c2c <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b086      	sub	sp, #24
 8001c30:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001c32:	f107 0308 	add.w	r3, r7, #8
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	605a      	str	r2, [r3, #4]
 8001c3c:	609a      	str	r2, [r3, #8]
 8001c3e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001c40:	463b      	mov	r3, r7
 8001c42:	2200      	movs	r2, #0
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8001c48:	4b1d      	ldr	r3, [pc, #116]	@ (8001cc0 <MX_TIM4_Init+0x94>)
 8001c4a:	4a1e      	ldr	r2, [pc, #120]	@ (8001cc4 <MX_TIM4_Init+0x98>)
 8001c4c:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 0;
 8001c4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001cc0 <MX_TIM4_Init+0x94>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c54:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc0 <MX_TIM4_Init+0x94>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 65535;
 8001c5a:	4b19      	ldr	r3, [pc, #100]	@ (8001cc0 <MX_TIM4_Init+0x94>)
 8001c5c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c60:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c62:	4b17      	ldr	r3, [pc, #92]	@ (8001cc0 <MX_TIM4_Init+0x94>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c68:	4b15      	ldr	r3, [pc, #84]	@ (8001cc0 <MX_TIM4_Init+0x94>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8001c6e:	4814      	ldr	r0, [pc, #80]	@ (8001cc0 <MX_TIM4_Init+0x94>)
 8001c70:	f001 fdc0 	bl	80037f4 <HAL_TIM_Base_Init>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <MX_TIM4_Init+0x52>
		Error_Handler();
 8001c7a:	f000 f8d1 	bl	8001e20 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c82:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8001c84:	f107 0308 	add.w	r3, r7, #8
 8001c88:	4619      	mov	r1, r3
 8001c8a:	480d      	ldr	r0, [pc, #52]	@ (8001cc0 <MX_TIM4_Init+0x94>)
 8001c8c:	f001 fdf1 	bl	8003872 <HAL_TIM_ConfigClockSource>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_TIM4_Init+0x6e>
		Error_Handler();
 8001c96:	f000 f8c3 	bl	8001e20 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8001ca2:	463b      	mov	r3, r7
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4806      	ldr	r0, [pc, #24]	@ (8001cc0 <MX_TIM4_Init+0x94>)
 8001ca8:	f001 ffa8 	bl	8003bfc <HAL_TIMEx_MasterConfigSynchronization>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <MX_TIM4_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8001cb2:	f000 f8b5 	bl	8001e20 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 8001cb6:	bf00      	nop
 8001cb8:	3718      	adds	r7, #24
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	20000150 	.word	0x20000150
 8001cc4:	40000800 	.word	0x40000800

08001cc8 <MX_TS_Init>:
/**
 * @brief TS Initialization Function
 * @param None
 * @retval None
 */
static void MX_TS_Init(void) {
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
	/* USER CODE END TS_Init 1 */
	/* USER CODE BEGIN TS_Init 2 */

	/* USER CODE END TS_Init 2 */

}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bc80      	pop	{r7}
 8001cd2:	4770      	bx	lr

08001cd4 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001cd8:	4b11      	ldr	r3, [pc, #68]	@ (8001d20 <MX_USART1_UART_Init+0x4c>)
 8001cda:	4a12      	ldr	r2, [pc, #72]	@ (8001d24 <MX_USART1_UART_Init+0x50>)
 8001cdc:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 8001cde:	4b10      	ldr	r3, [pc, #64]	@ (8001d20 <MX_USART1_UART_Init+0x4c>)
 8001ce0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001ce4:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ce6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d20 <MX_USART1_UART_Init+0x4c>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001cec:	4b0c      	ldr	r3, [pc, #48]	@ (8001d20 <MX_USART1_UART_Init+0x4c>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001cf2:	4b0b      	ldr	r3, [pc, #44]	@ (8001d20 <MX_USART1_UART_Init+0x4c>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001cf8:	4b09      	ldr	r3, [pc, #36]	@ (8001d20 <MX_USART1_UART_Init+0x4c>)
 8001cfa:	220c      	movs	r2, #12
 8001cfc:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cfe:	4b08      	ldr	r3, [pc, #32]	@ (8001d20 <MX_USART1_UART_Init+0x4c>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d04:	4b06      	ldr	r3, [pc, #24]	@ (8001d20 <MX_USART1_UART_Init+0x4c>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001d0a:	4805      	ldr	r0, [pc, #20]	@ (8001d20 <MX_USART1_UART_Init+0x4c>)
 8001d0c:	f001 ffd4 	bl	8003cb8 <HAL_UART_Init>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8001d16:	f000 f883 	bl	8001e20 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	20000190 	.word	0x20000190
 8001d24:	40013800 	.word	0x40013800

08001d28 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b088      	sub	sp, #32
 8001d2c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001d2e:	f107 030c 	add.w	r3, r7, #12
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	605a      	str	r2, [r3, #4]
 8001d38:	609a      	str	r2, [r3, #8]
 8001d3a:	60da      	str	r2, [r3, #12]
 8001d3c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001d3e:	4b34      	ldr	r3, [pc, #208]	@ (8001e10 <MX_GPIO_Init+0xe8>)
 8001d40:	69db      	ldr	r3, [r3, #28]
 8001d42:	4a33      	ldr	r2, [pc, #204]	@ (8001e10 <MX_GPIO_Init+0xe8>)
 8001d44:	f043 0304 	orr.w	r3, r3, #4
 8001d48:	61d3      	str	r3, [r2, #28]
 8001d4a:	4b31      	ldr	r3, [pc, #196]	@ (8001e10 <MX_GPIO_Init+0xe8>)
 8001d4c:	69db      	ldr	r3, [r3, #28]
 8001d4e:	f003 0304 	and.w	r3, r3, #4
 8001d52:	60bb      	str	r3, [r7, #8]
 8001d54:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001d56:	4b2e      	ldr	r3, [pc, #184]	@ (8001e10 <MX_GPIO_Init+0xe8>)
 8001d58:	69db      	ldr	r3, [r3, #28]
 8001d5a:	4a2d      	ldr	r2, [pc, #180]	@ (8001e10 <MX_GPIO_Init+0xe8>)
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	61d3      	str	r3, [r2, #28]
 8001d62:	4b2b      	ldr	r3, [pc, #172]	@ (8001e10 <MX_GPIO_Init+0xe8>)
 8001d64:	69db      	ldr	r3, [r3, #28]
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	607b      	str	r3, [r7, #4]
 8001d6c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001d6e:	4b28      	ldr	r3, [pc, #160]	@ (8001e10 <MX_GPIO_Init+0xe8>)
 8001d70:	69db      	ldr	r3, [r3, #28]
 8001d72:	4a27      	ldr	r2, [pc, #156]	@ (8001e10 <MX_GPIO_Init+0xe8>)
 8001d74:	f043 0302 	orr.w	r3, r3, #2
 8001d78:	61d3      	str	r3, [r2, #28]
 8001d7a:	4b25      	ldr	r3, [pc, #148]	@ (8001e10 <MX_GPIO_Init+0xe8>)
 8001d7c:	69db      	ldr	r3, [r3, #28]
 8001d7e:	f003 0302 	and.w	r3, r3, #2
 8001d82:	603b      	str	r3, [r7, #0]
 8001d84:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pins : SEG14_Pin SEG15_Pin SEG16_Pin SEG17_Pin
	 SEG18_Pin SEG19_Pin SEG20_Pin SEG21_Pin
	 SEG22_Pin SEG23_Pin */
	GPIO_InitStruct.Pin = SEG14_Pin | SEG15_Pin | SEG16_Pin | SEG17_Pin
 8001d86:	f640 73cf 	movw	r3, #4047	@ 0xfcf
 8001d8a:	60fb      	str	r3, [r7, #12]
			| SEG18_Pin | SEG19_Pin | SEG20_Pin | SEG21_Pin | SEG22_Pin
			| SEG23_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d94:	2300      	movs	r3, #0
 8001d96:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001d98:	230b      	movs	r3, #11
 8001d9a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d9c:	f107 030c 	add.w	r3, r7, #12
 8001da0:	4619      	mov	r1, r3
 8001da2:	481c      	ldr	r0, [pc, #112]	@ (8001e14 <MX_GPIO_Init+0xec>)
 8001da4:	f000 fdb0 	bl	8002908 <HAL_GPIO_Init>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8001da8:	2301      	movs	r3, #1
 8001daa:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001dac:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001db0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db2:	2300      	movs	r3, #0
 8001db4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001db6:	f107 030c 	add.w	r3, r7, #12
 8001dba:	4619      	mov	r1, r3
 8001dbc:	4816      	ldr	r0, [pc, #88]	@ (8001e18 <MX_GPIO_Init+0xf0>)
 8001dbe:	f000 fda3 	bl	8002908 <HAL_GPIO_Init>

	/*Configure GPIO pins : SEG0_Pin SEG2_Pin COM0_Pin COM1_Pin
	 COM2_Pin SEG12_Pin */
	GPIO_InitStruct.Pin = SEG0_Pin | SEG2_Pin | COM0_Pin | COM1_Pin | COM2_Pin
 8001dc2:	f248 730a 	movw	r3, #34570	@ 0x870a
 8001dc6:	60fb      	str	r3, [r7, #12]
			| SEG12_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc8:	2302      	movs	r3, #2
 8001dca:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001dd4:	230b      	movs	r3, #11
 8001dd6:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd8:	f107 030c 	add.w	r3, r7, #12
 8001ddc:	4619      	mov	r1, r3
 8001dde:	480e      	ldr	r0, [pc, #56]	@ (8001e18 <MX_GPIO_Init+0xf0>)
 8001de0:	f000 fd92 	bl	8002908 <HAL_GPIO_Init>

	/*Configure GPIO pins : SEG6_Pin SEG7_Pin SEG8_Pin SEG9_Pin
	 SEG10_Pin SEG11_Pin SEG3_Pin SEG4_Pin
	 SEG5_Pin SEG13_Pin COM3_Pin */
	GPIO_InitStruct.Pin = SEG6_Pin | SEG7_Pin | SEG8_Pin | SEG9_Pin | SEG10_Pin
 8001de4:	f64f 7338 	movw	r3, #65336	@ 0xff38
 8001de8:	60fb      	str	r3, [r7, #12]
			| SEG11_Pin | SEG3_Pin | SEG4_Pin | SEG5_Pin | SEG13_Pin | COM3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dea:	2302      	movs	r3, #2
 8001dec:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dee:	2300      	movs	r3, #0
 8001df0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df2:	2300      	movs	r3, #0
 8001df4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001df6:	230b      	movs	r3, #11
 8001df8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dfa:	f107 030c 	add.w	r3, r7, #12
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4806      	ldr	r0, [pc, #24]	@ (8001e1c <MX_GPIO_Init+0xf4>)
 8001e02:	f000 fd81 	bl	8002908 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001e06:	bf00      	nop
 8001e08:	3720      	adds	r7, #32
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40023800 	.word	0x40023800
 8001e14:	40020800 	.word	0x40020800
 8001e18:	40020000 	.word	0x40020000
 8001e1c:	40020400 	.word	0x40020400

08001e20 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e24:	b672      	cpsid	i
}
 8001e26:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001e28:	bf00      	nop
 8001e2a:	e7fd      	b.n	8001e28 <Error_Handler+0x8>

08001e2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001e32:	4b15      	ldr	r3, [pc, #84]	@ (8001e88 <HAL_MspInit+0x5c>)
 8001e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e36:	4a14      	ldr	r2, [pc, #80]	@ (8001e88 <HAL_MspInit+0x5c>)
 8001e38:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001e3c:	6253      	str	r3, [r2, #36]	@ 0x24
 8001e3e:	4b12      	ldr	r3, [pc, #72]	@ (8001e88 <HAL_MspInit+0x5c>)
 8001e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e42:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e88 <HAL_MspInit+0x5c>)
 8001e4c:	6a1b      	ldr	r3, [r3, #32]
 8001e4e:	4a0e      	ldr	r2, [pc, #56]	@ (8001e88 <HAL_MspInit+0x5c>)
 8001e50:	f043 0301 	orr.w	r3, r3, #1
 8001e54:	6213      	str	r3, [r2, #32]
 8001e56:	4b0c      	ldr	r3, [pc, #48]	@ (8001e88 <HAL_MspInit+0x5c>)
 8001e58:	6a1b      	ldr	r3, [r3, #32]
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	60bb      	str	r3, [r7, #8]
 8001e60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e62:	4b09      	ldr	r3, [pc, #36]	@ (8001e88 <HAL_MspInit+0x5c>)
 8001e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e66:	4a08      	ldr	r2, [pc, #32]	@ (8001e88 <HAL_MspInit+0x5c>)
 8001e68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e6c:	6253      	str	r3, [r2, #36]	@ 0x24
 8001e6e:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <HAL_MspInit+0x5c>)
 8001e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e76:	607b      	str	r3, [r7, #4]
 8001e78:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001e7a:	2007      	movs	r0, #7
 8001e7c:	f000 fd10 	bl	80028a0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e80:	bf00      	nop
 8001e82:	3710      	adds	r7, #16
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	40023800 	.word	0x40023800

08001e8c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b08a      	sub	sp, #40	@ 0x28
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e94:	f107 0314 	add.w	r3, r7, #20
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	605a      	str	r2, [r3, #4]
 8001e9e:	609a      	str	r2, [r3, #8]
 8001ea0:	60da      	str	r2, [r3, #12]
 8001ea2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a15      	ldr	r2, [pc, #84]	@ (8001f00 <HAL_ADC_MspInit+0x74>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d123      	bne.n	8001ef6 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001eae:	4b15      	ldr	r3, [pc, #84]	@ (8001f04 <HAL_ADC_MspInit+0x78>)
 8001eb0:	6a1b      	ldr	r3, [r3, #32]
 8001eb2:	4a14      	ldr	r2, [pc, #80]	@ (8001f04 <HAL_ADC_MspInit+0x78>)
 8001eb4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001eb8:	6213      	str	r3, [r2, #32]
 8001eba:	4b12      	ldr	r3, [pc, #72]	@ (8001f04 <HAL_ADC_MspInit+0x78>)
 8001ebc:	6a1b      	ldr	r3, [r3, #32]
 8001ebe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ec2:	613b      	str	r3, [r7, #16]
 8001ec4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec6:	4b0f      	ldr	r3, [pc, #60]	@ (8001f04 <HAL_ADC_MspInit+0x78>)
 8001ec8:	69db      	ldr	r3, [r3, #28]
 8001eca:	4a0e      	ldr	r2, [pc, #56]	@ (8001f04 <HAL_ADC_MspInit+0x78>)
 8001ecc:	f043 0301 	orr.w	r3, r3, #1
 8001ed0:	61d3      	str	r3, [r2, #28]
 8001ed2:	4b0c      	ldr	r3, [pc, #48]	@ (8001f04 <HAL_ADC_MspInit+0x78>)
 8001ed4:	69db      	ldr	r3, [r3, #28]
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA2     ------> ADC_IN2
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|IDD_Measurement_Pin;
 8001ede:	2314      	movs	r3, #20
 8001ee0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eea:	f107 0314 	add.w	r3, r7, #20
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4805      	ldr	r0, [pc, #20]	@ (8001f08 <HAL_ADC_MspInit+0x7c>)
 8001ef2:	f000 fd09 	bl	8002908 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001ef6:	bf00      	nop
 8001ef8:	3728      	adds	r7, #40	@ 0x28
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40012400 	.word	0x40012400
 8001f04:	40023800 	.word	0x40023800
 8001f08:	40020000 	.word	0x40020000

08001f0c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b087      	sub	sp, #28
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f1c:	d10c      	bne.n	8001f38 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001f88 <HAL_TIM_Base_MspInit+0x7c>)
 8001f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f22:	4a19      	ldr	r2, [pc, #100]	@ (8001f88 <HAL_TIM_Base_MspInit+0x7c>)
 8001f24:	f043 0301 	orr.w	r3, r3, #1
 8001f28:	6253      	str	r3, [r2, #36]	@ 0x24
 8001f2a:	4b17      	ldr	r3, [pc, #92]	@ (8001f88 <HAL_TIM_Base_MspInit+0x7c>)
 8001f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f2e:	f003 0301 	and.w	r3, r3, #1
 8001f32:	617b      	str	r3, [r7, #20]
 8001f34:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001f36:	e022      	b.n	8001f7e <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM3)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a13      	ldr	r2, [pc, #76]	@ (8001f8c <HAL_TIM_Base_MspInit+0x80>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d10c      	bne.n	8001f5c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f42:	4b11      	ldr	r3, [pc, #68]	@ (8001f88 <HAL_TIM_Base_MspInit+0x7c>)
 8001f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f46:	4a10      	ldr	r2, [pc, #64]	@ (8001f88 <HAL_TIM_Base_MspInit+0x7c>)
 8001f48:	f043 0302 	orr.w	r3, r3, #2
 8001f4c:	6253      	str	r3, [r2, #36]	@ 0x24
 8001f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f88 <HAL_TIM_Base_MspInit+0x7c>)
 8001f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f52:	f003 0302 	and.w	r3, r3, #2
 8001f56:	613b      	str	r3, [r7, #16]
 8001f58:	693b      	ldr	r3, [r7, #16]
}
 8001f5a:	e010      	b.n	8001f7e <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM4)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a0b      	ldr	r2, [pc, #44]	@ (8001f90 <HAL_TIM_Base_MspInit+0x84>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d10b      	bne.n	8001f7e <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f66:	4b08      	ldr	r3, [pc, #32]	@ (8001f88 <HAL_TIM_Base_MspInit+0x7c>)
 8001f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f6a:	4a07      	ldr	r2, [pc, #28]	@ (8001f88 <HAL_TIM_Base_MspInit+0x7c>)
 8001f6c:	f043 0304 	orr.w	r3, r3, #4
 8001f70:	6253      	str	r3, [r2, #36]	@ 0x24
 8001f72:	4b05      	ldr	r3, [pc, #20]	@ (8001f88 <HAL_TIM_Base_MspInit+0x7c>)
 8001f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f76:	f003 0304 	and.w	r3, r3, #4
 8001f7a:	60fb      	str	r3, [r7, #12]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
}
 8001f7e:	bf00      	nop
 8001f80:	371c      	adds	r7, #28
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bc80      	pop	{r7}
 8001f86:	4770      	bx	lr
 8001f88:	40023800 	.word	0x40023800
 8001f8c:	40000400 	.word	0x40000400
 8001f90:	40000800 	.word	0x40000800

08001f94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b08a      	sub	sp, #40	@ 0x28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9c:	f107 0314 	add.w	r3, r7, #20
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
 8001faa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a17      	ldr	r2, [pc, #92]	@ (8002010 <HAL_UART_MspInit+0x7c>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d127      	bne.n	8002006 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fb6:	4b17      	ldr	r3, [pc, #92]	@ (8002014 <HAL_UART_MspInit+0x80>)
 8001fb8:	6a1b      	ldr	r3, [r3, #32]
 8001fba:	4a16      	ldr	r2, [pc, #88]	@ (8002014 <HAL_UART_MspInit+0x80>)
 8001fbc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fc0:	6213      	str	r3, [r2, #32]
 8001fc2:	4b14      	ldr	r3, [pc, #80]	@ (8002014 <HAL_UART_MspInit+0x80>)
 8001fc4:	6a1b      	ldr	r3, [r3, #32]
 8001fc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fca:	613b      	str	r3, [r7, #16]
 8001fcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fce:	4b11      	ldr	r3, [pc, #68]	@ (8002014 <HAL_UART_MspInit+0x80>)
 8001fd0:	69db      	ldr	r3, [r3, #28]
 8001fd2:	4a10      	ldr	r2, [pc, #64]	@ (8002014 <HAL_UART_MspInit+0x80>)
 8001fd4:	f043 0302 	orr.w	r3, r3, #2
 8001fd8:	61d3      	str	r3, [r2, #28]
 8001fda:	4b0e      	ldr	r3, [pc, #56]	@ (8002014 <HAL_UART_MspInit+0x80>)
 8001fdc:	69db      	ldr	r3, [r3, #28]
 8001fde:	f003 0302 	and.w	r3, r3, #2
 8001fe2:	60fb      	str	r3, [r7, #12]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001fe6:	23c0      	movs	r3, #192	@ 0xc0
 8001fe8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fea:	2302      	movs	r3, #2
 8001fec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ff6:	2307      	movs	r3, #7
 8001ff8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ffa:	f107 0314 	add.w	r3, r7, #20
 8001ffe:	4619      	mov	r1, r3
 8002000:	4805      	ldr	r0, [pc, #20]	@ (8002018 <HAL_UART_MspInit+0x84>)
 8002002:	f000 fc81 	bl	8002908 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002006:	bf00      	nop
 8002008:	3728      	adds	r7, #40	@ 0x28
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	40013800 	.word	0x40013800
 8002014:	40023800 	.word	0x40023800
 8002018:	40020400 	.word	0x40020400

0800201c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002020:	bf00      	nop
 8002022:	e7fd      	b.n	8002020 <NMI_Handler+0x4>

08002024 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002028:	bf00      	nop
 800202a:	e7fd      	b.n	8002028 <HardFault_Handler+0x4>

0800202c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002030:	bf00      	nop
 8002032:	e7fd      	b.n	8002030 <MemManage_Handler+0x4>

08002034 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002038:	bf00      	nop
 800203a:	e7fd      	b.n	8002038 <BusFault_Handler+0x4>

0800203c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002040:	bf00      	nop
 8002042:	e7fd      	b.n	8002040 <UsageFault_Handler+0x4>

08002044 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002048:	bf00      	nop
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr

08002050 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002054:	bf00      	nop
 8002056:	46bd      	mov	sp, r7
 8002058:	bc80      	pop	{r7}
 800205a:	4770      	bx	lr

0800205c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002060:	bf00      	nop
 8002062:	46bd      	mov	sp, r7
 8002064:	bc80      	pop	{r7}
 8002066:	4770      	bx	lr

08002068 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800206c:	f000 f8b6 	bl	80021dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002070:	bf00      	nop
 8002072:	bd80      	pop	{r7, pc}

08002074 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b086      	sub	sp, #24
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800207c:	4a14      	ldr	r2, [pc, #80]	@ (80020d0 <_sbrk+0x5c>)
 800207e:	4b15      	ldr	r3, [pc, #84]	@ (80020d4 <_sbrk+0x60>)
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002088:	4b13      	ldr	r3, [pc, #76]	@ (80020d8 <_sbrk+0x64>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d102      	bne.n	8002096 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002090:	4b11      	ldr	r3, [pc, #68]	@ (80020d8 <_sbrk+0x64>)
 8002092:	4a12      	ldr	r2, [pc, #72]	@ (80020dc <_sbrk+0x68>)
 8002094:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002096:	4b10      	ldr	r3, [pc, #64]	@ (80020d8 <_sbrk+0x64>)
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4413      	add	r3, r2
 800209e:	693a      	ldr	r2, [r7, #16]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d207      	bcs.n	80020b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020a4:	f002 f8aa 	bl	80041fc <__errno>
 80020a8:	4603      	mov	r3, r0
 80020aa:	220c      	movs	r2, #12
 80020ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020b2:	e009      	b.n	80020c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020b4:	4b08      	ldr	r3, [pc, #32]	@ (80020d8 <_sbrk+0x64>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020ba:	4b07      	ldr	r3, [pc, #28]	@ (80020d8 <_sbrk+0x64>)
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4413      	add	r3, r2
 80020c2:	4a05      	ldr	r2, [pc, #20]	@ (80020d8 <_sbrk+0x64>)
 80020c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020c6:	68fb      	ldr	r3, [r7, #12]
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3718      	adds	r7, #24
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	20004000 	.word	0x20004000
 80020d4:	00000400 	.word	0x00000400
 80020d8:	200001fc 	.word	0x200001fc
 80020dc:	20000350 	.word	0x20000350

080020e0 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020e4:	bf00      	nop
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bc80      	pop	{r7}
 80020ea:	4770      	bx	lr

080020ec <Reset_Handler>:
Reset_Handler:


/* Call the clock system initialization function.*/

    bl  SystemInit
 80020ec:	f7ff fff8 	bl	80020e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020f0:	480b      	ldr	r0, [pc, #44]	@ (8002120 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80020f2:	490c      	ldr	r1, [pc, #48]	@ (8002124 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80020f4:	4a0c      	ldr	r2, [pc, #48]	@ (8002128 <LoopFillZerobss+0x16>)
  movs r3, #0
 80020f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020f8:	e002      	b.n	8002100 <LoopCopyDataInit>

080020fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020fe:	3304      	adds	r3, #4

08002100 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002100:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002102:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002104:	d3f9      	bcc.n	80020fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002106:	4a09      	ldr	r2, [pc, #36]	@ (800212c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002108:	4c09      	ldr	r4, [pc, #36]	@ (8002130 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800210a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800210c:	e001      	b.n	8002112 <LoopFillZerobss>

0800210e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800210e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002110:	3204      	adds	r2, #4

08002112 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002112:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002114:	d3fb      	bcc.n	800210e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002116:	f002 f877 	bl	8004208 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800211a:	f7ff fbb7 	bl	800188c <main>
  bx lr
 800211e:	4770      	bx	lr
  ldr r0, =_sdata
 8002120:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002124:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002128:	08004d24 	.word	0x08004d24
  ldr r2, =_sbss
 800212c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002130:	2000034c 	.word	0x2000034c

08002134 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002134:	e7fe      	b.n	8002134 <ADC1_IRQHandler>

08002136 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002136:	b580      	push	{r7, lr}
 8002138:	b082      	sub	sp, #8
 800213a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800213c:	2300      	movs	r3, #0
 800213e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002140:	2003      	movs	r0, #3
 8002142:	f000 fbad 	bl	80028a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002146:	2000      	movs	r0, #0
 8002148:	f000 f80e 	bl	8002168 <HAL_InitTick>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d002      	beq.n	8002158 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	71fb      	strb	r3, [r7, #7]
 8002156:	e001      	b.n	800215c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002158:	f7ff fe68 	bl	8001e2c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800215c:	79fb      	ldrb	r3, [r7, #7]
}
 800215e:	4618      	mov	r0, r3
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
	...

08002168 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002170:	2300      	movs	r3, #0
 8002172:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002174:	4b16      	ldr	r3, [pc, #88]	@ (80021d0 <HAL_InitTick+0x68>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d022      	beq.n	80021c2 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800217c:	4b15      	ldr	r3, [pc, #84]	@ (80021d4 <HAL_InitTick+0x6c>)
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	4b13      	ldr	r3, [pc, #76]	@ (80021d0 <HAL_InitTick+0x68>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002188:	fbb1 f3f3 	udiv	r3, r1, r3
 800218c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002190:	4618      	mov	r0, r3
 8002192:	f000 fbac 	bl	80028ee <HAL_SYSTICK_Config>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d10f      	bne.n	80021bc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2b0f      	cmp	r3, #15
 80021a0:	d809      	bhi.n	80021b6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021a2:	2200      	movs	r2, #0
 80021a4:	6879      	ldr	r1, [r7, #4]
 80021a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80021aa:	f000 fb84 	bl	80028b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021ae:	4a0a      	ldr	r2, [pc, #40]	@ (80021d8 <HAL_InitTick+0x70>)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6013      	str	r3, [r2, #0]
 80021b4:	e007      	b.n	80021c6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	73fb      	strb	r3, [r7, #15]
 80021ba:	e004      	b.n	80021c6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	73fb      	strb	r3, [r7, #15]
 80021c0:	e001      	b.n	80021c6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80021c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3710      	adds	r7, #16
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	2000000c 	.word	0x2000000c
 80021d4:	20000004 	.word	0x20000004
 80021d8:	20000008 	.word	0x20000008

080021dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021e0:	4b05      	ldr	r3, [pc, #20]	@ (80021f8 <HAL_IncTick+0x1c>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	4b05      	ldr	r3, [pc, #20]	@ (80021fc <HAL_IncTick+0x20>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4413      	add	r3, r2
 80021ea:	4a03      	ldr	r2, [pc, #12]	@ (80021f8 <HAL_IncTick+0x1c>)
 80021ec:	6013      	str	r3, [r2, #0]
}
 80021ee:	bf00      	nop
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bc80      	pop	{r7}
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	20000200 	.word	0x20000200
 80021fc:	2000000c 	.word	0x2000000c

08002200 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  return uwTick;
 8002204:	4b02      	ldr	r3, [pc, #8]	@ (8002210 <HAL_GetTick+0x10>)
 8002206:	681b      	ldr	r3, [r3, #0]
}
 8002208:	4618      	mov	r0, r3
 800220a:	46bd      	mov	sp, r7
 800220c:	bc80      	pop	{r7}
 800220e:	4770      	bx	lr
 8002210:	20000200 	.word	0x20000200

08002214 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b08e      	sub	sp, #56	@ 0x38
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800221c:	2300      	movs	r3, #0
 800221e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t tmp_cr1 = 0;
 8002222:	2300      	movs	r3, #0
 8002224:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t tmp_cr2 = 0;
 8002226:	2300      	movs	r3, #0
 8002228:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d101      	bne.n	8002234 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e127      	b.n	8002484 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	691b      	ldr	r3, [r3, #16]
 8002238:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800223e:	2b00      	cmp	r3, #0
 8002240:	d115      	bne.n	800226e <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2200      	movs	r2, #0
 8002246:	651a      	str	r2, [r3, #80]	@ 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2200      	movs	r2, #0
 800224c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002250:	4b8e      	ldr	r3, [pc, #568]	@ (800248c <HAL_ADC_Init+0x278>)
 8002252:	6a1b      	ldr	r3, [r3, #32]
 8002254:	4a8d      	ldr	r2, [pc, #564]	@ (800248c <HAL_ADC_Init+0x278>)
 8002256:	f043 0301 	orr.w	r3, r3, #1
 800225a:	6213      	str	r3, [r2, #32]
 800225c:	4b8b      	ldr	r3, [pc, #556]	@ (800248c <HAL_ADC_Init+0x278>)
 800225e:	6a1b      	ldr	r3, [r3, #32]
 8002260:	f003 0301 	and.w	r3, r3, #1
 8002264:	60bb      	str	r3, [r7, #8]
 8002266:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	f7ff fe0f 	bl	8001e8c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002272:	f003 0310 	and.w	r3, r3, #16
 8002276:	2b00      	cmp	r3, #0
 8002278:	f040 80ff 	bne.w	800247a <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002280:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002284:	f023 0302 	bic.w	r3, r3, #2
 8002288:	f043 0202 	orr.w	r2, r3, #2
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8002290:	4b7f      	ldr	r3, [pc, #508]	@ (8002490 <HAL_ADC_Init+0x27c>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	497c      	ldr	r1, [pc, #496]	@ (8002490 <HAL_ADC_Init+0x27c>)
 800229e:	4313      	orrs	r3, r2
 80022a0:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80022aa:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022b2:	4619      	mov	r1, r3
 80022b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80022b8:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ba:	6a3b      	ldr	r3, [r7, #32]
 80022bc:	fa93 f3a3 	rbit	r3, r3
 80022c0:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	fab3 f383 	clz	r3, r3
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 80022ce:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80022d4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80022dc:	4619      	mov	r1, r3
 80022de:	2302      	movs	r3, #2
 80022e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022e4:	fa93 f3a3 	rbit	r3, r3
 80022e8:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80022ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ec:	fab3 f383 	clz	r3, r3
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 80022f6:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80022f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80022fa:	4313      	orrs	r3, r2
 80022fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002302:	2b10      	cmp	r3, #16
 8002304:	d007      	beq.n	8002316 <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
                  hadc->Init.ExternalTrigConvEdge );
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 800230e:	4313      	orrs	r3, r2
 8002310:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002312:	4313      	orrs	r3, r2
 8002314:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002320:	2b40      	cmp	r3, #64	@ 0x40
 8002322:	d04f      	beq.n	80023c4 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	699b      	ldr	r3, [r3, #24]
 8002328:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800232a:	4313      	orrs	r3, r2
 800232c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8002336:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8002338:	687a      	ldr	r2, [r7, #4]
 800233a:	6912      	ldr	r2, [r2, #16]
 800233c:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8002340:	d003      	beq.n	800234a <HAL_ADC_Init+0x136>
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	6912      	ldr	r2, [r2, #16]
 8002346:	2a01      	cmp	r2, #1
 8002348:	d102      	bne.n	8002350 <HAL_ADC_Init+0x13c>
 800234a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800234e:	e000      	b.n	8002352 <HAL_ADC_Init+0x13e>
 8002350:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 8002352:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8002354:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002356:	4313      	orrs	r3, r2
 8002358:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002360:	2b01      	cmp	r3, #1
 8002362:	d125      	bne.n	80023b0 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800236a:	2b00      	cmp	r3, #0
 800236c:	d114      	bne.n	8002398 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002372:	3b01      	subs	r3, #1
 8002374:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8002378:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800237a:	69ba      	ldr	r2, [r7, #24]
 800237c:	fa92 f2a2 	rbit	r2, r2
 8002380:	617a      	str	r2, [r7, #20]
  return result;
 8002382:	697a      	ldr	r2, [r7, #20]
 8002384:	fab2 f282 	clz	r2, r2
 8002388:	b2d2      	uxtb	r2, r2
 800238a:	4093      	lsls	r3, r2
 800238c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002390:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002392:	4313      	orrs	r3, r2
 8002394:	633b      	str	r3, [r7, #48]	@ 0x30
 8002396:	e00b      	b.n	80023b0 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800239c:	f043 0220 	orr.w	r2, r3, #32
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	64da      	str	r2, [r3, #76]	@ 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023a8:	f043 0201 	orr.w	r2, r3, #1
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	651a      	str	r2, [r3, #80]	@ 0x50
      else
      {
        /* do nothing */
      }
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	685a      	ldr	r2, [r3, #4]
 80023b6:	4b37      	ldr	r3, [pc, #220]	@ (8002494 <HAL_ADC_Init+0x280>)
 80023b8:	4013      	ands	r3, r2
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	6812      	ldr	r2, [r2, #0]
 80023be:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80023c0:	430b      	orrs	r3, r1
 80023c2:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	689a      	ldr	r2, [r3, #8]
 80023ca:	4b33      	ldr	r3, [pc, #204]	@ (8002498 <HAL_ADC_Init+0x284>)
 80023cc:	4013      	ands	r3, r2
 80023ce:	687a      	ldr	r2, [r7, #4]
 80023d0:	6812      	ldr	r2, [r2, #0]
 80023d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80023d4:	430b      	orrs	r3, r1
 80023d6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023e0:	d003      	beq.n	80023ea <HAL_ADC_Init+0x1d6>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	691b      	ldr	r3, [r3, #16]
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d119      	bne.n	800241e <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f0:	f023 71f8 	bic.w	r1, r3, #32505856	@ 0x1f00000
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f8:	3b01      	subs	r3, #1
 80023fa:	f04f 72f8 	mov.w	r2, #32505856	@ 0x1f00000
 80023fe:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002400:	693a      	ldr	r2, [r7, #16]
 8002402:	fa92 f2a2 	rbit	r2, r2
 8002406:	60fa      	str	r2, [r7, #12]
  return result;
 8002408:	68fa      	ldr	r2, [r7, #12]
 800240a:	fab2 f282 	clz	r2, r2
 800240e:	b2d2      	uxtb	r2, r2
 8002410:	fa03 f202 	lsl.w	r2, r3, r2
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	430a      	orrs	r2, r1
 800241a:	631a      	str	r2, [r3, #48]	@ 0x30
 800241c:	e007      	b.n	800242e <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f022 72f8 	bic.w	r2, r2, #32505856	@ 0x1f00000
 800242c:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	689a      	ldr	r2, [r3, #8]
 8002434:	4b19      	ldr	r3, [pc, #100]	@ (800249c <HAL_ADC_Init+0x288>)
 8002436:	4013      	ands	r3, r2
 8002438:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800243a:	429a      	cmp	r2, r3
 800243c:	d10b      	bne.n	8002456 <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	651a      	str	r2, [r3, #80]	@ 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002448:	f023 0303 	bic.w	r3, r3, #3
 800244c:	f043 0201 	orr.w	r2, r3, #1
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002454:	e014      	b.n	8002480 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800245a:	f023 0312 	bic.w	r3, r3, #18
 800245e:	f043 0210 	orr.w	r2, r3, #16
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	64da      	str	r2, [r3, #76]	@ 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800246a:	f043 0201 	orr.w	r2, r3, #1
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	651a      	str	r2, [r3, #80]	@ 0x50
      
      tmp_hal_status = HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8002478:	e002      	b.n	8002480 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002480:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8002484:	4618      	mov	r0, r3
 8002486:	3738      	adds	r7, #56	@ 0x38
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	40023800 	.word	0x40023800
 8002490:	40012700 	.word	0x40012700
 8002494:	fcfc16ff 	.word	0xfcfc16ff
 8002498:	c0fff18d 	.word	0xc0fff18d
 800249c:	bf80fffe 	.word	0xbf80fffe

080024a0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024aa:	2300      	movs	r3, #0
 80024ac:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 80024ae:	2300      	movs	r3, #0
 80024b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d101      	bne.n	80024c0 <HAL_ADC_ConfigChannel+0x20>
 80024bc:	2302      	movs	r3, #2
 80024be:	e134      	b.n	800272a <HAL_ADC_ConfigChannel+0x28a>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	2b06      	cmp	r3, #6
 80024ce:	d81c      	bhi.n	800250a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685a      	ldr	r2, [r3, #4]
 80024da:	4613      	mov	r3, r2
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	4413      	add	r3, r2
 80024e0:	3b05      	subs	r3, #5
 80024e2:	221f      	movs	r2, #31
 80024e4:	fa02 f303 	lsl.w	r3, r2, r3
 80024e8:	43db      	mvns	r3, r3
 80024ea:	4019      	ands	r1, r3
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	6818      	ldr	r0, [r3, #0]
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685a      	ldr	r2, [r3, #4]
 80024f4:	4613      	mov	r3, r2
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	4413      	add	r3, r2
 80024fa:	3b05      	subs	r3, #5
 80024fc:	fa00 f203 	lsl.w	r2, r0, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	430a      	orrs	r2, r1
 8002506:	641a      	str	r2, [r3, #64]	@ 0x40
 8002508:	e07e      	b.n	8002608 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	2b0c      	cmp	r3, #12
 8002510:	d81c      	bhi.n	800254c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685a      	ldr	r2, [r3, #4]
 800251c:	4613      	mov	r3, r2
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	4413      	add	r3, r2
 8002522:	3b23      	subs	r3, #35	@ 0x23
 8002524:	221f      	movs	r2, #31
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	43db      	mvns	r3, r3
 800252c:	4019      	ands	r1, r3
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	6818      	ldr	r0, [r3, #0]
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	685a      	ldr	r2, [r3, #4]
 8002536:	4613      	mov	r3, r2
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	4413      	add	r3, r2
 800253c:	3b23      	subs	r3, #35	@ 0x23
 800253e:	fa00 f203 	lsl.w	r2, r0, r3
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	430a      	orrs	r2, r1
 8002548:	63da      	str	r2, [r3, #60]	@ 0x3c
 800254a:	e05d      	b.n	8002608 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	2b12      	cmp	r3, #18
 8002552:	d81c      	bhi.n	800258e <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685a      	ldr	r2, [r3, #4]
 800255e:	4613      	mov	r3, r2
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	4413      	add	r3, r2
 8002564:	3b41      	subs	r3, #65	@ 0x41
 8002566:	221f      	movs	r2, #31
 8002568:	fa02 f303 	lsl.w	r3, r2, r3
 800256c:	43db      	mvns	r3, r3
 800256e:	4019      	ands	r1, r3
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	6818      	ldr	r0, [r3, #0]
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685a      	ldr	r2, [r3, #4]
 8002578:	4613      	mov	r3, r2
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	4413      	add	r3, r2
 800257e:	3b41      	subs	r3, #65	@ 0x41
 8002580:	fa00 f203 	lsl.w	r2, r0, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	430a      	orrs	r2, r1
 800258a:	639a      	str	r2, [r3, #56]	@ 0x38
 800258c:	e03c      	b.n	8002608 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	2b18      	cmp	r3, #24
 8002594:	d81c      	bhi.n	80025d0 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685a      	ldr	r2, [r3, #4]
 80025a0:	4613      	mov	r3, r2
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	4413      	add	r3, r2
 80025a6:	3b5f      	subs	r3, #95	@ 0x5f
 80025a8:	221f      	movs	r2, #31
 80025aa:	fa02 f303 	lsl.w	r3, r2, r3
 80025ae:	43db      	mvns	r3, r3
 80025b0:	4019      	ands	r1, r3
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	6818      	ldr	r0, [r3, #0]
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	685a      	ldr	r2, [r3, #4]
 80025ba:	4613      	mov	r3, r2
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	4413      	add	r3, r2
 80025c0:	3b5f      	subs	r3, #95	@ 0x5f
 80025c2:	fa00 f203 	lsl.w	r2, r0, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	430a      	orrs	r2, r1
 80025cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80025ce:	e01b      	b.n	8002608 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	4613      	mov	r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	4413      	add	r3, r2
 80025e0:	3b7d      	subs	r3, #125	@ 0x7d
 80025e2:	221f      	movs	r2, #31
 80025e4:	fa02 f303 	lsl.w	r3, r2, r3
 80025e8:	43db      	mvns	r3, r3
 80025ea:	4019      	ands	r1, r3
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	6818      	ldr	r0, [r3, #0]
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	685a      	ldr	r2, [r3, #4]
 80025f4:	4613      	mov	r3, r2
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	4413      	add	r3, r2
 80025fa:	3b7d      	subs	r3, #125	@ 0x7d
 80025fc:	fa00 f203 	lsl.w	r2, r0, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	430a      	orrs	r2, r1
 8002606:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2b09      	cmp	r3, #9
 800260e:	d81a      	bhi.n	8002646 <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6959      	ldr	r1, [r3, #20]
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	4613      	mov	r3, r2
 800261c:	005b      	lsls	r3, r3, #1
 800261e:	4413      	add	r3, r2
 8002620:	2207      	movs	r2, #7
 8002622:	fa02 f303 	lsl.w	r3, r2, r3
 8002626:	43db      	mvns	r3, r3
 8002628:	4019      	ands	r1, r3
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	6898      	ldr	r0, [r3, #8]
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	4613      	mov	r3, r2
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	4413      	add	r3, r2
 8002638:	fa00 f203 	lsl.w	r2, r0, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	430a      	orrs	r2, r1
 8002642:	615a      	str	r2, [r3, #20]
 8002644:	e042      	b.n	80026cc <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2b13      	cmp	r3, #19
 800264c:	d81c      	bhi.n	8002688 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	6919      	ldr	r1, [r3, #16]
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	4613      	mov	r3, r2
 800265a:	005b      	lsls	r3, r3, #1
 800265c:	4413      	add	r3, r2
 800265e:	3b1e      	subs	r3, #30
 8002660:	2207      	movs	r2, #7
 8002662:	fa02 f303 	lsl.w	r3, r2, r3
 8002666:	43db      	mvns	r3, r3
 8002668:	4019      	ands	r1, r3
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	6898      	ldr	r0, [r3, #8]
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	4613      	mov	r3, r2
 8002674:	005b      	lsls	r3, r3, #1
 8002676:	4413      	add	r3, r2
 8002678:	3b1e      	subs	r3, #30
 800267a:	fa00 f203 	lsl.w	r2, r0, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	430a      	orrs	r2, r1
 8002684:	611a      	str	r2, [r3, #16]
 8002686:	e021      	b.n	80026cc <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2b1a      	cmp	r3, #26
 800268e:	d81c      	bhi.n	80026ca <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	68d9      	ldr	r1, [r3, #12]
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	4613      	mov	r3, r2
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	4413      	add	r3, r2
 80026a0:	3b3c      	subs	r3, #60	@ 0x3c
 80026a2:	2207      	movs	r2, #7
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	43db      	mvns	r3, r3
 80026aa:	4019      	ands	r1, r3
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	6898      	ldr	r0, [r3, #8]
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	4613      	mov	r3, r2
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	4413      	add	r3, r2
 80026ba:	3b3c      	subs	r3, #60	@ 0x3c
 80026bc:	fa00 f203 	lsl.w	r2, r0, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	430a      	orrs	r2, r1
 80026c6:	60da      	str	r2, [r3, #12]
 80026c8:	e000      	b.n	80026cc <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 80026ca:	bf00      	nop
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2b10      	cmp	r3, #16
 80026d2:	d003      	beq.n	80026dc <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80026d8:	2b11      	cmp	r3, #17
 80026da:	d121      	bne.n	8002720 <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 80026dc:	4b15      	ldr	r3, [pc, #84]	@ (8002734 <HAL_ADC_ConfigChannel+0x294>)
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d11b      	bne.n	8002720 <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 80026e8:	4b12      	ldr	r3, [pc, #72]	@ (8002734 <HAL_ADC_ConfigChannel+0x294>)
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	4a11      	ldr	r2, [pc, #68]	@ (8002734 <HAL_ADC_ConfigChannel+0x294>)
 80026ee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80026f2:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2b10      	cmp	r3, #16
 80026fa:	d111      	bne.n	8002720 <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80026fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002738 <HAL_ADC_ConfigChannel+0x298>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a0e      	ldr	r2, [pc, #56]	@ (800273c <HAL_ADC_ConfigChannel+0x29c>)
 8002702:	fba2 2303 	umull	r2, r3, r2, r3
 8002706:	0c9a      	lsrs	r2, r3, #18
 8002708:	4613      	mov	r3, r2
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	4413      	add	r3, r2
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002712:	e002      	b.n	800271a <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	3b01      	subs	r3, #1
 8002718:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d1f9      	bne.n	8002714 <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8002728:	7bfb      	ldrb	r3, [r7, #15]
}
 800272a:	4618      	mov	r0, r3
 800272c:	3714      	adds	r7, #20
 800272e:	46bd      	mov	sp, r7
 8002730:	bc80      	pop	{r7}
 8002732:	4770      	bx	lr
 8002734:	40012700 	.word	0x40012700
 8002738:	20000004 	.word	0x20000004
 800273c:	431bde83 	.word	0x431bde83

08002740 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002740:	b480      	push	{r7}
 8002742:	b085      	sub	sp, #20
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f003 0307 	and.w	r3, r3, #7
 800274e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002750:	4b0c      	ldr	r3, [pc, #48]	@ (8002784 <__NVIC_SetPriorityGrouping+0x44>)
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002756:	68ba      	ldr	r2, [r7, #8]
 8002758:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800275c:	4013      	ands	r3, r2
 800275e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002768:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800276c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002770:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002772:	4a04      	ldr	r2, [pc, #16]	@ (8002784 <__NVIC_SetPriorityGrouping+0x44>)
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	60d3      	str	r3, [r2, #12]
}
 8002778:	bf00      	nop
 800277a:	3714      	adds	r7, #20
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	e000ed00 	.word	0xe000ed00

08002788 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800278c:	4b04      	ldr	r3, [pc, #16]	@ (80027a0 <__NVIC_GetPriorityGrouping+0x18>)
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	0a1b      	lsrs	r3, r3, #8
 8002792:	f003 0307 	and.w	r3, r3, #7
}
 8002796:	4618      	mov	r0, r3
 8002798:	46bd      	mov	sp, r7
 800279a:	bc80      	pop	{r7}
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	e000ed00 	.word	0xe000ed00

080027a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	4603      	mov	r3, r0
 80027ac:	6039      	str	r1, [r7, #0]
 80027ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	db0a      	blt.n	80027ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	b2da      	uxtb	r2, r3
 80027bc:	490c      	ldr	r1, [pc, #48]	@ (80027f0 <__NVIC_SetPriority+0x4c>)
 80027be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c2:	0112      	lsls	r2, r2, #4
 80027c4:	b2d2      	uxtb	r2, r2
 80027c6:	440b      	add	r3, r1
 80027c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027cc:	e00a      	b.n	80027e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	b2da      	uxtb	r2, r3
 80027d2:	4908      	ldr	r1, [pc, #32]	@ (80027f4 <__NVIC_SetPriority+0x50>)
 80027d4:	79fb      	ldrb	r3, [r7, #7]
 80027d6:	f003 030f 	and.w	r3, r3, #15
 80027da:	3b04      	subs	r3, #4
 80027dc:	0112      	lsls	r2, r2, #4
 80027de:	b2d2      	uxtb	r2, r2
 80027e0:	440b      	add	r3, r1
 80027e2:	761a      	strb	r2, [r3, #24]
}
 80027e4:	bf00      	nop
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bc80      	pop	{r7}
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	e000e100 	.word	0xe000e100
 80027f4:	e000ed00 	.word	0xe000ed00

080027f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b089      	sub	sp, #36	@ 0x24
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	60b9      	str	r1, [r7, #8]
 8002802:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	f003 0307 	and.w	r3, r3, #7
 800280a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	f1c3 0307 	rsb	r3, r3, #7
 8002812:	2b04      	cmp	r3, #4
 8002814:	bf28      	it	cs
 8002816:	2304      	movcs	r3, #4
 8002818:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	3304      	adds	r3, #4
 800281e:	2b06      	cmp	r3, #6
 8002820:	d902      	bls.n	8002828 <NVIC_EncodePriority+0x30>
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	3b03      	subs	r3, #3
 8002826:	e000      	b.n	800282a <NVIC_EncodePriority+0x32>
 8002828:	2300      	movs	r3, #0
 800282a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800282c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002830:	69bb      	ldr	r3, [r7, #24]
 8002832:	fa02 f303 	lsl.w	r3, r2, r3
 8002836:	43da      	mvns	r2, r3
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	401a      	ands	r2, r3
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002840:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	fa01 f303 	lsl.w	r3, r1, r3
 800284a:	43d9      	mvns	r1, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002850:	4313      	orrs	r3, r2
         );
}
 8002852:	4618      	mov	r0, r3
 8002854:	3724      	adds	r7, #36	@ 0x24
 8002856:	46bd      	mov	sp, r7
 8002858:	bc80      	pop	{r7}
 800285a:	4770      	bx	lr

0800285c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	3b01      	subs	r3, #1
 8002868:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800286c:	d301      	bcc.n	8002872 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800286e:	2301      	movs	r3, #1
 8002870:	e00f      	b.n	8002892 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002872:	4a0a      	ldr	r2, [pc, #40]	@ (800289c <SysTick_Config+0x40>)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	3b01      	subs	r3, #1
 8002878:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800287a:	210f      	movs	r1, #15
 800287c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002880:	f7ff ff90 	bl	80027a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002884:	4b05      	ldr	r3, [pc, #20]	@ (800289c <SysTick_Config+0x40>)
 8002886:	2200      	movs	r2, #0
 8002888:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800288a:	4b04      	ldr	r3, [pc, #16]	@ (800289c <SysTick_Config+0x40>)
 800288c:	2207      	movs	r2, #7
 800288e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002890:	2300      	movs	r3, #0
}
 8002892:	4618      	mov	r0, r3
 8002894:	3708      	adds	r7, #8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	e000e010 	.word	0xe000e010

080028a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f7ff ff49 	bl	8002740 <__NVIC_SetPriorityGrouping>
}
 80028ae:	bf00      	nop
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}

080028b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028b6:	b580      	push	{r7, lr}
 80028b8:	b086      	sub	sp, #24
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	4603      	mov	r3, r0
 80028be:	60b9      	str	r1, [r7, #8]
 80028c0:	607a      	str	r2, [r7, #4]
 80028c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80028c4:	2300      	movs	r3, #0
 80028c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028c8:	f7ff ff5e 	bl	8002788 <__NVIC_GetPriorityGrouping>
 80028cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	68b9      	ldr	r1, [r7, #8]
 80028d2:	6978      	ldr	r0, [r7, #20]
 80028d4:	f7ff ff90 	bl	80027f8 <NVIC_EncodePriority>
 80028d8:	4602      	mov	r2, r0
 80028da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028de:	4611      	mov	r1, r2
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7ff ff5f 	bl	80027a4 <__NVIC_SetPriority>
}
 80028e6:	bf00      	nop
 80028e8:	3718      	adds	r7, #24
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}

080028ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b082      	sub	sp, #8
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f7ff ffb0 	bl	800285c <SysTick_Config>
 80028fc:	4603      	mov	r3, r0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
	...

08002908 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002908:	b480      	push	{r7}
 800290a:	b087      	sub	sp, #28
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
 8002910:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002912:	2300      	movs	r3, #0
 8002914:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002916:	2300      	movs	r3, #0
 8002918:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800291a:	2300      	movs	r3, #0
 800291c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800291e:	e154      	b.n	8002bca <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	2101      	movs	r1, #1
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	fa01 f303 	lsl.w	r3, r1, r3
 800292c:	4013      	ands	r3, r2
 800292e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2b00      	cmp	r3, #0
 8002934:	f000 8146 	beq.w	8002bc4 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f003 0303 	and.w	r3, r3, #3
 8002940:	2b01      	cmp	r3, #1
 8002942:	d005      	beq.n	8002950 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800294c:	2b02      	cmp	r3, #2
 800294e:	d130      	bne.n	80029b2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	2203      	movs	r2, #3
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	43db      	mvns	r3, r3
 8002962:	693a      	ldr	r2, [r7, #16]
 8002964:	4013      	ands	r3, r2
 8002966:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	68da      	ldr	r2, [r3, #12]
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	fa02 f303 	lsl.w	r3, r2, r3
 8002974:	693a      	ldr	r2, [r7, #16]
 8002976:	4313      	orrs	r3, r2
 8002978:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	693a      	ldr	r2, [r7, #16]
 800297e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002986:	2201      	movs	r2, #1
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	fa02 f303 	lsl.w	r3, r2, r3
 800298e:	43db      	mvns	r3, r3
 8002990:	693a      	ldr	r2, [r7, #16]
 8002992:	4013      	ands	r3, r2
 8002994:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	091b      	lsrs	r3, r3, #4
 800299c:	f003 0201 	and.w	r2, r3, #1
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	fa02 f303 	lsl.w	r3, r2, r3
 80029a6:	693a      	ldr	r2, [r7, #16]
 80029a8:	4313      	orrs	r3, r2
 80029aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	693a      	ldr	r2, [r7, #16]
 80029b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f003 0303 	and.w	r3, r3, #3
 80029ba:	2b03      	cmp	r3, #3
 80029bc:	d017      	beq.n	80029ee <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	2203      	movs	r2, #3
 80029ca:	fa02 f303 	lsl.w	r3, r2, r3
 80029ce:	43db      	mvns	r3, r3
 80029d0:	693a      	ldr	r2, [r7, #16]
 80029d2:	4013      	ands	r3, r2
 80029d4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	689a      	ldr	r2, [r3, #8]
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	fa02 f303 	lsl.w	r3, r2, r3
 80029e2:	693a      	ldr	r2, [r7, #16]
 80029e4:	4313      	orrs	r3, r2
 80029e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	693a      	ldr	r2, [r7, #16]
 80029ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f003 0303 	and.w	r3, r3, #3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d123      	bne.n	8002a42 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	08da      	lsrs	r2, r3, #3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	3208      	adds	r2, #8
 8002a02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a06:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	f003 0307 	and.w	r3, r3, #7
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	220f      	movs	r2, #15
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	43db      	mvns	r3, r3
 8002a18:	693a      	ldr	r2, [r7, #16]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	691a      	ldr	r2, [r3, #16]
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	f003 0307 	and.w	r3, r3, #7
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2e:	693a      	ldr	r2, [r7, #16]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	08da      	lsrs	r2, r3, #3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	3208      	adds	r2, #8
 8002a3c:	6939      	ldr	r1, [r7, #16]
 8002a3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	2203      	movs	r2, #3
 8002a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a52:	43db      	mvns	r3, r3
 8002a54:	693a      	ldr	r2, [r7, #16]
 8002a56:	4013      	ands	r3, r2
 8002a58:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	f003 0203 	and.w	r2, r3, #3
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6a:	693a      	ldr	r2, [r7, #16]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	f000 80a0 	beq.w	8002bc4 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a84:	4b58      	ldr	r3, [pc, #352]	@ (8002be8 <HAL_GPIO_Init+0x2e0>)
 8002a86:	6a1b      	ldr	r3, [r3, #32]
 8002a88:	4a57      	ldr	r2, [pc, #348]	@ (8002be8 <HAL_GPIO_Init+0x2e0>)
 8002a8a:	f043 0301 	orr.w	r3, r3, #1
 8002a8e:	6213      	str	r3, [r2, #32]
 8002a90:	4b55      	ldr	r3, [pc, #340]	@ (8002be8 <HAL_GPIO_Init+0x2e0>)
 8002a92:	6a1b      	ldr	r3, [r3, #32]
 8002a94:	f003 0301 	and.w	r3, r3, #1
 8002a98:	60bb      	str	r3, [r7, #8]
 8002a9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002a9c:	4a53      	ldr	r2, [pc, #332]	@ (8002bec <HAL_GPIO_Init+0x2e4>)
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	089b      	lsrs	r3, r3, #2
 8002aa2:	3302      	adds	r3, #2
 8002aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aa8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	f003 0303 	and.w	r3, r3, #3
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	220f      	movs	r2, #15
 8002ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	4013      	ands	r3, r2
 8002abe:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	4a4b      	ldr	r2, [pc, #300]	@ (8002bf0 <HAL_GPIO_Init+0x2e8>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d019      	beq.n	8002afc <HAL_GPIO_Init+0x1f4>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	4a4a      	ldr	r2, [pc, #296]	@ (8002bf4 <HAL_GPIO_Init+0x2ec>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d013      	beq.n	8002af8 <HAL_GPIO_Init+0x1f0>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4a49      	ldr	r2, [pc, #292]	@ (8002bf8 <HAL_GPIO_Init+0x2f0>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d00d      	beq.n	8002af4 <HAL_GPIO_Init+0x1ec>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	4a48      	ldr	r2, [pc, #288]	@ (8002bfc <HAL_GPIO_Init+0x2f4>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d007      	beq.n	8002af0 <HAL_GPIO_Init+0x1e8>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	4a47      	ldr	r2, [pc, #284]	@ (8002c00 <HAL_GPIO_Init+0x2f8>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d101      	bne.n	8002aec <HAL_GPIO_Init+0x1e4>
 8002ae8:	2304      	movs	r3, #4
 8002aea:	e008      	b.n	8002afe <HAL_GPIO_Init+0x1f6>
 8002aec:	2305      	movs	r3, #5
 8002aee:	e006      	b.n	8002afe <HAL_GPIO_Init+0x1f6>
 8002af0:	2303      	movs	r3, #3
 8002af2:	e004      	b.n	8002afe <HAL_GPIO_Init+0x1f6>
 8002af4:	2302      	movs	r3, #2
 8002af6:	e002      	b.n	8002afe <HAL_GPIO_Init+0x1f6>
 8002af8:	2301      	movs	r3, #1
 8002afa:	e000      	b.n	8002afe <HAL_GPIO_Init+0x1f6>
 8002afc:	2300      	movs	r3, #0
 8002afe:	697a      	ldr	r2, [r7, #20]
 8002b00:	f002 0203 	and.w	r2, r2, #3
 8002b04:	0092      	lsls	r2, r2, #2
 8002b06:	4093      	lsls	r3, r2
 8002b08:	693a      	ldr	r2, [r7, #16]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002b0e:	4937      	ldr	r1, [pc, #220]	@ (8002bec <HAL_GPIO_Init+0x2e4>)
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	089b      	lsrs	r3, r3, #2
 8002b14:	3302      	adds	r3, #2
 8002b16:	693a      	ldr	r2, [r7, #16]
 8002b18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b1c:	4b39      	ldr	r3, [pc, #228]	@ (8002c04 <HAL_GPIO_Init+0x2fc>)
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	43db      	mvns	r3, r3
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	4013      	ands	r3, r2
 8002b2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d003      	beq.n	8002b40 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002b40:	4a30      	ldr	r2, [pc, #192]	@ (8002c04 <HAL_GPIO_Init+0x2fc>)
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b46:	4b2f      	ldr	r3, [pc, #188]	@ (8002c04 <HAL_GPIO_Init+0x2fc>)
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	43db      	mvns	r3, r3
 8002b50:	693a      	ldr	r2, [r7, #16]
 8002b52:	4013      	ands	r3, r2
 8002b54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d003      	beq.n	8002b6a <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002b6a:	4a26      	ldr	r2, [pc, #152]	@ (8002c04 <HAL_GPIO_Init+0x2fc>)
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b70:	4b24      	ldr	r3, [pc, #144]	@ (8002c04 <HAL_GPIO_Init+0x2fc>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	43db      	mvns	r3, r3
 8002b7a:	693a      	ldr	r2, [r7, #16]
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d003      	beq.n	8002b94 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8002b8c:	693a      	ldr	r2, [r7, #16]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002b94:	4a1b      	ldr	r2, [pc, #108]	@ (8002c04 <HAL_GPIO_Init+0x2fc>)
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b9a:	4b1a      	ldr	r3, [pc, #104]	@ (8002c04 <HAL_GPIO_Init+0x2fc>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	43db      	mvns	r3, r3
 8002ba4:	693a      	ldr	r2, [r7, #16]
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d003      	beq.n	8002bbe <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8002bb6:	693a      	ldr	r2, [r7, #16]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002bbe:	4a11      	ldr	r2, [pc, #68]	@ (8002c04 <HAL_GPIO_Init+0x2fc>)
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	fa22 f303 	lsr.w	r3, r2, r3
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	f47f aea3 	bne.w	8002920 <HAL_GPIO_Init+0x18>
  }
}
 8002bda:	bf00      	nop
 8002bdc:	bf00      	nop
 8002bde:	371c      	adds	r7, #28
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bc80      	pop	{r7}
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	40023800 	.word	0x40023800
 8002bec:	40010000 	.word	0x40010000
 8002bf0:	40020000 	.word	0x40020000
 8002bf4:	40020400 	.word	0x40020400
 8002bf8:	40020800 	.word	0x40020800
 8002bfc:	40020c00 	.word	0x40020c00
 8002c00:	40021000 	.word	0x40021000
 8002c04:	40010400 	.word	0x40010400

08002c08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b088      	sub	sp, #32
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d101      	bne.n	8002c1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e31d      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c1a:	4b94      	ldr	r3, [pc, #592]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f003 030c 	and.w	r3, r3, #12
 8002c22:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c24:	4b91      	ldr	r3, [pc, #580]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c2c:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d07b      	beq.n	8002d32 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	2b08      	cmp	r3, #8
 8002c3e:	d006      	beq.n	8002c4e <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	2b0c      	cmp	r3, #12
 8002c44:	d10f      	bne.n	8002c66 <HAL_RCC_OscConfig+0x5e>
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c4c:	d10b      	bne.n	8002c66 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c4e:	4b87      	ldr	r3, [pc, #540]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d06a      	beq.n	8002d30 <HAL_RCC_OscConfig+0x128>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d166      	bne.n	8002d30 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e2f7      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d106      	bne.n	8002c7c <HAL_RCC_OscConfig+0x74>
 8002c6e:	4b7f      	ldr	r3, [pc, #508]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a7e      	ldr	r2, [pc, #504]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002c74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c78:	6013      	str	r3, [r2, #0]
 8002c7a:	e02d      	b.n	8002cd8 <HAL_RCC_OscConfig+0xd0>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d10c      	bne.n	8002c9e <HAL_RCC_OscConfig+0x96>
 8002c84:	4b79      	ldr	r3, [pc, #484]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a78      	ldr	r2, [pc, #480]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002c8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c8e:	6013      	str	r3, [r2, #0]
 8002c90:	4b76      	ldr	r3, [pc, #472]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a75      	ldr	r2, [pc, #468]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002c96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c9a:	6013      	str	r3, [r2, #0]
 8002c9c:	e01c      	b.n	8002cd8 <HAL_RCC_OscConfig+0xd0>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	2b05      	cmp	r3, #5
 8002ca4:	d10c      	bne.n	8002cc0 <HAL_RCC_OscConfig+0xb8>
 8002ca6:	4b71      	ldr	r3, [pc, #452]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a70      	ldr	r2, [pc, #448]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002cac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002cb0:	6013      	str	r3, [r2, #0]
 8002cb2:	4b6e      	ldr	r3, [pc, #440]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a6d      	ldr	r2, [pc, #436]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002cb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cbc:	6013      	str	r3, [r2, #0]
 8002cbe:	e00b      	b.n	8002cd8 <HAL_RCC_OscConfig+0xd0>
 8002cc0:	4b6a      	ldr	r3, [pc, #424]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a69      	ldr	r2, [pc, #420]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002cc6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cca:	6013      	str	r3, [r2, #0]
 8002ccc:	4b67      	ldr	r3, [pc, #412]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a66      	ldr	r2, [pc, #408]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002cd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002cd6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d013      	beq.n	8002d08 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ce0:	f7ff fa8e 	bl	8002200 <HAL_GetTick>
 8002ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ce6:	e008      	b.n	8002cfa <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ce8:	f7ff fa8a 	bl	8002200 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	2b64      	cmp	r3, #100	@ 0x64
 8002cf4:	d901      	bls.n	8002cfa <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e2ad      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002cfa:	4b5c      	ldr	r3, [pc, #368]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d0f0      	beq.n	8002ce8 <HAL_RCC_OscConfig+0xe0>
 8002d06:	e014      	b.n	8002d32 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d08:	f7ff fa7a 	bl	8002200 <HAL_GetTick>
 8002d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002d0e:	e008      	b.n	8002d22 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d10:	f7ff fa76 	bl	8002200 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	2b64      	cmp	r3, #100	@ 0x64
 8002d1c:	d901      	bls.n	8002d22 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e299      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002d22:	4b52      	ldr	r3, [pc, #328]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d1f0      	bne.n	8002d10 <HAL_RCC_OscConfig+0x108>
 8002d2e:	e000      	b.n	8002d32 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0302 	and.w	r3, r3, #2
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d05a      	beq.n	8002df4 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d3e:	69bb      	ldr	r3, [r7, #24]
 8002d40:	2b04      	cmp	r3, #4
 8002d42:	d005      	beq.n	8002d50 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002d44:	69bb      	ldr	r3, [r7, #24]
 8002d46:	2b0c      	cmp	r3, #12
 8002d48:	d119      	bne.n	8002d7e <HAL_RCC_OscConfig+0x176>
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d116      	bne.n	8002d7e <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d50:	4b46      	ldr	r3, [pc, #280]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0302 	and.w	r3, r3, #2
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d005      	beq.n	8002d68 <HAL_RCC_OscConfig+0x160>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d001      	beq.n	8002d68 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e276      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d68:	4b40      	ldr	r3, [pc, #256]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	691b      	ldr	r3, [r3, #16]
 8002d74:	021b      	lsls	r3, r3, #8
 8002d76:	493d      	ldr	r1, [pc, #244]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d7c:	e03a      	b.n	8002df4 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d020      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d86:	4b3a      	ldr	r3, [pc, #232]	@ (8002e70 <HAL_RCC_OscConfig+0x268>)
 8002d88:	2201      	movs	r2, #1
 8002d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d8c:	f7ff fa38 	bl	8002200 <HAL_GetTick>
 8002d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d92:	e008      	b.n	8002da6 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d94:	f7ff fa34 	bl	8002200 <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d901      	bls.n	8002da6 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e257      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002da6:	4b31      	ldr	r3, [pc, #196]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d0f0      	beq.n	8002d94 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002db2:	4b2e      	ldr	r3, [pc, #184]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	691b      	ldr	r3, [r3, #16]
 8002dbe:	021b      	lsls	r3, r3, #8
 8002dc0:	492a      	ldr	r1, [pc, #168]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	604b      	str	r3, [r1, #4]
 8002dc6:	e015      	b.n	8002df4 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dc8:	4b29      	ldr	r3, [pc, #164]	@ (8002e70 <HAL_RCC_OscConfig+0x268>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dce:	f7ff fa17 	bl	8002200 <HAL_GetTick>
 8002dd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002dd4:	e008      	b.n	8002de8 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dd6:	f7ff fa13 	bl	8002200 <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	2b02      	cmp	r3, #2
 8002de2:	d901      	bls.n	8002de8 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8002de4:	2303      	movs	r3, #3
 8002de6:	e236      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002de8:	4b20      	ldr	r3, [pc, #128]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0302 	and.w	r3, r3, #2
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d1f0      	bne.n	8002dd6 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0310 	and.w	r3, r3, #16
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	f000 80b8 	beq.w	8002f72 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e02:	69bb      	ldr	r3, [r7, #24]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d170      	bne.n	8002eea <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e08:	4b18      	ldr	r3, [pc, #96]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d005      	beq.n	8002e20 <HAL_RCC_OscConfig+0x218>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d101      	bne.n	8002e20 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e21a      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6a1a      	ldr	r2, [r3, #32]
 8002e24:	4b11      	ldr	r3, [pc, #68]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d921      	bls.n	8002e74 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6a1b      	ldr	r3, [r3, #32]
 8002e34:	4618      	mov	r0, r3
 8002e36:	f000 fc7d 	bl	8003734 <RCC_SetFlashLatencyFromMSIRange>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d001      	beq.n	8002e44 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e208      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e44:	4b09      	ldr	r3, [pc, #36]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a1b      	ldr	r3, [r3, #32]
 8002e50:	4906      	ldr	r1, [pc, #24]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002e52:	4313      	orrs	r3, r2
 8002e54:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e56:	4b05      	ldr	r3, [pc, #20]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	69db      	ldr	r3, [r3, #28]
 8002e62:	061b      	lsls	r3, r3, #24
 8002e64:	4901      	ldr	r1, [pc, #4]	@ (8002e6c <HAL_RCC_OscConfig+0x264>)
 8002e66:	4313      	orrs	r3, r2
 8002e68:	604b      	str	r3, [r1, #4]
 8002e6a:	e020      	b.n	8002eae <HAL_RCC_OscConfig+0x2a6>
 8002e6c:	40023800 	.word	0x40023800
 8002e70:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e74:	4b99      	ldr	r3, [pc, #612]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a1b      	ldr	r3, [r3, #32]
 8002e80:	4996      	ldr	r1, [pc, #600]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8002e82:	4313      	orrs	r3, r2
 8002e84:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e86:	4b95      	ldr	r3, [pc, #596]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	69db      	ldr	r3, [r3, #28]
 8002e92:	061b      	lsls	r3, r3, #24
 8002e94:	4991      	ldr	r1, [pc, #580]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8002e96:	4313      	orrs	r3, r2
 8002e98:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a1b      	ldr	r3, [r3, #32]
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f000 fc48 	bl	8003734 <RCC_SetFlashLatencyFromMSIRange>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d001      	beq.n	8002eae <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e1d3      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a1b      	ldr	r3, [r3, #32]
 8002eb2:	0b5b      	lsrs	r3, r3, #13
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002eba:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002ebe:	4a87      	ldr	r2, [pc, #540]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8002ec0:	6892      	ldr	r2, [r2, #8]
 8002ec2:	0912      	lsrs	r2, r2, #4
 8002ec4:	f002 020f 	and.w	r2, r2, #15
 8002ec8:	4985      	ldr	r1, [pc, #532]	@ (80030e0 <HAL_RCC_OscConfig+0x4d8>)
 8002eca:	5c8a      	ldrb	r2, [r1, r2]
 8002ecc:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002ece:	4a85      	ldr	r2, [pc, #532]	@ (80030e4 <HAL_RCC_OscConfig+0x4dc>)
 8002ed0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002ed2:	4b85      	ldr	r3, [pc, #532]	@ (80030e8 <HAL_RCC_OscConfig+0x4e0>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7ff f946 	bl	8002168 <HAL_InitTick>
 8002edc:	4603      	mov	r3, r0
 8002ede:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002ee0:	7bfb      	ldrb	r3, [r7, #15]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d045      	beq.n	8002f72 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8002ee6:	7bfb      	ldrb	r3, [r7, #15]
 8002ee8:	e1b5      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	699b      	ldr	r3, [r3, #24]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d029      	beq.n	8002f46 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002ef2:	4b7e      	ldr	r3, [pc, #504]	@ (80030ec <HAL_RCC_OscConfig+0x4e4>)
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ef8:	f7ff f982 	bl	8002200 <HAL_GetTick>
 8002efc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002efe:	e008      	b.n	8002f12 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f00:	f7ff f97e 	bl	8002200 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e1a1      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002f12:	4b72      	ldr	r3, [pc, #456]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d0f0      	beq.n	8002f00 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f1e:	4b6f      	ldr	r3, [pc, #444]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a1b      	ldr	r3, [r3, #32]
 8002f2a:	496c      	ldr	r1, [pc, #432]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f30:	4b6a      	ldr	r3, [pc, #424]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	69db      	ldr	r3, [r3, #28]
 8002f3c:	061b      	lsls	r3, r3, #24
 8002f3e:	4967      	ldr	r1, [pc, #412]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	604b      	str	r3, [r1, #4]
 8002f44:	e015      	b.n	8002f72 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002f46:	4b69      	ldr	r3, [pc, #420]	@ (80030ec <HAL_RCC_OscConfig+0x4e4>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f4c:	f7ff f958 	bl	8002200 <HAL_GetTick>
 8002f50:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002f52:	e008      	b.n	8002f66 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f54:	f7ff f954 	bl	8002200 <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	2b02      	cmp	r3, #2
 8002f60:	d901      	bls.n	8002f66 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e177      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002f66:	4b5d      	ldr	r3, [pc, #372]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1f0      	bne.n	8002f54 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 0308 	and.w	r3, r3, #8
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d030      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	695b      	ldr	r3, [r3, #20]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d016      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f86:	4b5a      	ldr	r3, [pc, #360]	@ (80030f0 <HAL_RCC_OscConfig+0x4e8>)
 8002f88:	2201      	movs	r2, #1
 8002f8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f8c:	f7ff f938 	bl	8002200 <HAL_GetTick>
 8002f90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002f92:	e008      	b.n	8002fa6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f94:	f7ff f934 	bl	8002200 <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d901      	bls.n	8002fa6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e157      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002fa6:	4b4d      	ldr	r3, [pc, #308]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8002fa8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002faa:	f003 0302 	and.w	r3, r3, #2
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d0f0      	beq.n	8002f94 <HAL_RCC_OscConfig+0x38c>
 8002fb2:	e015      	b.n	8002fe0 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fb4:	4b4e      	ldr	r3, [pc, #312]	@ (80030f0 <HAL_RCC_OscConfig+0x4e8>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fba:	f7ff f921 	bl	8002200 <HAL_GetTick>
 8002fbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002fc0:	e008      	b.n	8002fd4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fc2:	f7ff f91d 	bl	8002200 <HAL_GetTick>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d901      	bls.n	8002fd4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e140      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002fd4:	4b41      	ldr	r3, [pc, #260]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8002fd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fd8:	f003 0302 	and.w	r3, r3, #2
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d1f0      	bne.n	8002fc2 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0304 	and.w	r3, r3, #4
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	f000 80b5 	beq.w	8003158 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ff2:	4b3a      	ldr	r3, [pc, #232]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8002ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d10d      	bne.n	800301a <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ffe:	4b37      	ldr	r3, [pc, #220]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8003000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003002:	4a36      	ldr	r2, [pc, #216]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8003004:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003008:	6253      	str	r3, [r2, #36]	@ 0x24
 800300a:	4b34      	ldr	r3, [pc, #208]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 800300c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800300e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003012:	60bb      	str	r3, [r7, #8]
 8003014:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003016:	2301      	movs	r3, #1
 8003018:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800301a:	4b36      	ldr	r3, [pc, #216]	@ (80030f4 <HAL_RCC_OscConfig+0x4ec>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003022:	2b00      	cmp	r3, #0
 8003024:	d118      	bne.n	8003058 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003026:	4b33      	ldr	r3, [pc, #204]	@ (80030f4 <HAL_RCC_OscConfig+0x4ec>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a32      	ldr	r2, [pc, #200]	@ (80030f4 <HAL_RCC_OscConfig+0x4ec>)
 800302c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003030:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003032:	f7ff f8e5 	bl	8002200 <HAL_GetTick>
 8003036:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003038:	e008      	b.n	800304c <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800303a:	f7ff f8e1 	bl	8002200 <HAL_GetTick>
 800303e:	4602      	mov	r2, r0
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	1ad3      	subs	r3, r2, r3
 8003044:	2b64      	cmp	r3, #100	@ 0x64
 8003046:	d901      	bls.n	800304c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8003048:	2303      	movs	r3, #3
 800304a:	e104      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800304c:	4b29      	ldr	r3, [pc, #164]	@ (80030f4 <HAL_RCC_OscConfig+0x4ec>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003054:	2b00      	cmp	r3, #0
 8003056:	d0f0      	beq.n	800303a <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	2b01      	cmp	r3, #1
 800305e:	d106      	bne.n	800306e <HAL_RCC_OscConfig+0x466>
 8003060:	4b1e      	ldr	r3, [pc, #120]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8003062:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003064:	4a1d      	ldr	r2, [pc, #116]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8003066:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800306a:	6353      	str	r3, [r2, #52]	@ 0x34
 800306c:	e02d      	b.n	80030ca <HAL_RCC_OscConfig+0x4c2>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d10c      	bne.n	8003090 <HAL_RCC_OscConfig+0x488>
 8003076:	4b19      	ldr	r3, [pc, #100]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8003078:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800307a:	4a18      	ldr	r2, [pc, #96]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 800307c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003080:	6353      	str	r3, [r2, #52]	@ 0x34
 8003082:	4b16      	ldr	r3, [pc, #88]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8003084:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003086:	4a15      	ldr	r2, [pc, #84]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 8003088:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800308c:	6353      	str	r3, [r2, #52]	@ 0x34
 800308e:	e01c      	b.n	80030ca <HAL_RCC_OscConfig+0x4c2>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	2b05      	cmp	r3, #5
 8003096:	d10c      	bne.n	80030b2 <HAL_RCC_OscConfig+0x4aa>
 8003098:	4b10      	ldr	r3, [pc, #64]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 800309a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800309c:	4a0f      	ldr	r2, [pc, #60]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 800309e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80030a2:	6353      	str	r3, [r2, #52]	@ 0x34
 80030a4:	4b0d      	ldr	r3, [pc, #52]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 80030a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030a8:	4a0c      	ldr	r2, [pc, #48]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 80030aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030ae:	6353      	str	r3, [r2, #52]	@ 0x34
 80030b0:	e00b      	b.n	80030ca <HAL_RCC_OscConfig+0x4c2>
 80030b2:	4b0a      	ldr	r3, [pc, #40]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 80030b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030b6:	4a09      	ldr	r2, [pc, #36]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 80030b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030bc:	6353      	str	r3, [r2, #52]	@ 0x34
 80030be:	4b07      	ldr	r3, [pc, #28]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 80030c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030c2:	4a06      	ldr	r2, [pc, #24]	@ (80030dc <HAL_RCC_OscConfig+0x4d4>)
 80030c4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80030c8:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d024      	beq.n	800311c <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030d2:	f7ff f895 	bl	8002200 <HAL_GetTick>
 80030d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80030d8:	e019      	b.n	800310e <HAL_RCC_OscConfig+0x506>
 80030da:	bf00      	nop
 80030dc:	40023800 	.word	0x40023800
 80030e0:	08004cc8 	.word	0x08004cc8
 80030e4:	20000004 	.word	0x20000004
 80030e8:	20000008 	.word	0x20000008
 80030ec:	42470020 	.word	0x42470020
 80030f0:	42470680 	.word	0x42470680
 80030f4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030f8:	f7ff f882 	bl	8002200 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003106:	4293      	cmp	r3, r2
 8003108:	d901      	bls.n	800310e <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e0a3      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800310e:	4b54      	ldr	r3, [pc, #336]	@ (8003260 <HAL_RCC_OscConfig+0x658>)
 8003110:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003112:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003116:	2b00      	cmp	r3, #0
 8003118:	d0ee      	beq.n	80030f8 <HAL_RCC_OscConfig+0x4f0>
 800311a:	e014      	b.n	8003146 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800311c:	f7ff f870 	bl	8002200 <HAL_GetTick>
 8003120:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003122:	e00a      	b.n	800313a <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003124:	f7ff f86c 	bl	8002200 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003132:	4293      	cmp	r3, r2
 8003134:	d901      	bls.n	800313a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e08d      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800313a:	4b49      	ldr	r3, [pc, #292]	@ (8003260 <HAL_RCC_OscConfig+0x658>)
 800313c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800313e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003142:	2b00      	cmp	r3, #0
 8003144:	d1ee      	bne.n	8003124 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003146:	7ffb      	ldrb	r3, [r7, #31]
 8003148:	2b01      	cmp	r3, #1
 800314a:	d105      	bne.n	8003158 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800314c:	4b44      	ldr	r3, [pc, #272]	@ (8003260 <HAL_RCC_OscConfig+0x658>)
 800314e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003150:	4a43      	ldr	r2, [pc, #268]	@ (8003260 <HAL_RCC_OscConfig+0x658>)
 8003152:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003156:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315c:	2b00      	cmp	r3, #0
 800315e:	d079      	beq.n	8003254 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	2b0c      	cmp	r3, #12
 8003164:	d056      	beq.n	8003214 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800316a:	2b02      	cmp	r3, #2
 800316c:	d13b      	bne.n	80031e6 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800316e:	4b3d      	ldr	r3, [pc, #244]	@ (8003264 <HAL_RCC_OscConfig+0x65c>)
 8003170:	2200      	movs	r2, #0
 8003172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003174:	f7ff f844 	bl	8002200 <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800317a:	e008      	b.n	800318e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800317c:	f7ff f840 	bl	8002200 <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	2b02      	cmp	r3, #2
 8003188:	d901      	bls.n	800318e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	e063      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800318e:	4b34      	ldr	r3, [pc, #208]	@ (8003260 <HAL_RCC_OscConfig+0x658>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1f0      	bne.n	800317c <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800319a:	4b31      	ldr	r3, [pc, #196]	@ (8003260 <HAL_RCC_OscConfig+0x658>)
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031aa:	4319      	orrs	r1, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b0:	430b      	orrs	r3, r1
 80031b2:	492b      	ldr	r1, [pc, #172]	@ (8003260 <HAL_RCC_OscConfig+0x658>)
 80031b4:	4313      	orrs	r3, r2
 80031b6:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031b8:	4b2a      	ldr	r3, [pc, #168]	@ (8003264 <HAL_RCC_OscConfig+0x65c>)
 80031ba:	2201      	movs	r2, #1
 80031bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031be:	f7ff f81f 	bl	8002200 <HAL_GetTick>
 80031c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80031c4:	e008      	b.n	80031d8 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031c6:	f7ff f81b 	bl	8002200 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d901      	bls.n	80031d8 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e03e      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80031d8:	4b21      	ldr	r3, [pc, #132]	@ (8003260 <HAL_RCC_OscConfig+0x658>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d0f0      	beq.n	80031c6 <HAL_RCC_OscConfig+0x5be>
 80031e4:	e036      	b.n	8003254 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031e6:	4b1f      	ldr	r3, [pc, #124]	@ (8003264 <HAL_RCC_OscConfig+0x65c>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ec:	f7ff f808 	bl	8002200 <HAL_GetTick>
 80031f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80031f2:	e008      	b.n	8003206 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031f4:	f7ff f804 	bl	8002200 <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d901      	bls.n	8003206 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e027      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003206:	4b16      	ldr	r3, [pc, #88]	@ (8003260 <HAL_RCC_OscConfig+0x658>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800320e:	2b00      	cmp	r3, #0
 8003210:	d1f0      	bne.n	80031f4 <HAL_RCC_OscConfig+0x5ec>
 8003212:	e01f      	b.n	8003254 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003218:	2b01      	cmp	r3, #1
 800321a:	d101      	bne.n	8003220 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e01a      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003220:	4b0f      	ldr	r3, [pc, #60]	@ (8003260 <HAL_RCC_OscConfig+0x658>)
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003230:	429a      	cmp	r2, r3
 8003232:	d10d      	bne.n	8003250 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800323e:	429a      	cmp	r2, r3
 8003240:	d106      	bne.n	8003250 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800324c:	429a      	cmp	r2, r3
 800324e:	d001      	beq.n	8003254 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e000      	b.n	8003256 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8003254:	2300      	movs	r3, #0
}
 8003256:	4618      	mov	r0, r3
 8003258:	3720      	adds	r7, #32
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	40023800 	.word	0x40023800
 8003264:	42470060 	.word	0x42470060

08003268 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d101      	bne.n	800327c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e11a      	b.n	80034b2 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800327c:	4b8f      	ldr	r3, [pc, #572]	@ (80034bc <HAL_RCC_ClockConfig+0x254>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0301 	and.w	r3, r3, #1
 8003284:	683a      	ldr	r2, [r7, #0]
 8003286:	429a      	cmp	r2, r3
 8003288:	d919      	bls.n	80032be <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	2b01      	cmp	r3, #1
 800328e:	d105      	bne.n	800329c <HAL_RCC_ClockConfig+0x34>
 8003290:	4b8a      	ldr	r3, [pc, #552]	@ (80034bc <HAL_RCC_ClockConfig+0x254>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a89      	ldr	r2, [pc, #548]	@ (80034bc <HAL_RCC_ClockConfig+0x254>)
 8003296:	f043 0304 	orr.w	r3, r3, #4
 800329a:	6013      	str	r3, [r2, #0]
 800329c:	4b87      	ldr	r3, [pc, #540]	@ (80034bc <HAL_RCC_ClockConfig+0x254>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f023 0201 	bic.w	r2, r3, #1
 80032a4:	4985      	ldr	r1, [pc, #532]	@ (80034bc <HAL_RCC_ClockConfig+0x254>)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	4313      	orrs	r3, r2
 80032aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ac:	4b83      	ldr	r3, [pc, #524]	@ (80034bc <HAL_RCC_ClockConfig+0x254>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 0301 	and.w	r3, r3, #1
 80032b4:	683a      	ldr	r2, [r7, #0]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d001      	beq.n	80032be <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e0f9      	b.n	80034b2 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d008      	beq.n	80032dc <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032ca:	4b7d      	ldr	r3, [pc, #500]	@ (80034c0 <HAL_RCC_ClockConfig+0x258>)
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	497a      	ldr	r1, [pc, #488]	@ (80034c0 <HAL_RCC_ClockConfig+0x258>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0301 	and.w	r3, r3, #1
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	f000 808e 	beq.w	8003406 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d107      	bne.n	8003302 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80032f2:	4b73      	ldr	r3, [pc, #460]	@ (80034c0 <HAL_RCC_ClockConfig+0x258>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d121      	bne.n	8003342 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e0d7      	b.n	80034b2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	2b03      	cmp	r3, #3
 8003308:	d107      	bne.n	800331a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800330a:	4b6d      	ldr	r3, [pc, #436]	@ (80034c0 <HAL_RCC_ClockConfig+0x258>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d115      	bne.n	8003342 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e0cb      	b.n	80034b2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	2b01      	cmp	r3, #1
 8003320:	d107      	bne.n	8003332 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003322:	4b67      	ldr	r3, [pc, #412]	@ (80034c0 <HAL_RCC_ClockConfig+0x258>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d109      	bne.n	8003342 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e0bf      	b.n	80034b2 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003332:	4b63      	ldr	r3, [pc, #396]	@ (80034c0 <HAL_RCC_ClockConfig+0x258>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800333a:	2b00      	cmp	r3, #0
 800333c:	d101      	bne.n	8003342 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e0b7      	b.n	80034b2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003342:	4b5f      	ldr	r3, [pc, #380]	@ (80034c0 <HAL_RCC_ClockConfig+0x258>)
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f023 0203 	bic.w	r2, r3, #3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	495c      	ldr	r1, [pc, #368]	@ (80034c0 <HAL_RCC_ClockConfig+0x258>)
 8003350:	4313      	orrs	r3, r2
 8003352:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003354:	f7fe ff54 	bl	8002200 <HAL_GetTick>
 8003358:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	2b02      	cmp	r3, #2
 8003360:	d112      	bne.n	8003388 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003362:	e00a      	b.n	800337a <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003364:	f7fe ff4c 	bl	8002200 <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003372:	4293      	cmp	r3, r2
 8003374:	d901      	bls.n	800337a <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e09b      	b.n	80034b2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800337a:	4b51      	ldr	r3, [pc, #324]	@ (80034c0 <HAL_RCC_ClockConfig+0x258>)
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f003 030c 	and.w	r3, r3, #12
 8003382:	2b08      	cmp	r3, #8
 8003384:	d1ee      	bne.n	8003364 <HAL_RCC_ClockConfig+0xfc>
 8003386:	e03e      	b.n	8003406 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	2b03      	cmp	r3, #3
 800338e:	d112      	bne.n	80033b6 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003390:	e00a      	b.n	80033a8 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003392:	f7fe ff35 	bl	8002200 <HAL_GetTick>
 8003396:	4602      	mov	r2, r0
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d901      	bls.n	80033a8 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e084      	b.n	80034b2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033a8:	4b45      	ldr	r3, [pc, #276]	@ (80034c0 <HAL_RCC_ClockConfig+0x258>)
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	f003 030c 	and.w	r3, r3, #12
 80033b0:	2b0c      	cmp	r3, #12
 80033b2:	d1ee      	bne.n	8003392 <HAL_RCC_ClockConfig+0x12a>
 80033b4:	e027      	b.n	8003406 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d11d      	bne.n	80033fa <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80033be:	e00a      	b.n	80033d6 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033c0:	f7fe ff1e 	bl	8002200 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d901      	bls.n	80033d6 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e06d      	b.n	80034b2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80033d6:	4b3a      	ldr	r3, [pc, #232]	@ (80034c0 <HAL_RCC_ClockConfig+0x258>)
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f003 030c 	and.w	r3, r3, #12
 80033de:	2b04      	cmp	r3, #4
 80033e0:	d1ee      	bne.n	80033c0 <HAL_RCC_ClockConfig+0x158>
 80033e2:	e010      	b.n	8003406 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033e4:	f7fe ff0c 	bl	8002200 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e05b      	b.n	80034b2 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80033fa:	4b31      	ldr	r3, [pc, #196]	@ (80034c0 <HAL_RCC_ClockConfig+0x258>)
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f003 030c 	and.w	r3, r3, #12
 8003402:	2b00      	cmp	r3, #0
 8003404:	d1ee      	bne.n	80033e4 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003406:	4b2d      	ldr	r3, [pc, #180]	@ (80034bc <HAL_RCC_ClockConfig+0x254>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	683a      	ldr	r2, [r7, #0]
 8003410:	429a      	cmp	r2, r3
 8003412:	d219      	bcs.n	8003448 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d105      	bne.n	8003426 <HAL_RCC_ClockConfig+0x1be>
 800341a:	4b28      	ldr	r3, [pc, #160]	@ (80034bc <HAL_RCC_ClockConfig+0x254>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a27      	ldr	r2, [pc, #156]	@ (80034bc <HAL_RCC_ClockConfig+0x254>)
 8003420:	f043 0304 	orr.w	r3, r3, #4
 8003424:	6013      	str	r3, [r2, #0]
 8003426:	4b25      	ldr	r3, [pc, #148]	@ (80034bc <HAL_RCC_ClockConfig+0x254>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f023 0201 	bic.w	r2, r3, #1
 800342e:	4923      	ldr	r1, [pc, #140]	@ (80034bc <HAL_RCC_ClockConfig+0x254>)
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	4313      	orrs	r3, r2
 8003434:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003436:	4b21      	ldr	r3, [pc, #132]	@ (80034bc <HAL_RCC_ClockConfig+0x254>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	683a      	ldr	r2, [r7, #0]
 8003440:	429a      	cmp	r2, r3
 8003442:	d001      	beq.n	8003448 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e034      	b.n	80034b2 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0304 	and.w	r3, r3, #4
 8003450:	2b00      	cmp	r3, #0
 8003452:	d008      	beq.n	8003466 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003454:	4b1a      	ldr	r3, [pc, #104]	@ (80034c0 <HAL_RCC_ClockConfig+0x258>)
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	4917      	ldr	r1, [pc, #92]	@ (80034c0 <HAL_RCC_ClockConfig+0x258>)
 8003462:	4313      	orrs	r3, r2
 8003464:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0308 	and.w	r3, r3, #8
 800346e:	2b00      	cmp	r3, #0
 8003470:	d009      	beq.n	8003486 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003472:	4b13      	ldr	r3, [pc, #76]	@ (80034c0 <HAL_RCC_ClockConfig+0x258>)
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	691b      	ldr	r3, [r3, #16]
 800347e:	00db      	lsls	r3, r3, #3
 8003480:	490f      	ldr	r1, [pc, #60]	@ (80034c0 <HAL_RCC_ClockConfig+0x258>)
 8003482:	4313      	orrs	r3, r2
 8003484:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003486:	f000 f823 	bl	80034d0 <HAL_RCC_GetSysClockFreq>
 800348a:	4602      	mov	r2, r0
 800348c:	4b0c      	ldr	r3, [pc, #48]	@ (80034c0 <HAL_RCC_ClockConfig+0x258>)
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	091b      	lsrs	r3, r3, #4
 8003492:	f003 030f 	and.w	r3, r3, #15
 8003496:	490b      	ldr	r1, [pc, #44]	@ (80034c4 <HAL_RCC_ClockConfig+0x25c>)
 8003498:	5ccb      	ldrb	r3, [r1, r3]
 800349a:	fa22 f303 	lsr.w	r3, r2, r3
 800349e:	4a0a      	ldr	r2, [pc, #40]	@ (80034c8 <HAL_RCC_ClockConfig+0x260>)
 80034a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80034a2:	4b0a      	ldr	r3, [pc, #40]	@ (80034cc <HAL_RCC_ClockConfig+0x264>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7fe fe5e 	bl	8002168 <HAL_InitTick>
 80034ac:	4603      	mov	r3, r0
 80034ae:	72fb      	strb	r3, [r7, #11]

  return status;
 80034b0:	7afb      	ldrb	r3, [r7, #11]
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	40023c00 	.word	0x40023c00
 80034c0:	40023800 	.word	0x40023800
 80034c4:	08004cc8 	.word	0x08004cc8
 80034c8:	20000004 	.word	0x20000004
 80034cc:	20000008 	.word	0x20000008

080034d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034d4:	b092      	sub	sp, #72	@ 0x48
 80034d6:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 80034d8:	4b79      	ldr	r3, [pc, #484]	@ (80036c0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80034de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034e0:	f003 030c 	and.w	r3, r3, #12
 80034e4:	2b0c      	cmp	r3, #12
 80034e6:	d00d      	beq.n	8003504 <HAL_RCC_GetSysClockFreq+0x34>
 80034e8:	2b0c      	cmp	r3, #12
 80034ea:	f200 80d5 	bhi.w	8003698 <HAL_RCC_GetSysClockFreq+0x1c8>
 80034ee:	2b04      	cmp	r3, #4
 80034f0:	d002      	beq.n	80034f8 <HAL_RCC_GetSysClockFreq+0x28>
 80034f2:	2b08      	cmp	r3, #8
 80034f4:	d003      	beq.n	80034fe <HAL_RCC_GetSysClockFreq+0x2e>
 80034f6:	e0cf      	b.n	8003698 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80034f8:	4b72      	ldr	r3, [pc, #456]	@ (80036c4 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80034fa:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 80034fc:	e0da      	b.n	80036b4 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80034fe:	4b72      	ldr	r3, [pc, #456]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8003500:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8003502:	e0d7      	b.n	80036b4 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003504:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003506:	0c9b      	lsrs	r3, r3, #18
 8003508:	f003 020f 	and.w	r2, r3, #15
 800350c:	4b6f      	ldr	r3, [pc, #444]	@ (80036cc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800350e:	5c9b      	ldrb	r3, [r3, r2]
 8003510:	63bb      	str	r3, [r7, #56]	@ 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003512:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003514:	0d9b      	lsrs	r3, r3, #22
 8003516:	f003 0303 	and.w	r3, r3, #3
 800351a:	3301      	adds	r3, #1
 800351c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800351e:	4b68      	ldr	r3, [pc, #416]	@ (80036c0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d05d      	beq.n	80035e6 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800352a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800352c:	2200      	movs	r2, #0
 800352e:	4618      	mov	r0, r3
 8003530:	4611      	mov	r1, r2
 8003532:	4604      	mov	r4, r0
 8003534:	460d      	mov	r5, r1
 8003536:	4622      	mov	r2, r4
 8003538:	462b      	mov	r3, r5
 800353a:	f04f 0000 	mov.w	r0, #0
 800353e:	f04f 0100 	mov.w	r1, #0
 8003542:	0159      	lsls	r1, r3, #5
 8003544:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003548:	0150      	lsls	r0, r2, #5
 800354a:	4602      	mov	r2, r0
 800354c:	460b      	mov	r3, r1
 800354e:	4621      	mov	r1, r4
 8003550:	1a51      	subs	r1, r2, r1
 8003552:	6139      	str	r1, [r7, #16]
 8003554:	4629      	mov	r1, r5
 8003556:	eb63 0301 	sbc.w	r3, r3, r1
 800355a:	617b      	str	r3, [r7, #20]
 800355c:	f04f 0200 	mov.w	r2, #0
 8003560:	f04f 0300 	mov.w	r3, #0
 8003564:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003568:	4659      	mov	r1, fp
 800356a:	018b      	lsls	r3, r1, #6
 800356c:	4651      	mov	r1, sl
 800356e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003572:	4651      	mov	r1, sl
 8003574:	018a      	lsls	r2, r1, #6
 8003576:	46d4      	mov	ip, sl
 8003578:	ebb2 080c 	subs.w	r8, r2, ip
 800357c:	4659      	mov	r1, fp
 800357e:	eb63 0901 	sbc.w	r9, r3, r1
 8003582:	f04f 0200 	mov.w	r2, #0
 8003586:	f04f 0300 	mov.w	r3, #0
 800358a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800358e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003592:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003596:	4690      	mov	r8, r2
 8003598:	4699      	mov	r9, r3
 800359a:	4623      	mov	r3, r4
 800359c:	eb18 0303 	adds.w	r3, r8, r3
 80035a0:	60bb      	str	r3, [r7, #8]
 80035a2:	462b      	mov	r3, r5
 80035a4:	eb49 0303 	adc.w	r3, r9, r3
 80035a8:	60fb      	str	r3, [r7, #12]
 80035aa:	f04f 0200 	mov.w	r2, #0
 80035ae:	f04f 0300 	mov.w	r3, #0
 80035b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80035b6:	4629      	mov	r1, r5
 80035b8:	024b      	lsls	r3, r1, #9
 80035ba:	4620      	mov	r0, r4
 80035bc:	4629      	mov	r1, r5
 80035be:	4604      	mov	r4, r0
 80035c0:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80035c4:	4601      	mov	r1, r0
 80035c6:	024a      	lsls	r2, r1, #9
 80035c8:	4610      	mov	r0, r2
 80035ca:	4619      	mov	r1, r3
 80035cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035ce:	2200      	movs	r2, #0
 80035d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80035d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80035d8:	f7fd f8e0 	bl	800079c <__aeabi_uldivmod>
 80035dc:	4602      	mov	r2, r0
 80035de:	460b      	mov	r3, r1
 80035e0:	4613      	mov	r3, r2
 80035e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80035e4:	e055      	b.n	8003692 <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80035e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035e8:	2200      	movs	r2, #0
 80035ea:	623b      	str	r3, [r7, #32]
 80035ec:	627a      	str	r2, [r7, #36]	@ 0x24
 80035ee:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80035f2:	4642      	mov	r2, r8
 80035f4:	464b      	mov	r3, r9
 80035f6:	f04f 0000 	mov.w	r0, #0
 80035fa:	f04f 0100 	mov.w	r1, #0
 80035fe:	0159      	lsls	r1, r3, #5
 8003600:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003604:	0150      	lsls	r0, r2, #5
 8003606:	4602      	mov	r2, r0
 8003608:	460b      	mov	r3, r1
 800360a:	46c4      	mov	ip, r8
 800360c:	ebb2 0a0c 	subs.w	sl, r2, ip
 8003610:	4640      	mov	r0, r8
 8003612:	4649      	mov	r1, r9
 8003614:	468c      	mov	ip, r1
 8003616:	eb63 0b0c 	sbc.w	fp, r3, ip
 800361a:	f04f 0200 	mov.w	r2, #0
 800361e:	f04f 0300 	mov.w	r3, #0
 8003622:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003626:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800362a:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800362e:	ebb2 040a 	subs.w	r4, r2, sl
 8003632:	eb63 050b 	sbc.w	r5, r3, fp
 8003636:	f04f 0200 	mov.w	r2, #0
 800363a:	f04f 0300 	mov.w	r3, #0
 800363e:	00eb      	lsls	r3, r5, #3
 8003640:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003644:	00e2      	lsls	r2, r4, #3
 8003646:	4614      	mov	r4, r2
 8003648:	461d      	mov	r5, r3
 800364a:	4603      	mov	r3, r0
 800364c:	18e3      	adds	r3, r4, r3
 800364e:	603b      	str	r3, [r7, #0]
 8003650:	460b      	mov	r3, r1
 8003652:	eb45 0303 	adc.w	r3, r5, r3
 8003656:	607b      	str	r3, [r7, #4]
 8003658:	f04f 0200 	mov.w	r2, #0
 800365c:	f04f 0300 	mov.w	r3, #0
 8003660:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003664:	4629      	mov	r1, r5
 8003666:	028b      	lsls	r3, r1, #10
 8003668:	4620      	mov	r0, r4
 800366a:	4629      	mov	r1, r5
 800366c:	4604      	mov	r4, r0
 800366e:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8003672:	4601      	mov	r1, r0
 8003674:	028a      	lsls	r2, r1, #10
 8003676:	4610      	mov	r0, r2
 8003678:	4619      	mov	r1, r3
 800367a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800367c:	2200      	movs	r2, #0
 800367e:	61bb      	str	r3, [r7, #24]
 8003680:	61fa      	str	r2, [r7, #28]
 8003682:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003686:	f7fd f889 	bl	800079c <__aeabi_uldivmod>
 800368a:	4602      	mov	r2, r0
 800368c:	460b      	mov	r3, r1
 800368e:	4613      	mov	r3, r2
 8003690:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllvco;
 8003692:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003694:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8003696:	e00d      	b.n	80036b4 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003698:	4b09      	ldr	r3, [pc, #36]	@ (80036c0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	0b5b      	lsrs	r3, r3, #13
 800369e:	f003 0307 	and.w	r3, r3, #7
 80036a2:	633b      	str	r3, [r7, #48]	@ 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80036a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036a6:	3301      	adds	r3, #1
 80036a8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80036ac:	fa02 f303 	lsl.w	r3, r2, r3
 80036b0:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 80036b2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3748      	adds	r7, #72	@ 0x48
 80036ba:	46bd      	mov	sp, r7
 80036bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036c0:	40023800 	.word	0x40023800
 80036c4:	00f42400 	.word	0x00f42400
 80036c8:	007a1200 	.word	0x007a1200
 80036cc:	08004cbc 	.word	0x08004cbc

080036d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036d4:	4b02      	ldr	r3, [pc, #8]	@ (80036e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80036d6:	681b      	ldr	r3, [r3, #0]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	46bd      	mov	sp, r7
 80036dc:	bc80      	pop	{r7}
 80036de:	4770      	bx	lr
 80036e0:	20000004 	.word	0x20000004

080036e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80036e8:	f7ff fff2 	bl	80036d0 <HAL_RCC_GetHCLKFreq>
 80036ec:	4602      	mov	r2, r0
 80036ee:	4b05      	ldr	r3, [pc, #20]	@ (8003704 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	0a1b      	lsrs	r3, r3, #8
 80036f4:	f003 0307 	and.w	r3, r3, #7
 80036f8:	4903      	ldr	r1, [pc, #12]	@ (8003708 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036fa:	5ccb      	ldrb	r3, [r1, r3]
 80036fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003700:	4618      	mov	r0, r3
 8003702:	bd80      	pop	{r7, pc}
 8003704:	40023800 	.word	0x40023800
 8003708:	08004cd8 	.word	0x08004cd8

0800370c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003710:	f7ff ffde 	bl	80036d0 <HAL_RCC_GetHCLKFreq>
 8003714:	4602      	mov	r2, r0
 8003716:	4b05      	ldr	r3, [pc, #20]	@ (800372c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	0adb      	lsrs	r3, r3, #11
 800371c:	f003 0307 	and.w	r3, r3, #7
 8003720:	4903      	ldr	r1, [pc, #12]	@ (8003730 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003722:	5ccb      	ldrb	r3, [r1, r3]
 8003724:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003728:	4618      	mov	r0, r3
 800372a:	bd80      	pop	{r7, pc}
 800372c:	40023800 	.word	0x40023800
 8003730:	08004cd8 	.word	0x08004cd8

08003734 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8003734:	b480      	push	{r7}
 8003736:	b087      	sub	sp, #28
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800373c:	2300      	movs	r3, #0
 800373e:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003740:	4b29      	ldr	r3, [pc, #164]	@ (80037e8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003748:	2b00      	cmp	r3, #0
 800374a:	d12c      	bne.n	80037a6 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800374c:	4b26      	ldr	r3, [pc, #152]	@ (80037e8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800374e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003750:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d005      	beq.n	8003764 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003758:	4b24      	ldr	r3, [pc, #144]	@ (80037ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8003760:	617b      	str	r3, [r7, #20]
 8003762:	e016      	b.n	8003792 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003764:	4b20      	ldr	r3, [pc, #128]	@ (80037e8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003768:	4a1f      	ldr	r2, [pc, #124]	@ (80037e8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800376a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800376e:	6253      	str	r3, [r2, #36]	@ 0x24
 8003770:	4b1d      	ldr	r3, [pc, #116]	@ (80037e8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003774:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003778:	60fb      	str	r3, [r7, #12]
 800377a:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 800377c:	4b1b      	ldr	r3, [pc, #108]	@ (80037ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8003784:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8003786:	4b18      	ldr	r3, [pc, #96]	@ (80037e8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378a:	4a17      	ldr	r2, [pc, #92]	@ (80037e8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800378c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003790:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8003798:	d105      	bne.n	80037a6 <RCC_SetFlashLatencyFromMSIRange+0x72>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80037a0:	d101      	bne.n	80037a6 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80037a2:	2301      	movs	r3, #1
 80037a4:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d105      	bne.n	80037b8 <RCC_SetFlashLatencyFromMSIRange+0x84>
 80037ac:	4b10      	ldr	r3, [pc, #64]	@ (80037f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a0f      	ldr	r2, [pc, #60]	@ (80037f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037b2:	f043 0304 	orr.w	r3, r3, #4
 80037b6:	6013      	str	r3, [r2, #0]
 80037b8:	4b0d      	ldr	r3, [pc, #52]	@ (80037f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f023 0201 	bic.w	r2, r3, #1
 80037c0:	490b      	ldr	r1, [pc, #44]	@ (80037f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	4313      	orrs	r3, r2
 80037c6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80037c8:	4b09      	ldr	r3, [pc, #36]	@ (80037f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 0301 	and.w	r3, r3, #1
 80037d0:	693a      	ldr	r2, [r7, #16]
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d001      	beq.n	80037da <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e000      	b.n	80037dc <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 80037da:	2300      	movs	r3, #0
}
 80037dc:	4618      	mov	r0, r3
 80037de:	371c      	adds	r7, #28
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bc80      	pop	{r7}
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	40023800 	.word	0x40023800
 80037ec:	40007000 	.word	0x40007000
 80037f0:	40023c00 	.word	0x40023c00

080037f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d101      	bne.n	8003806 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e031      	b.n	800386a <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b00      	cmp	r3, #0
 8003810:	d106      	bne.n	8003820 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f7fe fb76 	bl	8001f0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2202      	movs	r2, #2
 8003824:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	3304      	adds	r3, #4
 8003830:	4619      	mov	r1, r3
 8003832:	4610      	mov	r0, r2
 8003834:	f000 f8e4 	bl	8003a00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8003868:	2300      	movs	r3, #0
}
 800386a:	4618      	mov	r0, r3
 800386c:	3708      	adds	r7, #8
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}

08003872 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003872:	b580      	push	{r7, lr}
 8003874:	b084      	sub	sp, #16
 8003876:	af00      	add	r7, sp, #0
 8003878:	6078      	str	r0, [r7, #4]
 800387a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800387c:	2300      	movs	r3, #0
 800387e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003886:	2b01      	cmp	r3, #1
 8003888:	d101      	bne.n	800388e <HAL_TIM_ConfigClockSource+0x1c>
 800388a:	2302      	movs	r3, #2
 800388c:	e0b4      	b.n	80039f8 <HAL_TIM_ConfigClockSource+0x186>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2201      	movs	r2, #1
 8003892:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2202      	movs	r2, #2
 800389a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80038ac:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80038b4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	68ba      	ldr	r2, [r7, #8]
 80038bc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038c6:	d03e      	beq.n	8003946 <HAL_TIM_ConfigClockSource+0xd4>
 80038c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038cc:	f200 8087 	bhi.w	80039de <HAL_TIM_ConfigClockSource+0x16c>
 80038d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038d4:	f000 8086 	beq.w	80039e4 <HAL_TIM_ConfigClockSource+0x172>
 80038d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038dc:	d87f      	bhi.n	80039de <HAL_TIM_ConfigClockSource+0x16c>
 80038de:	2b70      	cmp	r3, #112	@ 0x70
 80038e0:	d01a      	beq.n	8003918 <HAL_TIM_ConfigClockSource+0xa6>
 80038e2:	2b70      	cmp	r3, #112	@ 0x70
 80038e4:	d87b      	bhi.n	80039de <HAL_TIM_ConfigClockSource+0x16c>
 80038e6:	2b60      	cmp	r3, #96	@ 0x60
 80038e8:	d050      	beq.n	800398c <HAL_TIM_ConfigClockSource+0x11a>
 80038ea:	2b60      	cmp	r3, #96	@ 0x60
 80038ec:	d877      	bhi.n	80039de <HAL_TIM_ConfigClockSource+0x16c>
 80038ee:	2b50      	cmp	r3, #80	@ 0x50
 80038f0:	d03c      	beq.n	800396c <HAL_TIM_ConfigClockSource+0xfa>
 80038f2:	2b50      	cmp	r3, #80	@ 0x50
 80038f4:	d873      	bhi.n	80039de <HAL_TIM_ConfigClockSource+0x16c>
 80038f6:	2b40      	cmp	r3, #64	@ 0x40
 80038f8:	d058      	beq.n	80039ac <HAL_TIM_ConfigClockSource+0x13a>
 80038fa:	2b40      	cmp	r3, #64	@ 0x40
 80038fc:	d86f      	bhi.n	80039de <HAL_TIM_ConfigClockSource+0x16c>
 80038fe:	2b30      	cmp	r3, #48	@ 0x30
 8003900:	d064      	beq.n	80039cc <HAL_TIM_ConfigClockSource+0x15a>
 8003902:	2b30      	cmp	r3, #48	@ 0x30
 8003904:	d86b      	bhi.n	80039de <HAL_TIM_ConfigClockSource+0x16c>
 8003906:	2b20      	cmp	r3, #32
 8003908:	d060      	beq.n	80039cc <HAL_TIM_ConfigClockSource+0x15a>
 800390a:	2b20      	cmp	r3, #32
 800390c:	d867      	bhi.n	80039de <HAL_TIM_ConfigClockSource+0x16c>
 800390e:	2b00      	cmp	r3, #0
 8003910:	d05c      	beq.n	80039cc <HAL_TIM_ConfigClockSource+0x15a>
 8003912:	2b10      	cmp	r3, #16
 8003914:	d05a      	beq.n	80039cc <HAL_TIM_ConfigClockSource+0x15a>
 8003916:	e062      	b.n	80039de <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003928:	f000 f949 	bl	8003bbe <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800393a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	68ba      	ldr	r2, [r7, #8]
 8003942:	609a      	str	r2, [r3, #8]
      break;
 8003944:	e04f      	b.n	80039e6 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003956:	f000 f932 	bl	8003bbe <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	689a      	ldr	r2, [r3, #8]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003968:	609a      	str	r2, [r3, #8]
      break;
 800396a:	e03c      	b.n	80039e6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003978:	461a      	mov	r2, r3
 800397a:	f000 f8a9 	bl	8003ad0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2150      	movs	r1, #80	@ 0x50
 8003984:	4618      	mov	r0, r3
 8003986:	f000 f900 	bl	8003b8a <TIM_ITRx_SetConfig>
      break;
 800398a:	e02c      	b.n	80039e6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003998:	461a      	mov	r2, r3
 800399a:	f000 f8c7 	bl	8003b2c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2160      	movs	r1, #96	@ 0x60
 80039a4:	4618      	mov	r0, r3
 80039a6:	f000 f8f0 	bl	8003b8a <TIM_ITRx_SetConfig>
      break;
 80039aa:	e01c      	b.n	80039e6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039b8:	461a      	mov	r2, r3
 80039ba:	f000 f889 	bl	8003ad0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	2140      	movs	r1, #64	@ 0x40
 80039c4:	4618      	mov	r0, r3
 80039c6:	f000 f8e0 	bl	8003b8a <TIM_ITRx_SetConfig>
      break;
 80039ca:	e00c      	b.n	80039e6 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4619      	mov	r1, r3
 80039d6:	4610      	mov	r0, r2
 80039d8:	f000 f8d7 	bl	8003b8a <TIM_ITRx_SetConfig>
      break;
 80039dc:	e003      	b.n	80039e6 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	73fb      	strb	r3, [r7, #15]
      break;
 80039e2:	e000      	b.n	80039e6 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80039e4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2201      	movs	r2, #1
 80039ea:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  __HAL_UNLOCK(htim);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return status;
 80039f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3710      	adds	r7, #16
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b085      	sub	sp, #20
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a16:	d007      	beq.n	8003a28 <TIM_Base_SetConfig+0x28>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	4a28      	ldr	r2, [pc, #160]	@ (8003abc <TIM_Base_SetConfig+0xbc>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d003      	beq.n	8003a28 <TIM_Base_SetConfig+0x28>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	4a27      	ldr	r2, [pc, #156]	@ (8003ac0 <TIM_Base_SetConfig+0xc0>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d108      	bne.n	8003a3a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	68fa      	ldr	r2, [r7, #12]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a40:	d013      	beq.n	8003a6a <TIM_Base_SetConfig+0x6a>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a1d      	ldr	r2, [pc, #116]	@ (8003abc <TIM_Base_SetConfig+0xbc>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d00f      	beq.n	8003a6a <TIM_Base_SetConfig+0x6a>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a1c      	ldr	r2, [pc, #112]	@ (8003ac0 <TIM_Base_SetConfig+0xc0>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d00b      	beq.n	8003a6a <TIM_Base_SetConfig+0x6a>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4a1b      	ldr	r2, [pc, #108]	@ (8003ac4 <TIM_Base_SetConfig+0xc4>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d007      	beq.n	8003a6a <TIM_Base_SetConfig+0x6a>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	4a1a      	ldr	r2, [pc, #104]	@ (8003ac8 <TIM_Base_SetConfig+0xc8>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d003      	beq.n	8003a6a <TIM_Base_SetConfig+0x6a>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	4a19      	ldr	r2, [pc, #100]	@ (8003acc <TIM_Base_SetConfig+0xcc>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d108      	bne.n	8003a7c <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	68fa      	ldr	r2, [r7, #12]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	691b      	ldr	r3, [r3, #16]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	689a      	ldr	r2, [r3, #8]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f043 0204 	orr.w	r2, r3, #4
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	68fa      	ldr	r2, [r7, #12]
 8003ab0:	601a      	str	r2, [r3, #0]
}
 8003ab2:	bf00      	nop
 8003ab4:	3714      	adds	r7, #20
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bc80      	pop	{r7}
 8003aba:	4770      	bx	lr
 8003abc:	40000400 	.word	0x40000400
 8003ac0:	40000800 	.word	0x40000800
 8003ac4:	40010800 	.word	0x40010800
 8003ac8:	40010c00 	.word	0x40010c00
 8003acc:	40011000 	.word	0x40011000

08003ad0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b087      	sub	sp, #28
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	6a1b      	ldr	r3, [r3, #32]
 8003ae0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	6a1b      	ldr	r3, [r3, #32]
 8003ae6:	f023 0201 	bic.w	r2, r3, #1
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	699b      	ldr	r3, [r3, #24]
 8003af2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003afa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	011b      	lsls	r3, r3, #4
 8003b00:	693a      	ldr	r2, [r7, #16]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	f023 030a 	bic.w	r3, r3, #10
 8003b0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003b0e:	697a      	ldr	r2, [r7, #20]
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	693a      	ldr	r2, [r7, #16]
 8003b1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	697a      	ldr	r2, [r7, #20]
 8003b20:	621a      	str	r2, [r3, #32]
}
 8003b22:	bf00      	nop
 8003b24:	371c      	adds	r7, #28
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bc80      	pop	{r7}
 8003b2a:	4770      	bx	lr

08003b2c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b087      	sub	sp, #28
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	60f8      	str	r0, [r7, #12]
 8003b34:	60b9      	str	r1, [r7, #8]
 8003b36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6a1b      	ldr	r3, [r3, #32]
 8003b3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6a1b      	ldr	r3, [r3, #32]
 8003b42:	f023 0210 	bic.w	r2, r3, #16
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	699b      	ldr	r3, [r3, #24]
 8003b4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003b56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	031b      	lsls	r3, r3, #12
 8003b5c:	693a      	ldr	r2, [r7, #16]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003b68:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	011b      	lsls	r3, r3, #4
 8003b6e:	697a      	ldr	r2, [r7, #20]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	693a      	ldr	r2, [r7, #16]
 8003b78:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	697a      	ldr	r2, [r7, #20]
 8003b7e:	621a      	str	r2, [r3, #32]
}
 8003b80:	bf00      	nop
 8003b82:	371c      	adds	r7, #28
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bc80      	pop	{r7}
 8003b88:	4770      	bx	lr

08003b8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b8a:	b480      	push	{r7}
 8003b8c:	b085      	sub	sp, #20
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]
 8003b92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ba0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ba2:	683a      	ldr	r2, [r7, #0]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	f043 0307 	orr.w	r3, r3, #7
 8003bac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	68fa      	ldr	r2, [r7, #12]
 8003bb2:	609a      	str	r2, [r3, #8]
}
 8003bb4:	bf00      	nop
 8003bb6:	3714      	adds	r7, #20
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bc80      	pop	{r7}
 8003bbc:	4770      	bx	lr

08003bbe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003bbe:	b480      	push	{r7}
 8003bc0:	b087      	sub	sp, #28
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	60f8      	str	r0, [r7, #12]
 8003bc6:	60b9      	str	r1, [r7, #8]
 8003bc8:	607a      	str	r2, [r7, #4]
 8003bca:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003bd8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	021a      	lsls	r2, r3, #8
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	431a      	orrs	r2, r3
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	697a      	ldr	r2, [r7, #20]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	697a      	ldr	r2, [r7, #20]
 8003bf0:	609a      	str	r2, [r3, #8]
}
 8003bf2:	bf00      	nop
 8003bf4:	371c      	adds	r7, #28
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bc80      	pop	{r7}
 8003bfa:	4770      	bx	lr

08003bfc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b085      	sub	sp, #20
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d101      	bne.n	8003c14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c10:	2302      	movs	r3, #2
 8003c12:	e046      	b.n	8003ca2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2202      	movs	r2, #2
 8003c20:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	68fa      	ldr	r2, [r7, #12]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	68fa      	ldr	r2, [r7, #12]
 8003c4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c56:	d00e      	beq.n	8003c76 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a13      	ldr	r2, [pc, #76]	@ (8003cac <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d009      	beq.n	8003c76 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a12      	ldr	r2, [pc, #72]	@ (8003cb0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d004      	beq.n	8003c76 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a10      	ldr	r2, [pc, #64]	@ (8003cb4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d10c      	bne.n	8003c90 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	68ba      	ldr	r2, [r7, #8]
 8003c84:	4313      	orrs	r3, r2
 8003c86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	68ba      	ldr	r2, [r7, #8]
 8003c8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  __HAL_UNLOCK(htim);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3714      	adds	r7, #20
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bc80      	pop	{r7}
 8003caa:	4770      	bx	lr
 8003cac:	40000400 	.word	0x40000400
 8003cb0:	40000800 	.word	0x40000800
 8003cb4:	40010800 	.word	0x40010800

08003cb8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b082      	sub	sp, #8
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d101      	bne.n	8003cca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e042      	b.n	8003d50 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d106      	bne.n	8003ce4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f7fe f958 	bl	8001f94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2224      	movs	r2, #36	@ 0x24
 8003ce8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	68da      	ldr	r2, [r3, #12]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003cfa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f000 f971 	bl	8003fe4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	691a      	ldr	r2, [r3, #16]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	695a      	ldr	r2, [r3, #20]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68da      	ldr	r2, [r3, #12]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2220      	movs	r2, #32
 8003d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2220      	movs	r2, #32
 8003d44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d4e:	2300      	movs	r3, #0
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3708      	adds	r7, #8
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b08a      	sub	sp, #40	@ 0x28
 8003d5c:	af02      	add	r7, sp, #8
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	603b      	str	r3, [r7, #0]
 8003d64:	4613      	mov	r3, r2
 8003d66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	2b20      	cmp	r3, #32
 8003d76:	d175      	bne.n	8003e64 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d002      	beq.n	8003d84 <HAL_UART_Transmit+0x2c>
 8003d7e:	88fb      	ldrh	r3, [r7, #6]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d101      	bne.n	8003d88 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e06e      	b.n	8003e66 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2221      	movs	r2, #33	@ 0x21
 8003d92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d96:	f7fe fa33 	bl	8002200 <HAL_GetTick>
 8003d9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	88fa      	ldrh	r2, [r7, #6]
 8003da0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	88fa      	ldrh	r2, [r7, #6]
 8003da6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003db0:	d108      	bne.n	8003dc4 <HAL_UART_Transmit+0x6c>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	691b      	ldr	r3, [r3, #16]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d104      	bne.n	8003dc4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	61bb      	str	r3, [r7, #24]
 8003dc2:	e003      	b.n	8003dcc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003dcc:	e02e      	b.n	8003e2c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	9300      	str	r3, [sp, #0]
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	2180      	movs	r1, #128	@ 0x80
 8003dd8:	68f8      	ldr	r0, [r7, #12]
 8003dda:	f000 f848 	bl	8003e6e <UART_WaitOnFlagUntilTimeout>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d005      	beq.n	8003df0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2220      	movs	r2, #32
 8003de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	e03a      	b.n	8003e66 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10b      	bne.n	8003e0e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003df6:	69bb      	ldr	r3, [r7, #24]
 8003df8:	881b      	ldrh	r3, [r3, #0]
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e04:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	3302      	adds	r3, #2
 8003e0a:	61bb      	str	r3, [r7, #24]
 8003e0c:	e007      	b.n	8003e1e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	781a      	ldrb	r2, [r3, #0]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	3b01      	subs	r3, #1
 8003e26:	b29a      	uxth	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d1cb      	bne.n	8003dce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	9300      	str	r3, [sp, #0]
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	2140      	movs	r1, #64	@ 0x40
 8003e40:	68f8      	ldr	r0, [r7, #12]
 8003e42:	f000 f814 	bl	8003e6e <UART_WaitOnFlagUntilTimeout>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d005      	beq.n	8003e58 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2220      	movs	r2, #32
 8003e50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003e54:	2303      	movs	r3, #3
 8003e56:	e006      	b.n	8003e66 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2220      	movs	r2, #32
 8003e5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003e60:	2300      	movs	r3, #0
 8003e62:	e000      	b.n	8003e66 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003e64:	2302      	movs	r3, #2
  }
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3720      	adds	r7, #32
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}

08003e6e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003e6e:	b580      	push	{r7, lr}
 8003e70:	b086      	sub	sp, #24
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	60f8      	str	r0, [r7, #12]
 8003e76:	60b9      	str	r1, [r7, #8]
 8003e78:	603b      	str	r3, [r7, #0]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e7e:	e03b      	b.n	8003ef8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e80:	6a3b      	ldr	r3, [r7, #32]
 8003e82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e86:	d037      	beq.n	8003ef8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e88:	f7fe f9ba 	bl	8002200 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	6a3a      	ldr	r2, [r7, #32]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d302      	bcc.n	8003e9e <UART_WaitOnFlagUntilTimeout+0x30>
 8003e98:	6a3b      	ldr	r3, [r7, #32]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e03a      	b.n	8003f18 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	f003 0304 	and.w	r3, r3, #4
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d023      	beq.n	8003ef8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	2b80      	cmp	r3, #128	@ 0x80
 8003eb4:	d020      	beq.n	8003ef8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	2b40      	cmp	r3, #64	@ 0x40
 8003eba:	d01d      	beq.n	8003ef8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0308 	and.w	r3, r3, #8
 8003ec6:	2b08      	cmp	r3, #8
 8003ec8:	d116      	bne.n	8003ef8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003eca:	2300      	movs	r3, #0
 8003ecc:	617b      	str	r3, [r7, #20]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	617b      	str	r3, [r7, #20]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	617b      	str	r3, [r7, #20]
 8003ede:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ee0:	68f8      	ldr	r0, [r7, #12]
 8003ee2:	f000 f81d 	bl	8003f20 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2208      	movs	r2, #8
 8003eea:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e00f      	b.n	8003f18 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	4013      	ands	r3, r2
 8003f02:	68ba      	ldr	r2, [r7, #8]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	bf0c      	ite	eq
 8003f08:	2301      	moveq	r3, #1
 8003f0a:	2300      	movne	r3, #0
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	461a      	mov	r2, r3
 8003f10:	79fb      	ldrb	r3, [r7, #7]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d0b4      	beq.n	8003e80 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f16:	2300      	movs	r3, #0
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3718      	adds	r7, #24
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}

08003f20 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b095      	sub	sp, #84	@ 0x54
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	330c      	adds	r3, #12
 8003f2e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f32:	e853 3f00 	ldrex	r3, [r3]
 8003f36:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f3a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	330c      	adds	r3, #12
 8003f46:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f48:	643a      	str	r2, [r7, #64]	@ 0x40
 8003f4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f4c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f4e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f50:	e841 2300 	strex	r3, r2, [r1]
 8003f54:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d1e5      	bne.n	8003f28 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	3314      	adds	r3, #20
 8003f62:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f64:	6a3b      	ldr	r3, [r7, #32]
 8003f66:	e853 3f00 	ldrex	r3, [r3]
 8003f6a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	f023 0301 	bic.w	r3, r3, #1
 8003f72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	3314      	adds	r3, #20
 8003f7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f7c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f84:	e841 2300 	strex	r3, r2, [r1]
 8003f88:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d1e5      	bne.n	8003f5c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d119      	bne.n	8003fcc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	330c      	adds	r3, #12
 8003f9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	e853 3f00 	ldrex	r3, [r3]
 8003fa6:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	f023 0310 	bic.w	r3, r3, #16
 8003fae:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	330c      	adds	r3, #12
 8003fb6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003fb8:	61ba      	str	r2, [r7, #24]
 8003fba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fbc:	6979      	ldr	r1, [r7, #20]
 8003fbe:	69ba      	ldr	r2, [r7, #24]
 8003fc0:	e841 2300 	strex	r3, r2, [r1]
 8003fc4:	613b      	str	r3, [r7, #16]
   return(result);
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d1e5      	bne.n	8003f98 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2220      	movs	r2, #32
 8003fd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003fda:	bf00      	nop
 8003fdc:	3754      	adds	r7, #84	@ 0x54
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bc80      	pop	{r7}
 8003fe2:	4770      	bx	lr

08003fe4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b084      	sub	sp, #16
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	68da      	ldr	r2, [r3, #12]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	430a      	orrs	r2, r1
 8004000:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	689a      	ldr	r2, [r3, #8]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	691b      	ldr	r3, [r3, #16]
 800400a:	431a      	orrs	r2, r3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	695b      	ldr	r3, [r3, #20]
 8004010:	431a      	orrs	r2, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	69db      	ldr	r3, [r3, #28]
 8004016:	4313      	orrs	r3, r2
 8004018:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8004024:	f023 030c 	bic.w	r3, r3, #12
 8004028:	687a      	ldr	r2, [r7, #4]
 800402a:	6812      	ldr	r2, [r2, #0]
 800402c:	68b9      	ldr	r1, [r7, #8]
 800402e:	430b      	orrs	r3, r1
 8004030:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	695b      	ldr	r3, [r3, #20]
 8004038:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	699a      	ldr	r2, [r3, #24]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	430a      	orrs	r2, r1
 8004046:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a55      	ldr	r2, [pc, #340]	@ (80041a4 <UART_SetConfig+0x1c0>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d103      	bne.n	800405a <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004052:	f7ff fb5b 	bl	800370c <HAL_RCC_GetPCLK2Freq>
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	e002      	b.n	8004060 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800405a:	f7ff fb43 	bl	80036e4 <HAL_RCC_GetPCLK1Freq>
 800405e:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	69db      	ldr	r3, [r3, #28]
 8004064:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004068:	d14c      	bne.n	8004104 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800406a:	68fa      	ldr	r2, [r7, #12]
 800406c:	4613      	mov	r3, r2
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	4413      	add	r3, r2
 8004072:	009a      	lsls	r2, r3, #2
 8004074:	441a      	add	r2, r3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	005b      	lsls	r3, r3, #1
 800407c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004080:	4a49      	ldr	r2, [pc, #292]	@ (80041a8 <UART_SetConfig+0x1c4>)
 8004082:	fba2 2303 	umull	r2, r3, r2, r3
 8004086:	095b      	lsrs	r3, r3, #5
 8004088:	0119      	lsls	r1, r3, #4
 800408a:	68fa      	ldr	r2, [r7, #12]
 800408c:	4613      	mov	r3, r2
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	4413      	add	r3, r2
 8004092:	009a      	lsls	r2, r3, #2
 8004094:	441a      	add	r2, r3
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	005b      	lsls	r3, r3, #1
 800409c:	fbb2 f2f3 	udiv	r2, r2, r3
 80040a0:	4b41      	ldr	r3, [pc, #260]	@ (80041a8 <UART_SetConfig+0x1c4>)
 80040a2:	fba3 0302 	umull	r0, r3, r3, r2
 80040a6:	095b      	lsrs	r3, r3, #5
 80040a8:	2064      	movs	r0, #100	@ 0x64
 80040aa:	fb00 f303 	mul.w	r3, r0, r3
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	00db      	lsls	r3, r3, #3
 80040b2:	3332      	adds	r3, #50	@ 0x32
 80040b4:	4a3c      	ldr	r2, [pc, #240]	@ (80041a8 <UART_SetConfig+0x1c4>)
 80040b6:	fba2 2303 	umull	r2, r3, r2, r3
 80040ba:	095b      	lsrs	r3, r3, #5
 80040bc:	005b      	lsls	r3, r3, #1
 80040be:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80040c2:	4419      	add	r1, r3
 80040c4:	68fa      	ldr	r2, [r7, #12]
 80040c6:	4613      	mov	r3, r2
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	4413      	add	r3, r2
 80040cc:	009a      	lsls	r2, r3, #2
 80040ce:	441a      	add	r2, r3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	005b      	lsls	r3, r3, #1
 80040d6:	fbb2 f2f3 	udiv	r2, r2, r3
 80040da:	4b33      	ldr	r3, [pc, #204]	@ (80041a8 <UART_SetConfig+0x1c4>)
 80040dc:	fba3 0302 	umull	r0, r3, r3, r2
 80040e0:	095b      	lsrs	r3, r3, #5
 80040e2:	2064      	movs	r0, #100	@ 0x64
 80040e4:	fb00 f303 	mul.w	r3, r0, r3
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	00db      	lsls	r3, r3, #3
 80040ec:	3332      	adds	r3, #50	@ 0x32
 80040ee:	4a2e      	ldr	r2, [pc, #184]	@ (80041a8 <UART_SetConfig+0x1c4>)
 80040f0:	fba2 2303 	umull	r2, r3, r2, r3
 80040f4:	095b      	lsrs	r3, r3, #5
 80040f6:	f003 0207 	and.w	r2, r3, #7
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	440a      	add	r2, r1
 8004100:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004102:	e04a      	b.n	800419a <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004104:	68fa      	ldr	r2, [r7, #12]
 8004106:	4613      	mov	r3, r2
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	4413      	add	r3, r2
 800410c:	009a      	lsls	r2, r3, #2
 800410e:	441a      	add	r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	fbb2 f3f3 	udiv	r3, r2, r3
 800411a:	4a23      	ldr	r2, [pc, #140]	@ (80041a8 <UART_SetConfig+0x1c4>)
 800411c:	fba2 2303 	umull	r2, r3, r2, r3
 8004120:	095b      	lsrs	r3, r3, #5
 8004122:	0119      	lsls	r1, r3, #4
 8004124:	68fa      	ldr	r2, [r7, #12]
 8004126:	4613      	mov	r3, r2
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	4413      	add	r3, r2
 800412c:	009a      	lsls	r2, r3, #2
 800412e:	441a      	add	r2, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	fbb2 f2f3 	udiv	r2, r2, r3
 800413a:	4b1b      	ldr	r3, [pc, #108]	@ (80041a8 <UART_SetConfig+0x1c4>)
 800413c:	fba3 0302 	umull	r0, r3, r3, r2
 8004140:	095b      	lsrs	r3, r3, #5
 8004142:	2064      	movs	r0, #100	@ 0x64
 8004144:	fb00 f303 	mul.w	r3, r0, r3
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	011b      	lsls	r3, r3, #4
 800414c:	3332      	adds	r3, #50	@ 0x32
 800414e:	4a16      	ldr	r2, [pc, #88]	@ (80041a8 <UART_SetConfig+0x1c4>)
 8004150:	fba2 2303 	umull	r2, r3, r2, r3
 8004154:	095b      	lsrs	r3, r3, #5
 8004156:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800415a:	4419      	add	r1, r3
 800415c:	68fa      	ldr	r2, [r7, #12]
 800415e:	4613      	mov	r3, r2
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	4413      	add	r3, r2
 8004164:	009a      	lsls	r2, r3, #2
 8004166:	441a      	add	r2, r3
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004172:	4b0d      	ldr	r3, [pc, #52]	@ (80041a8 <UART_SetConfig+0x1c4>)
 8004174:	fba3 0302 	umull	r0, r3, r3, r2
 8004178:	095b      	lsrs	r3, r3, #5
 800417a:	2064      	movs	r0, #100	@ 0x64
 800417c:	fb00 f303 	mul.w	r3, r0, r3
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	011b      	lsls	r3, r3, #4
 8004184:	3332      	adds	r3, #50	@ 0x32
 8004186:	4a08      	ldr	r2, [pc, #32]	@ (80041a8 <UART_SetConfig+0x1c4>)
 8004188:	fba2 2303 	umull	r2, r3, r2, r3
 800418c:	095b      	lsrs	r3, r3, #5
 800418e:	f003 020f 	and.w	r2, r3, #15
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	440a      	add	r2, r1
 8004198:	609a      	str	r2, [r3, #8]
}
 800419a:	bf00      	nop
 800419c:	3710      	adds	r7, #16
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	40013800 	.word	0x40013800
 80041a8:	51eb851f 	.word	0x51eb851f

080041ac <siprintf>:
 80041ac:	b40e      	push	{r1, r2, r3}
 80041ae:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80041b2:	b500      	push	{lr}
 80041b4:	b09c      	sub	sp, #112	@ 0x70
 80041b6:	ab1d      	add	r3, sp, #116	@ 0x74
 80041b8:	9002      	str	r0, [sp, #8]
 80041ba:	9006      	str	r0, [sp, #24]
 80041bc:	9107      	str	r1, [sp, #28]
 80041be:	9104      	str	r1, [sp, #16]
 80041c0:	4808      	ldr	r0, [pc, #32]	@ (80041e4 <siprintf+0x38>)
 80041c2:	4909      	ldr	r1, [pc, #36]	@ (80041e8 <siprintf+0x3c>)
 80041c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80041c8:	9105      	str	r1, [sp, #20]
 80041ca:	6800      	ldr	r0, [r0, #0]
 80041cc:	a902      	add	r1, sp, #8
 80041ce:	9301      	str	r3, [sp, #4]
 80041d0:	f000 f992 	bl	80044f8 <_svfiprintf_r>
 80041d4:	2200      	movs	r2, #0
 80041d6:	9b02      	ldr	r3, [sp, #8]
 80041d8:	701a      	strb	r2, [r3, #0]
 80041da:	b01c      	add	sp, #112	@ 0x70
 80041dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80041e0:	b003      	add	sp, #12
 80041e2:	4770      	bx	lr
 80041e4:	20000010 	.word	0x20000010
 80041e8:	ffff0208 	.word	0xffff0208

080041ec <memset>:
 80041ec:	4603      	mov	r3, r0
 80041ee:	4402      	add	r2, r0
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d100      	bne.n	80041f6 <memset+0xa>
 80041f4:	4770      	bx	lr
 80041f6:	f803 1b01 	strb.w	r1, [r3], #1
 80041fa:	e7f9      	b.n	80041f0 <memset+0x4>

080041fc <__errno>:
 80041fc:	4b01      	ldr	r3, [pc, #4]	@ (8004204 <__errno+0x8>)
 80041fe:	6818      	ldr	r0, [r3, #0]
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop
 8004204:	20000010 	.word	0x20000010

08004208 <__libc_init_array>:
 8004208:	b570      	push	{r4, r5, r6, lr}
 800420a:	2600      	movs	r6, #0
 800420c:	4d0c      	ldr	r5, [pc, #48]	@ (8004240 <__libc_init_array+0x38>)
 800420e:	4c0d      	ldr	r4, [pc, #52]	@ (8004244 <__libc_init_array+0x3c>)
 8004210:	1b64      	subs	r4, r4, r5
 8004212:	10a4      	asrs	r4, r4, #2
 8004214:	42a6      	cmp	r6, r4
 8004216:	d109      	bne.n	800422c <__libc_init_array+0x24>
 8004218:	f000 fc78 	bl	8004b0c <_init>
 800421c:	2600      	movs	r6, #0
 800421e:	4d0a      	ldr	r5, [pc, #40]	@ (8004248 <__libc_init_array+0x40>)
 8004220:	4c0a      	ldr	r4, [pc, #40]	@ (800424c <__libc_init_array+0x44>)
 8004222:	1b64      	subs	r4, r4, r5
 8004224:	10a4      	asrs	r4, r4, #2
 8004226:	42a6      	cmp	r6, r4
 8004228:	d105      	bne.n	8004236 <__libc_init_array+0x2e>
 800422a:	bd70      	pop	{r4, r5, r6, pc}
 800422c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004230:	4798      	blx	r3
 8004232:	3601      	adds	r6, #1
 8004234:	e7ee      	b.n	8004214 <__libc_init_array+0xc>
 8004236:	f855 3b04 	ldr.w	r3, [r5], #4
 800423a:	4798      	blx	r3
 800423c:	3601      	adds	r6, #1
 800423e:	e7f2      	b.n	8004226 <__libc_init_array+0x1e>
 8004240:	08004d1c 	.word	0x08004d1c
 8004244:	08004d1c 	.word	0x08004d1c
 8004248:	08004d1c 	.word	0x08004d1c
 800424c:	08004d20 	.word	0x08004d20

08004250 <__retarget_lock_acquire_recursive>:
 8004250:	4770      	bx	lr

08004252 <__retarget_lock_release_recursive>:
 8004252:	4770      	bx	lr

08004254 <_free_r>:
 8004254:	b538      	push	{r3, r4, r5, lr}
 8004256:	4605      	mov	r5, r0
 8004258:	2900      	cmp	r1, #0
 800425a:	d040      	beq.n	80042de <_free_r+0x8a>
 800425c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004260:	1f0c      	subs	r4, r1, #4
 8004262:	2b00      	cmp	r3, #0
 8004264:	bfb8      	it	lt
 8004266:	18e4      	addlt	r4, r4, r3
 8004268:	f000 f8de 	bl	8004428 <__malloc_lock>
 800426c:	4a1c      	ldr	r2, [pc, #112]	@ (80042e0 <_free_r+0x8c>)
 800426e:	6813      	ldr	r3, [r2, #0]
 8004270:	b933      	cbnz	r3, 8004280 <_free_r+0x2c>
 8004272:	6063      	str	r3, [r4, #4]
 8004274:	6014      	str	r4, [r2, #0]
 8004276:	4628      	mov	r0, r5
 8004278:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800427c:	f000 b8da 	b.w	8004434 <__malloc_unlock>
 8004280:	42a3      	cmp	r3, r4
 8004282:	d908      	bls.n	8004296 <_free_r+0x42>
 8004284:	6820      	ldr	r0, [r4, #0]
 8004286:	1821      	adds	r1, r4, r0
 8004288:	428b      	cmp	r3, r1
 800428a:	bf01      	itttt	eq
 800428c:	6819      	ldreq	r1, [r3, #0]
 800428e:	685b      	ldreq	r3, [r3, #4]
 8004290:	1809      	addeq	r1, r1, r0
 8004292:	6021      	streq	r1, [r4, #0]
 8004294:	e7ed      	b.n	8004272 <_free_r+0x1e>
 8004296:	461a      	mov	r2, r3
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	b10b      	cbz	r3, 80042a0 <_free_r+0x4c>
 800429c:	42a3      	cmp	r3, r4
 800429e:	d9fa      	bls.n	8004296 <_free_r+0x42>
 80042a0:	6811      	ldr	r1, [r2, #0]
 80042a2:	1850      	adds	r0, r2, r1
 80042a4:	42a0      	cmp	r0, r4
 80042a6:	d10b      	bne.n	80042c0 <_free_r+0x6c>
 80042a8:	6820      	ldr	r0, [r4, #0]
 80042aa:	4401      	add	r1, r0
 80042ac:	1850      	adds	r0, r2, r1
 80042ae:	4283      	cmp	r3, r0
 80042b0:	6011      	str	r1, [r2, #0]
 80042b2:	d1e0      	bne.n	8004276 <_free_r+0x22>
 80042b4:	6818      	ldr	r0, [r3, #0]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	4408      	add	r0, r1
 80042ba:	6010      	str	r0, [r2, #0]
 80042bc:	6053      	str	r3, [r2, #4]
 80042be:	e7da      	b.n	8004276 <_free_r+0x22>
 80042c0:	d902      	bls.n	80042c8 <_free_r+0x74>
 80042c2:	230c      	movs	r3, #12
 80042c4:	602b      	str	r3, [r5, #0]
 80042c6:	e7d6      	b.n	8004276 <_free_r+0x22>
 80042c8:	6820      	ldr	r0, [r4, #0]
 80042ca:	1821      	adds	r1, r4, r0
 80042cc:	428b      	cmp	r3, r1
 80042ce:	bf01      	itttt	eq
 80042d0:	6819      	ldreq	r1, [r3, #0]
 80042d2:	685b      	ldreq	r3, [r3, #4]
 80042d4:	1809      	addeq	r1, r1, r0
 80042d6:	6021      	streq	r1, [r4, #0]
 80042d8:	6063      	str	r3, [r4, #4]
 80042da:	6054      	str	r4, [r2, #4]
 80042dc:	e7cb      	b.n	8004276 <_free_r+0x22>
 80042de:	bd38      	pop	{r3, r4, r5, pc}
 80042e0:	20000348 	.word	0x20000348

080042e4 <sbrk_aligned>:
 80042e4:	b570      	push	{r4, r5, r6, lr}
 80042e6:	4e0f      	ldr	r6, [pc, #60]	@ (8004324 <sbrk_aligned+0x40>)
 80042e8:	460c      	mov	r4, r1
 80042ea:	6831      	ldr	r1, [r6, #0]
 80042ec:	4605      	mov	r5, r0
 80042ee:	b911      	cbnz	r1, 80042f6 <sbrk_aligned+0x12>
 80042f0:	f000 fbaa 	bl	8004a48 <_sbrk_r>
 80042f4:	6030      	str	r0, [r6, #0]
 80042f6:	4621      	mov	r1, r4
 80042f8:	4628      	mov	r0, r5
 80042fa:	f000 fba5 	bl	8004a48 <_sbrk_r>
 80042fe:	1c43      	adds	r3, r0, #1
 8004300:	d103      	bne.n	800430a <sbrk_aligned+0x26>
 8004302:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004306:	4620      	mov	r0, r4
 8004308:	bd70      	pop	{r4, r5, r6, pc}
 800430a:	1cc4      	adds	r4, r0, #3
 800430c:	f024 0403 	bic.w	r4, r4, #3
 8004310:	42a0      	cmp	r0, r4
 8004312:	d0f8      	beq.n	8004306 <sbrk_aligned+0x22>
 8004314:	1a21      	subs	r1, r4, r0
 8004316:	4628      	mov	r0, r5
 8004318:	f000 fb96 	bl	8004a48 <_sbrk_r>
 800431c:	3001      	adds	r0, #1
 800431e:	d1f2      	bne.n	8004306 <sbrk_aligned+0x22>
 8004320:	e7ef      	b.n	8004302 <sbrk_aligned+0x1e>
 8004322:	bf00      	nop
 8004324:	20000344 	.word	0x20000344

08004328 <_malloc_r>:
 8004328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800432c:	1ccd      	adds	r5, r1, #3
 800432e:	f025 0503 	bic.w	r5, r5, #3
 8004332:	3508      	adds	r5, #8
 8004334:	2d0c      	cmp	r5, #12
 8004336:	bf38      	it	cc
 8004338:	250c      	movcc	r5, #12
 800433a:	2d00      	cmp	r5, #0
 800433c:	4606      	mov	r6, r0
 800433e:	db01      	blt.n	8004344 <_malloc_r+0x1c>
 8004340:	42a9      	cmp	r1, r5
 8004342:	d904      	bls.n	800434e <_malloc_r+0x26>
 8004344:	230c      	movs	r3, #12
 8004346:	6033      	str	r3, [r6, #0]
 8004348:	2000      	movs	r0, #0
 800434a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800434e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004424 <_malloc_r+0xfc>
 8004352:	f000 f869 	bl	8004428 <__malloc_lock>
 8004356:	f8d8 3000 	ldr.w	r3, [r8]
 800435a:	461c      	mov	r4, r3
 800435c:	bb44      	cbnz	r4, 80043b0 <_malloc_r+0x88>
 800435e:	4629      	mov	r1, r5
 8004360:	4630      	mov	r0, r6
 8004362:	f7ff ffbf 	bl	80042e4 <sbrk_aligned>
 8004366:	1c43      	adds	r3, r0, #1
 8004368:	4604      	mov	r4, r0
 800436a:	d158      	bne.n	800441e <_malloc_r+0xf6>
 800436c:	f8d8 4000 	ldr.w	r4, [r8]
 8004370:	4627      	mov	r7, r4
 8004372:	2f00      	cmp	r7, #0
 8004374:	d143      	bne.n	80043fe <_malloc_r+0xd6>
 8004376:	2c00      	cmp	r4, #0
 8004378:	d04b      	beq.n	8004412 <_malloc_r+0xea>
 800437a:	6823      	ldr	r3, [r4, #0]
 800437c:	4639      	mov	r1, r7
 800437e:	4630      	mov	r0, r6
 8004380:	eb04 0903 	add.w	r9, r4, r3
 8004384:	f000 fb60 	bl	8004a48 <_sbrk_r>
 8004388:	4581      	cmp	r9, r0
 800438a:	d142      	bne.n	8004412 <_malloc_r+0xea>
 800438c:	6821      	ldr	r1, [r4, #0]
 800438e:	4630      	mov	r0, r6
 8004390:	1a6d      	subs	r5, r5, r1
 8004392:	4629      	mov	r1, r5
 8004394:	f7ff ffa6 	bl	80042e4 <sbrk_aligned>
 8004398:	3001      	adds	r0, #1
 800439a:	d03a      	beq.n	8004412 <_malloc_r+0xea>
 800439c:	6823      	ldr	r3, [r4, #0]
 800439e:	442b      	add	r3, r5
 80043a0:	6023      	str	r3, [r4, #0]
 80043a2:	f8d8 3000 	ldr.w	r3, [r8]
 80043a6:	685a      	ldr	r2, [r3, #4]
 80043a8:	bb62      	cbnz	r2, 8004404 <_malloc_r+0xdc>
 80043aa:	f8c8 7000 	str.w	r7, [r8]
 80043ae:	e00f      	b.n	80043d0 <_malloc_r+0xa8>
 80043b0:	6822      	ldr	r2, [r4, #0]
 80043b2:	1b52      	subs	r2, r2, r5
 80043b4:	d420      	bmi.n	80043f8 <_malloc_r+0xd0>
 80043b6:	2a0b      	cmp	r2, #11
 80043b8:	d917      	bls.n	80043ea <_malloc_r+0xc2>
 80043ba:	1961      	adds	r1, r4, r5
 80043bc:	42a3      	cmp	r3, r4
 80043be:	6025      	str	r5, [r4, #0]
 80043c0:	bf18      	it	ne
 80043c2:	6059      	strne	r1, [r3, #4]
 80043c4:	6863      	ldr	r3, [r4, #4]
 80043c6:	bf08      	it	eq
 80043c8:	f8c8 1000 	streq.w	r1, [r8]
 80043cc:	5162      	str	r2, [r4, r5]
 80043ce:	604b      	str	r3, [r1, #4]
 80043d0:	4630      	mov	r0, r6
 80043d2:	f000 f82f 	bl	8004434 <__malloc_unlock>
 80043d6:	f104 000b 	add.w	r0, r4, #11
 80043da:	1d23      	adds	r3, r4, #4
 80043dc:	f020 0007 	bic.w	r0, r0, #7
 80043e0:	1ac2      	subs	r2, r0, r3
 80043e2:	bf1c      	itt	ne
 80043e4:	1a1b      	subne	r3, r3, r0
 80043e6:	50a3      	strne	r3, [r4, r2]
 80043e8:	e7af      	b.n	800434a <_malloc_r+0x22>
 80043ea:	6862      	ldr	r2, [r4, #4]
 80043ec:	42a3      	cmp	r3, r4
 80043ee:	bf0c      	ite	eq
 80043f0:	f8c8 2000 	streq.w	r2, [r8]
 80043f4:	605a      	strne	r2, [r3, #4]
 80043f6:	e7eb      	b.n	80043d0 <_malloc_r+0xa8>
 80043f8:	4623      	mov	r3, r4
 80043fa:	6864      	ldr	r4, [r4, #4]
 80043fc:	e7ae      	b.n	800435c <_malloc_r+0x34>
 80043fe:	463c      	mov	r4, r7
 8004400:	687f      	ldr	r7, [r7, #4]
 8004402:	e7b6      	b.n	8004372 <_malloc_r+0x4a>
 8004404:	461a      	mov	r2, r3
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	42a3      	cmp	r3, r4
 800440a:	d1fb      	bne.n	8004404 <_malloc_r+0xdc>
 800440c:	2300      	movs	r3, #0
 800440e:	6053      	str	r3, [r2, #4]
 8004410:	e7de      	b.n	80043d0 <_malloc_r+0xa8>
 8004412:	230c      	movs	r3, #12
 8004414:	4630      	mov	r0, r6
 8004416:	6033      	str	r3, [r6, #0]
 8004418:	f000 f80c 	bl	8004434 <__malloc_unlock>
 800441c:	e794      	b.n	8004348 <_malloc_r+0x20>
 800441e:	6005      	str	r5, [r0, #0]
 8004420:	e7d6      	b.n	80043d0 <_malloc_r+0xa8>
 8004422:	bf00      	nop
 8004424:	20000348 	.word	0x20000348

08004428 <__malloc_lock>:
 8004428:	4801      	ldr	r0, [pc, #4]	@ (8004430 <__malloc_lock+0x8>)
 800442a:	f7ff bf11 	b.w	8004250 <__retarget_lock_acquire_recursive>
 800442e:	bf00      	nop
 8004430:	20000340 	.word	0x20000340

08004434 <__malloc_unlock>:
 8004434:	4801      	ldr	r0, [pc, #4]	@ (800443c <__malloc_unlock+0x8>)
 8004436:	f7ff bf0c 	b.w	8004252 <__retarget_lock_release_recursive>
 800443a:	bf00      	nop
 800443c:	20000340 	.word	0x20000340

08004440 <__ssputs_r>:
 8004440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004444:	461f      	mov	r7, r3
 8004446:	688e      	ldr	r6, [r1, #8]
 8004448:	4682      	mov	sl, r0
 800444a:	42be      	cmp	r6, r7
 800444c:	460c      	mov	r4, r1
 800444e:	4690      	mov	r8, r2
 8004450:	680b      	ldr	r3, [r1, #0]
 8004452:	d82d      	bhi.n	80044b0 <__ssputs_r+0x70>
 8004454:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004458:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800445c:	d026      	beq.n	80044ac <__ssputs_r+0x6c>
 800445e:	6965      	ldr	r5, [r4, #20]
 8004460:	6909      	ldr	r1, [r1, #16]
 8004462:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004466:	eba3 0901 	sub.w	r9, r3, r1
 800446a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800446e:	1c7b      	adds	r3, r7, #1
 8004470:	444b      	add	r3, r9
 8004472:	106d      	asrs	r5, r5, #1
 8004474:	429d      	cmp	r5, r3
 8004476:	bf38      	it	cc
 8004478:	461d      	movcc	r5, r3
 800447a:	0553      	lsls	r3, r2, #21
 800447c:	d527      	bpl.n	80044ce <__ssputs_r+0x8e>
 800447e:	4629      	mov	r1, r5
 8004480:	f7ff ff52 	bl	8004328 <_malloc_r>
 8004484:	4606      	mov	r6, r0
 8004486:	b360      	cbz	r0, 80044e2 <__ssputs_r+0xa2>
 8004488:	464a      	mov	r2, r9
 800448a:	6921      	ldr	r1, [r4, #16]
 800448c:	f000 fafa 	bl	8004a84 <memcpy>
 8004490:	89a3      	ldrh	r3, [r4, #12]
 8004492:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004496:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800449a:	81a3      	strh	r3, [r4, #12]
 800449c:	6126      	str	r6, [r4, #16]
 800449e:	444e      	add	r6, r9
 80044a0:	6026      	str	r6, [r4, #0]
 80044a2:	463e      	mov	r6, r7
 80044a4:	6165      	str	r5, [r4, #20]
 80044a6:	eba5 0509 	sub.w	r5, r5, r9
 80044aa:	60a5      	str	r5, [r4, #8]
 80044ac:	42be      	cmp	r6, r7
 80044ae:	d900      	bls.n	80044b2 <__ssputs_r+0x72>
 80044b0:	463e      	mov	r6, r7
 80044b2:	4632      	mov	r2, r6
 80044b4:	4641      	mov	r1, r8
 80044b6:	6820      	ldr	r0, [r4, #0]
 80044b8:	f000 faac 	bl	8004a14 <memmove>
 80044bc:	2000      	movs	r0, #0
 80044be:	68a3      	ldr	r3, [r4, #8]
 80044c0:	1b9b      	subs	r3, r3, r6
 80044c2:	60a3      	str	r3, [r4, #8]
 80044c4:	6823      	ldr	r3, [r4, #0]
 80044c6:	4433      	add	r3, r6
 80044c8:	6023      	str	r3, [r4, #0]
 80044ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044ce:	462a      	mov	r2, r5
 80044d0:	f000 fae6 	bl	8004aa0 <_realloc_r>
 80044d4:	4606      	mov	r6, r0
 80044d6:	2800      	cmp	r0, #0
 80044d8:	d1e0      	bne.n	800449c <__ssputs_r+0x5c>
 80044da:	4650      	mov	r0, sl
 80044dc:	6921      	ldr	r1, [r4, #16]
 80044de:	f7ff feb9 	bl	8004254 <_free_r>
 80044e2:	230c      	movs	r3, #12
 80044e4:	f8ca 3000 	str.w	r3, [sl]
 80044e8:	89a3      	ldrh	r3, [r4, #12]
 80044ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80044ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80044f2:	81a3      	strh	r3, [r4, #12]
 80044f4:	e7e9      	b.n	80044ca <__ssputs_r+0x8a>
	...

080044f8 <_svfiprintf_r>:
 80044f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044fc:	4698      	mov	r8, r3
 80044fe:	898b      	ldrh	r3, [r1, #12]
 8004500:	4607      	mov	r7, r0
 8004502:	061b      	lsls	r3, r3, #24
 8004504:	460d      	mov	r5, r1
 8004506:	4614      	mov	r4, r2
 8004508:	b09d      	sub	sp, #116	@ 0x74
 800450a:	d510      	bpl.n	800452e <_svfiprintf_r+0x36>
 800450c:	690b      	ldr	r3, [r1, #16]
 800450e:	b973      	cbnz	r3, 800452e <_svfiprintf_r+0x36>
 8004510:	2140      	movs	r1, #64	@ 0x40
 8004512:	f7ff ff09 	bl	8004328 <_malloc_r>
 8004516:	6028      	str	r0, [r5, #0]
 8004518:	6128      	str	r0, [r5, #16]
 800451a:	b930      	cbnz	r0, 800452a <_svfiprintf_r+0x32>
 800451c:	230c      	movs	r3, #12
 800451e:	603b      	str	r3, [r7, #0]
 8004520:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004524:	b01d      	add	sp, #116	@ 0x74
 8004526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800452a:	2340      	movs	r3, #64	@ 0x40
 800452c:	616b      	str	r3, [r5, #20]
 800452e:	2300      	movs	r3, #0
 8004530:	9309      	str	r3, [sp, #36]	@ 0x24
 8004532:	2320      	movs	r3, #32
 8004534:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004538:	2330      	movs	r3, #48	@ 0x30
 800453a:	f04f 0901 	mov.w	r9, #1
 800453e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004542:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80046dc <_svfiprintf_r+0x1e4>
 8004546:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800454a:	4623      	mov	r3, r4
 800454c:	469a      	mov	sl, r3
 800454e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004552:	b10a      	cbz	r2, 8004558 <_svfiprintf_r+0x60>
 8004554:	2a25      	cmp	r2, #37	@ 0x25
 8004556:	d1f9      	bne.n	800454c <_svfiprintf_r+0x54>
 8004558:	ebba 0b04 	subs.w	fp, sl, r4
 800455c:	d00b      	beq.n	8004576 <_svfiprintf_r+0x7e>
 800455e:	465b      	mov	r3, fp
 8004560:	4622      	mov	r2, r4
 8004562:	4629      	mov	r1, r5
 8004564:	4638      	mov	r0, r7
 8004566:	f7ff ff6b 	bl	8004440 <__ssputs_r>
 800456a:	3001      	adds	r0, #1
 800456c:	f000 80a7 	beq.w	80046be <_svfiprintf_r+0x1c6>
 8004570:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004572:	445a      	add	r2, fp
 8004574:	9209      	str	r2, [sp, #36]	@ 0x24
 8004576:	f89a 3000 	ldrb.w	r3, [sl]
 800457a:	2b00      	cmp	r3, #0
 800457c:	f000 809f 	beq.w	80046be <_svfiprintf_r+0x1c6>
 8004580:	2300      	movs	r3, #0
 8004582:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004586:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800458a:	f10a 0a01 	add.w	sl, sl, #1
 800458e:	9304      	str	r3, [sp, #16]
 8004590:	9307      	str	r3, [sp, #28]
 8004592:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004596:	931a      	str	r3, [sp, #104]	@ 0x68
 8004598:	4654      	mov	r4, sl
 800459a:	2205      	movs	r2, #5
 800459c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045a0:	484e      	ldr	r0, [pc, #312]	@ (80046dc <_svfiprintf_r+0x1e4>)
 80045a2:	f000 fa61 	bl	8004a68 <memchr>
 80045a6:	9a04      	ldr	r2, [sp, #16]
 80045a8:	b9d8      	cbnz	r0, 80045e2 <_svfiprintf_r+0xea>
 80045aa:	06d0      	lsls	r0, r2, #27
 80045ac:	bf44      	itt	mi
 80045ae:	2320      	movmi	r3, #32
 80045b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80045b4:	0711      	lsls	r1, r2, #28
 80045b6:	bf44      	itt	mi
 80045b8:	232b      	movmi	r3, #43	@ 0x2b
 80045ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80045be:	f89a 3000 	ldrb.w	r3, [sl]
 80045c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80045c4:	d015      	beq.n	80045f2 <_svfiprintf_r+0xfa>
 80045c6:	4654      	mov	r4, sl
 80045c8:	2000      	movs	r0, #0
 80045ca:	f04f 0c0a 	mov.w	ip, #10
 80045ce:	9a07      	ldr	r2, [sp, #28]
 80045d0:	4621      	mov	r1, r4
 80045d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80045d6:	3b30      	subs	r3, #48	@ 0x30
 80045d8:	2b09      	cmp	r3, #9
 80045da:	d94b      	bls.n	8004674 <_svfiprintf_r+0x17c>
 80045dc:	b1b0      	cbz	r0, 800460c <_svfiprintf_r+0x114>
 80045de:	9207      	str	r2, [sp, #28]
 80045e0:	e014      	b.n	800460c <_svfiprintf_r+0x114>
 80045e2:	eba0 0308 	sub.w	r3, r0, r8
 80045e6:	fa09 f303 	lsl.w	r3, r9, r3
 80045ea:	4313      	orrs	r3, r2
 80045ec:	46a2      	mov	sl, r4
 80045ee:	9304      	str	r3, [sp, #16]
 80045f0:	e7d2      	b.n	8004598 <_svfiprintf_r+0xa0>
 80045f2:	9b03      	ldr	r3, [sp, #12]
 80045f4:	1d19      	adds	r1, r3, #4
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	9103      	str	r1, [sp, #12]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	bfbb      	ittet	lt
 80045fe:	425b      	neglt	r3, r3
 8004600:	f042 0202 	orrlt.w	r2, r2, #2
 8004604:	9307      	strge	r3, [sp, #28]
 8004606:	9307      	strlt	r3, [sp, #28]
 8004608:	bfb8      	it	lt
 800460a:	9204      	strlt	r2, [sp, #16]
 800460c:	7823      	ldrb	r3, [r4, #0]
 800460e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004610:	d10a      	bne.n	8004628 <_svfiprintf_r+0x130>
 8004612:	7863      	ldrb	r3, [r4, #1]
 8004614:	2b2a      	cmp	r3, #42	@ 0x2a
 8004616:	d132      	bne.n	800467e <_svfiprintf_r+0x186>
 8004618:	9b03      	ldr	r3, [sp, #12]
 800461a:	3402      	adds	r4, #2
 800461c:	1d1a      	adds	r2, r3, #4
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	9203      	str	r2, [sp, #12]
 8004622:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004626:	9305      	str	r3, [sp, #20]
 8004628:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80046e0 <_svfiprintf_r+0x1e8>
 800462c:	2203      	movs	r2, #3
 800462e:	4650      	mov	r0, sl
 8004630:	7821      	ldrb	r1, [r4, #0]
 8004632:	f000 fa19 	bl	8004a68 <memchr>
 8004636:	b138      	cbz	r0, 8004648 <_svfiprintf_r+0x150>
 8004638:	2240      	movs	r2, #64	@ 0x40
 800463a:	9b04      	ldr	r3, [sp, #16]
 800463c:	eba0 000a 	sub.w	r0, r0, sl
 8004640:	4082      	lsls	r2, r0
 8004642:	4313      	orrs	r3, r2
 8004644:	3401      	adds	r4, #1
 8004646:	9304      	str	r3, [sp, #16]
 8004648:	f814 1b01 	ldrb.w	r1, [r4], #1
 800464c:	2206      	movs	r2, #6
 800464e:	4825      	ldr	r0, [pc, #148]	@ (80046e4 <_svfiprintf_r+0x1ec>)
 8004650:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004654:	f000 fa08 	bl	8004a68 <memchr>
 8004658:	2800      	cmp	r0, #0
 800465a:	d036      	beq.n	80046ca <_svfiprintf_r+0x1d2>
 800465c:	4b22      	ldr	r3, [pc, #136]	@ (80046e8 <_svfiprintf_r+0x1f0>)
 800465e:	bb1b      	cbnz	r3, 80046a8 <_svfiprintf_r+0x1b0>
 8004660:	9b03      	ldr	r3, [sp, #12]
 8004662:	3307      	adds	r3, #7
 8004664:	f023 0307 	bic.w	r3, r3, #7
 8004668:	3308      	adds	r3, #8
 800466a:	9303      	str	r3, [sp, #12]
 800466c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800466e:	4433      	add	r3, r6
 8004670:	9309      	str	r3, [sp, #36]	@ 0x24
 8004672:	e76a      	b.n	800454a <_svfiprintf_r+0x52>
 8004674:	460c      	mov	r4, r1
 8004676:	2001      	movs	r0, #1
 8004678:	fb0c 3202 	mla	r2, ip, r2, r3
 800467c:	e7a8      	b.n	80045d0 <_svfiprintf_r+0xd8>
 800467e:	2300      	movs	r3, #0
 8004680:	f04f 0c0a 	mov.w	ip, #10
 8004684:	4619      	mov	r1, r3
 8004686:	3401      	adds	r4, #1
 8004688:	9305      	str	r3, [sp, #20]
 800468a:	4620      	mov	r0, r4
 800468c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004690:	3a30      	subs	r2, #48	@ 0x30
 8004692:	2a09      	cmp	r2, #9
 8004694:	d903      	bls.n	800469e <_svfiprintf_r+0x1a6>
 8004696:	2b00      	cmp	r3, #0
 8004698:	d0c6      	beq.n	8004628 <_svfiprintf_r+0x130>
 800469a:	9105      	str	r1, [sp, #20]
 800469c:	e7c4      	b.n	8004628 <_svfiprintf_r+0x130>
 800469e:	4604      	mov	r4, r0
 80046a0:	2301      	movs	r3, #1
 80046a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80046a6:	e7f0      	b.n	800468a <_svfiprintf_r+0x192>
 80046a8:	ab03      	add	r3, sp, #12
 80046aa:	9300      	str	r3, [sp, #0]
 80046ac:	462a      	mov	r2, r5
 80046ae:	4638      	mov	r0, r7
 80046b0:	4b0e      	ldr	r3, [pc, #56]	@ (80046ec <_svfiprintf_r+0x1f4>)
 80046b2:	a904      	add	r1, sp, #16
 80046b4:	f3af 8000 	nop.w
 80046b8:	1c42      	adds	r2, r0, #1
 80046ba:	4606      	mov	r6, r0
 80046bc:	d1d6      	bne.n	800466c <_svfiprintf_r+0x174>
 80046be:	89ab      	ldrh	r3, [r5, #12]
 80046c0:	065b      	lsls	r3, r3, #25
 80046c2:	f53f af2d 	bmi.w	8004520 <_svfiprintf_r+0x28>
 80046c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80046c8:	e72c      	b.n	8004524 <_svfiprintf_r+0x2c>
 80046ca:	ab03      	add	r3, sp, #12
 80046cc:	9300      	str	r3, [sp, #0]
 80046ce:	462a      	mov	r2, r5
 80046d0:	4638      	mov	r0, r7
 80046d2:	4b06      	ldr	r3, [pc, #24]	@ (80046ec <_svfiprintf_r+0x1f4>)
 80046d4:	a904      	add	r1, sp, #16
 80046d6:	f000 f87d 	bl	80047d4 <_printf_i>
 80046da:	e7ed      	b.n	80046b8 <_svfiprintf_r+0x1c0>
 80046dc:	08004ce0 	.word	0x08004ce0
 80046e0:	08004ce6 	.word	0x08004ce6
 80046e4:	08004cea 	.word	0x08004cea
 80046e8:	00000000 	.word	0x00000000
 80046ec:	08004441 	.word	0x08004441

080046f0 <_printf_common>:
 80046f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046f4:	4616      	mov	r6, r2
 80046f6:	4698      	mov	r8, r3
 80046f8:	688a      	ldr	r2, [r1, #8]
 80046fa:	690b      	ldr	r3, [r1, #16]
 80046fc:	4607      	mov	r7, r0
 80046fe:	4293      	cmp	r3, r2
 8004700:	bfb8      	it	lt
 8004702:	4613      	movlt	r3, r2
 8004704:	6033      	str	r3, [r6, #0]
 8004706:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800470a:	460c      	mov	r4, r1
 800470c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004710:	b10a      	cbz	r2, 8004716 <_printf_common+0x26>
 8004712:	3301      	adds	r3, #1
 8004714:	6033      	str	r3, [r6, #0]
 8004716:	6823      	ldr	r3, [r4, #0]
 8004718:	0699      	lsls	r1, r3, #26
 800471a:	bf42      	ittt	mi
 800471c:	6833      	ldrmi	r3, [r6, #0]
 800471e:	3302      	addmi	r3, #2
 8004720:	6033      	strmi	r3, [r6, #0]
 8004722:	6825      	ldr	r5, [r4, #0]
 8004724:	f015 0506 	ands.w	r5, r5, #6
 8004728:	d106      	bne.n	8004738 <_printf_common+0x48>
 800472a:	f104 0a19 	add.w	sl, r4, #25
 800472e:	68e3      	ldr	r3, [r4, #12]
 8004730:	6832      	ldr	r2, [r6, #0]
 8004732:	1a9b      	subs	r3, r3, r2
 8004734:	42ab      	cmp	r3, r5
 8004736:	dc2b      	bgt.n	8004790 <_printf_common+0xa0>
 8004738:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800473c:	6822      	ldr	r2, [r4, #0]
 800473e:	3b00      	subs	r3, #0
 8004740:	bf18      	it	ne
 8004742:	2301      	movne	r3, #1
 8004744:	0692      	lsls	r2, r2, #26
 8004746:	d430      	bmi.n	80047aa <_printf_common+0xba>
 8004748:	4641      	mov	r1, r8
 800474a:	4638      	mov	r0, r7
 800474c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004750:	47c8      	blx	r9
 8004752:	3001      	adds	r0, #1
 8004754:	d023      	beq.n	800479e <_printf_common+0xae>
 8004756:	6823      	ldr	r3, [r4, #0]
 8004758:	6922      	ldr	r2, [r4, #16]
 800475a:	f003 0306 	and.w	r3, r3, #6
 800475e:	2b04      	cmp	r3, #4
 8004760:	bf14      	ite	ne
 8004762:	2500      	movne	r5, #0
 8004764:	6833      	ldreq	r3, [r6, #0]
 8004766:	f04f 0600 	mov.w	r6, #0
 800476a:	bf08      	it	eq
 800476c:	68e5      	ldreq	r5, [r4, #12]
 800476e:	f104 041a 	add.w	r4, r4, #26
 8004772:	bf08      	it	eq
 8004774:	1aed      	subeq	r5, r5, r3
 8004776:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800477a:	bf08      	it	eq
 800477c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004780:	4293      	cmp	r3, r2
 8004782:	bfc4      	itt	gt
 8004784:	1a9b      	subgt	r3, r3, r2
 8004786:	18ed      	addgt	r5, r5, r3
 8004788:	42b5      	cmp	r5, r6
 800478a:	d11a      	bne.n	80047c2 <_printf_common+0xd2>
 800478c:	2000      	movs	r0, #0
 800478e:	e008      	b.n	80047a2 <_printf_common+0xb2>
 8004790:	2301      	movs	r3, #1
 8004792:	4652      	mov	r2, sl
 8004794:	4641      	mov	r1, r8
 8004796:	4638      	mov	r0, r7
 8004798:	47c8      	blx	r9
 800479a:	3001      	adds	r0, #1
 800479c:	d103      	bne.n	80047a6 <_printf_common+0xb6>
 800479e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80047a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047a6:	3501      	adds	r5, #1
 80047a8:	e7c1      	b.n	800472e <_printf_common+0x3e>
 80047aa:	2030      	movs	r0, #48	@ 0x30
 80047ac:	18e1      	adds	r1, r4, r3
 80047ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80047b2:	1c5a      	adds	r2, r3, #1
 80047b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80047b8:	4422      	add	r2, r4
 80047ba:	3302      	adds	r3, #2
 80047bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80047c0:	e7c2      	b.n	8004748 <_printf_common+0x58>
 80047c2:	2301      	movs	r3, #1
 80047c4:	4622      	mov	r2, r4
 80047c6:	4641      	mov	r1, r8
 80047c8:	4638      	mov	r0, r7
 80047ca:	47c8      	blx	r9
 80047cc:	3001      	adds	r0, #1
 80047ce:	d0e6      	beq.n	800479e <_printf_common+0xae>
 80047d0:	3601      	adds	r6, #1
 80047d2:	e7d9      	b.n	8004788 <_printf_common+0x98>

080047d4 <_printf_i>:
 80047d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047d8:	7e0f      	ldrb	r7, [r1, #24]
 80047da:	4691      	mov	r9, r2
 80047dc:	2f78      	cmp	r7, #120	@ 0x78
 80047de:	4680      	mov	r8, r0
 80047e0:	460c      	mov	r4, r1
 80047e2:	469a      	mov	sl, r3
 80047e4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80047e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80047ea:	d807      	bhi.n	80047fc <_printf_i+0x28>
 80047ec:	2f62      	cmp	r7, #98	@ 0x62
 80047ee:	d80a      	bhi.n	8004806 <_printf_i+0x32>
 80047f0:	2f00      	cmp	r7, #0
 80047f2:	f000 80d3 	beq.w	800499c <_printf_i+0x1c8>
 80047f6:	2f58      	cmp	r7, #88	@ 0x58
 80047f8:	f000 80ba 	beq.w	8004970 <_printf_i+0x19c>
 80047fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004800:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004804:	e03a      	b.n	800487c <_printf_i+0xa8>
 8004806:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800480a:	2b15      	cmp	r3, #21
 800480c:	d8f6      	bhi.n	80047fc <_printf_i+0x28>
 800480e:	a101      	add	r1, pc, #4	@ (adr r1, 8004814 <_printf_i+0x40>)
 8004810:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004814:	0800486d 	.word	0x0800486d
 8004818:	08004881 	.word	0x08004881
 800481c:	080047fd 	.word	0x080047fd
 8004820:	080047fd 	.word	0x080047fd
 8004824:	080047fd 	.word	0x080047fd
 8004828:	080047fd 	.word	0x080047fd
 800482c:	08004881 	.word	0x08004881
 8004830:	080047fd 	.word	0x080047fd
 8004834:	080047fd 	.word	0x080047fd
 8004838:	080047fd 	.word	0x080047fd
 800483c:	080047fd 	.word	0x080047fd
 8004840:	08004983 	.word	0x08004983
 8004844:	080048ab 	.word	0x080048ab
 8004848:	0800493d 	.word	0x0800493d
 800484c:	080047fd 	.word	0x080047fd
 8004850:	080047fd 	.word	0x080047fd
 8004854:	080049a5 	.word	0x080049a5
 8004858:	080047fd 	.word	0x080047fd
 800485c:	080048ab 	.word	0x080048ab
 8004860:	080047fd 	.word	0x080047fd
 8004864:	080047fd 	.word	0x080047fd
 8004868:	08004945 	.word	0x08004945
 800486c:	6833      	ldr	r3, [r6, #0]
 800486e:	1d1a      	adds	r2, r3, #4
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	6032      	str	r2, [r6, #0]
 8004874:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004878:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800487c:	2301      	movs	r3, #1
 800487e:	e09e      	b.n	80049be <_printf_i+0x1ea>
 8004880:	6833      	ldr	r3, [r6, #0]
 8004882:	6820      	ldr	r0, [r4, #0]
 8004884:	1d19      	adds	r1, r3, #4
 8004886:	6031      	str	r1, [r6, #0]
 8004888:	0606      	lsls	r6, r0, #24
 800488a:	d501      	bpl.n	8004890 <_printf_i+0xbc>
 800488c:	681d      	ldr	r5, [r3, #0]
 800488e:	e003      	b.n	8004898 <_printf_i+0xc4>
 8004890:	0645      	lsls	r5, r0, #25
 8004892:	d5fb      	bpl.n	800488c <_printf_i+0xb8>
 8004894:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004898:	2d00      	cmp	r5, #0
 800489a:	da03      	bge.n	80048a4 <_printf_i+0xd0>
 800489c:	232d      	movs	r3, #45	@ 0x2d
 800489e:	426d      	negs	r5, r5
 80048a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048a4:	230a      	movs	r3, #10
 80048a6:	4859      	ldr	r0, [pc, #356]	@ (8004a0c <_printf_i+0x238>)
 80048a8:	e011      	b.n	80048ce <_printf_i+0xfa>
 80048aa:	6821      	ldr	r1, [r4, #0]
 80048ac:	6833      	ldr	r3, [r6, #0]
 80048ae:	0608      	lsls	r0, r1, #24
 80048b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80048b4:	d402      	bmi.n	80048bc <_printf_i+0xe8>
 80048b6:	0649      	lsls	r1, r1, #25
 80048b8:	bf48      	it	mi
 80048ba:	b2ad      	uxthmi	r5, r5
 80048bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80048be:	6033      	str	r3, [r6, #0]
 80048c0:	bf14      	ite	ne
 80048c2:	230a      	movne	r3, #10
 80048c4:	2308      	moveq	r3, #8
 80048c6:	4851      	ldr	r0, [pc, #324]	@ (8004a0c <_printf_i+0x238>)
 80048c8:	2100      	movs	r1, #0
 80048ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80048ce:	6866      	ldr	r6, [r4, #4]
 80048d0:	2e00      	cmp	r6, #0
 80048d2:	bfa8      	it	ge
 80048d4:	6821      	ldrge	r1, [r4, #0]
 80048d6:	60a6      	str	r6, [r4, #8]
 80048d8:	bfa4      	itt	ge
 80048da:	f021 0104 	bicge.w	r1, r1, #4
 80048de:	6021      	strge	r1, [r4, #0]
 80048e0:	b90d      	cbnz	r5, 80048e6 <_printf_i+0x112>
 80048e2:	2e00      	cmp	r6, #0
 80048e4:	d04b      	beq.n	800497e <_printf_i+0x1aa>
 80048e6:	4616      	mov	r6, r2
 80048e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80048ec:	fb03 5711 	mls	r7, r3, r1, r5
 80048f0:	5dc7      	ldrb	r7, [r0, r7]
 80048f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80048f6:	462f      	mov	r7, r5
 80048f8:	42bb      	cmp	r3, r7
 80048fa:	460d      	mov	r5, r1
 80048fc:	d9f4      	bls.n	80048e8 <_printf_i+0x114>
 80048fe:	2b08      	cmp	r3, #8
 8004900:	d10b      	bne.n	800491a <_printf_i+0x146>
 8004902:	6823      	ldr	r3, [r4, #0]
 8004904:	07df      	lsls	r7, r3, #31
 8004906:	d508      	bpl.n	800491a <_printf_i+0x146>
 8004908:	6923      	ldr	r3, [r4, #16]
 800490a:	6861      	ldr	r1, [r4, #4]
 800490c:	4299      	cmp	r1, r3
 800490e:	bfde      	ittt	le
 8004910:	2330      	movle	r3, #48	@ 0x30
 8004912:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004916:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800491a:	1b92      	subs	r2, r2, r6
 800491c:	6122      	str	r2, [r4, #16]
 800491e:	464b      	mov	r3, r9
 8004920:	4621      	mov	r1, r4
 8004922:	4640      	mov	r0, r8
 8004924:	f8cd a000 	str.w	sl, [sp]
 8004928:	aa03      	add	r2, sp, #12
 800492a:	f7ff fee1 	bl	80046f0 <_printf_common>
 800492e:	3001      	adds	r0, #1
 8004930:	d14a      	bne.n	80049c8 <_printf_i+0x1f4>
 8004932:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004936:	b004      	add	sp, #16
 8004938:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800493c:	6823      	ldr	r3, [r4, #0]
 800493e:	f043 0320 	orr.w	r3, r3, #32
 8004942:	6023      	str	r3, [r4, #0]
 8004944:	2778      	movs	r7, #120	@ 0x78
 8004946:	4832      	ldr	r0, [pc, #200]	@ (8004a10 <_printf_i+0x23c>)
 8004948:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800494c:	6823      	ldr	r3, [r4, #0]
 800494e:	6831      	ldr	r1, [r6, #0]
 8004950:	061f      	lsls	r7, r3, #24
 8004952:	f851 5b04 	ldr.w	r5, [r1], #4
 8004956:	d402      	bmi.n	800495e <_printf_i+0x18a>
 8004958:	065f      	lsls	r7, r3, #25
 800495a:	bf48      	it	mi
 800495c:	b2ad      	uxthmi	r5, r5
 800495e:	6031      	str	r1, [r6, #0]
 8004960:	07d9      	lsls	r1, r3, #31
 8004962:	bf44      	itt	mi
 8004964:	f043 0320 	orrmi.w	r3, r3, #32
 8004968:	6023      	strmi	r3, [r4, #0]
 800496a:	b11d      	cbz	r5, 8004974 <_printf_i+0x1a0>
 800496c:	2310      	movs	r3, #16
 800496e:	e7ab      	b.n	80048c8 <_printf_i+0xf4>
 8004970:	4826      	ldr	r0, [pc, #152]	@ (8004a0c <_printf_i+0x238>)
 8004972:	e7e9      	b.n	8004948 <_printf_i+0x174>
 8004974:	6823      	ldr	r3, [r4, #0]
 8004976:	f023 0320 	bic.w	r3, r3, #32
 800497a:	6023      	str	r3, [r4, #0]
 800497c:	e7f6      	b.n	800496c <_printf_i+0x198>
 800497e:	4616      	mov	r6, r2
 8004980:	e7bd      	b.n	80048fe <_printf_i+0x12a>
 8004982:	6833      	ldr	r3, [r6, #0]
 8004984:	6825      	ldr	r5, [r4, #0]
 8004986:	1d18      	adds	r0, r3, #4
 8004988:	6961      	ldr	r1, [r4, #20]
 800498a:	6030      	str	r0, [r6, #0]
 800498c:	062e      	lsls	r6, r5, #24
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	d501      	bpl.n	8004996 <_printf_i+0x1c2>
 8004992:	6019      	str	r1, [r3, #0]
 8004994:	e002      	b.n	800499c <_printf_i+0x1c8>
 8004996:	0668      	lsls	r0, r5, #25
 8004998:	d5fb      	bpl.n	8004992 <_printf_i+0x1be>
 800499a:	8019      	strh	r1, [r3, #0]
 800499c:	2300      	movs	r3, #0
 800499e:	4616      	mov	r6, r2
 80049a0:	6123      	str	r3, [r4, #16]
 80049a2:	e7bc      	b.n	800491e <_printf_i+0x14a>
 80049a4:	6833      	ldr	r3, [r6, #0]
 80049a6:	2100      	movs	r1, #0
 80049a8:	1d1a      	adds	r2, r3, #4
 80049aa:	6032      	str	r2, [r6, #0]
 80049ac:	681e      	ldr	r6, [r3, #0]
 80049ae:	6862      	ldr	r2, [r4, #4]
 80049b0:	4630      	mov	r0, r6
 80049b2:	f000 f859 	bl	8004a68 <memchr>
 80049b6:	b108      	cbz	r0, 80049bc <_printf_i+0x1e8>
 80049b8:	1b80      	subs	r0, r0, r6
 80049ba:	6060      	str	r0, [r4, #4]
 80049bc:	6863      	ldr	r3, [r4, #4]
 80049be:	6123      	str	r3, [r4, #16]
 80049c0:	2300      	movs	r3, #0
 80049c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049c6:	e7aa      	b.n	800491e <_printf_i+0x14a>
 80049c8:	4632      	mov	r2, r6
 80049ca:	4649      	mov	r1, r9
 80049cc:	4640      	mov	r0, r8
 80049ce:	6923      	ldr	r3, [r4, #16]
 80049d0:	47d0      	blx	sl
 80049d2:	3001      	adds	r0, #1
 80049d4:	d0ad      	beq.n	8004932 <_printf_i+0x15e>
 80049d6:	6823      	ldr	r3, [r4, #0]
 80049d8:	079b      	lsls	r3, r3, #30
 80049da:	d413      	bmi.n	8004a04 <_printf_i+0x230>
 80049dc:	68e0      	ldr	r0, [r4, #12]
 80049de:	9b03      	ldr	r3, [sp, #12]
 80049e0:	4298      	cmp	r0, r3
 80049e2:	bfb8      	it	lt
 80049e4:	4618      	movlt	r0, r3
 80049e6:	e7a6      	b.n	8004936 <_printf_i+0x162>
 80049e8:	2301      	movs	r3, #1
 80049ea:	4632      	mov	r2, r6
 80049ec:	4649      	mov	r1, r9
 80049ee:	4640      	mov	r0, r8
 80049f0:	47d0      	blx	sl
 80049f2:	3001      	adds	r0, #1
 80049f4:	d09d      	beq.n	8004932 <_printf_i+0x15e>
 80049f6:	3501      	adds	r5, #1
 80049f8:	68e3      	ldr	r3, [r4, #12]
 80049fa:	9903      	ldr	r1, [sp, #12]
 80049fc:	1a5b      	subs	r3, r3, r1
 80049fe:	42ab      	cmp	r3, r5
 8004a00:	dcf2      	bgt.n	80049e8 <_printf_i+0x214>
 8004a02:	e7eb      	b.n	80049dc <_printf_i+0x208>
 8004a04:	2500      	movs	r5, #0
 8004a06:	f104 0619 	add.w	r6, r4, #25
 8004a0a:	e7f5      	b.n	80049f8 <_printf_i+0x224>
 8004a0c:	08004cf1 	.word	0x08004cf1
 8004a10:	08004d02 	.word	0x08004d02

08004a14 <memmove>:
 8004a14:	4288      	cmp	r0, r1
 8004a16:	b510      	push	{r4, lr}
 8004a18:	eb01 0402 	add.w	r4, r1, r2
 8004a1c:	d902      	bls.n	8004a24 <memmove+0x10>
 8004a1e:	4284      	cmp	r4, r0
 8004a20:	4623      	mov	r3, r4
 8004a22:	d807      	bhi.n	8004a34 <memmove+0x20>
 8004a24:	1e43      	subs	r3, r0, #1
 8004a26:	42a1      	cmp	r1, r4
 8004a28:	d008      	beq.n	8004a3c <memmove+0x28>
 8004a2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004a2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004a32:	e7f8      	b.n	8004a26 <memmove+0x12>
 8004a34:	4601      	mov	r1, r0
 8004a36:	4402      	add	r2, r0
 8004a38:	428a      	cmp	r2, r1
 8004a3a:	d100      	bne.n	8004a3e <memmove+0x2a>
 8004a3c:	bd10      	pop	{r4, pc}
 8004a3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004a42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004a46:	e7f7      	b.n	8004a38 <memmove+0x24>

08004a48 <_sbrk_r>:
 8004a48:	b538      	push	{r3, r4, r5, lr}
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	4d05      	ldr	r5, [pc, #20]	@ (8004a64 <_sbrk_r+0x1c>)
 8004a4e:	4604      	mov	r4, r0
 8004a50:	4608      	mov	r0, r1
 8004a52:	602b      	str	r3, [r5, #0]
 8004a54:	f7fd fb0e 	bl	8002074 <_sbrk>
 8004a58:	1c43      	adds	r3, r0, #1
 8004a5a:	d102      	bne.n	8004a62 <_sbrk_r+0x1a>
 8004a5c:	682b      	ldr	r3, [r5, #0]
 8004a5e:	b103      	cbz	r3, 8004a62 <_sbrk_r+0x1a>
 8004a60:	6023      	str	r3, [r4, #0]
 8004a62:	bd38      	pop	{r3, r4, r5, pc}
 8004a64:	2000033c 	.word	0x2000033c

08004a68 <memchr>:
 8004a68:	4603      	mov	r3, r0
 8004a6a:	b510      	push	{r4, lr}
 8004a6c:	b2c9      	uxtb	r1, r1
 8004a6e:	4402      	add	r2, r0
 8004a70:	4293      	cmp	r3, r2
 8004a72:	4618      	mov	r0, r3
 8004a74:	d101      	bne.n	8004a7a <memchr+0x12>
 8004a76:	2000      	movs	r0, #0
 8004a78:	e003      	b.n	8004a82 <memchr+0x1a>
 8004a7a:	7804      	ldrb	r4, [r0, #0]
 8004a7c:	3301      	adds	r3, #1
 8004a7e:	428c      	cmp	r4, r1
 8004a80:	d1f6      	bne.n	8004a70 <memchr+0x8>
 8004a82:	bd10      	pop	{r4, pc}

08004a84 <memcpy>:
 8004a84:	440a      	add	r2, r1
 8004a86:	4291      	cmp	r1, r2
 8004a88:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004a8c:	d100      	bne.n	8004a90 <memcpy+0xc>
 8004a8e:	4770      	bx	lr
 8004a90:	b510      	push	{r4, lr}
 8004a92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a96:	4291      	cmp	r1, r2
 8004a98:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a9c:	d1f9      	bne.n	8004a92 <memcpy+0xe>
 8004a9e:	bd10      	pop	{r4, pc}

08004aa0 <_realloc_r>:
 8004aa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004aa4:	4680      	mov	r8, r0
 8004aa6:	4615      	mov	r5, r2
 8004aa8:	460c      	mov	r4, r1
 8004aaa:	b921      	cbnz	r1, 8004ab6 <_realloc_r+0x16>
 8004aac:	4611      	mov	r1, r2
 8004aae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ab2:	f7ff bc39 	b.w	8004328 <_malloc_r>
 8004ab6:	b92a      	cbnz	r2, 8004ac4 <_realloc_r+0x24>
 8004ab8:	f7ff fbcc 	bl	8004254 <_free_r>
 8004abc:	2400      	movs	r4, #0
 8004abe:	4620      	mov	r0, r4
 8004ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ac4:	f000 f81a 	bl	8004afc <_malloc_usable_size_r>
 8004ac8:	4285      	cmp	r5, r0
 8004aca:	4606      	mov	r6, r0
 8004acc:	d802      	bhi.n	8004ad4 <_realloc_r+0x34>
 8004ace:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004ad2:	d8f4      	bhi.n	8004abe <_realloc_r+0x1e>
 8004ad4:	4629      	mov	r1, r5
 8004ad6:	4640      	mov	r0, r8
 8004ad8:	f7ff fc26 	bl	8004328 <_malloc_r>
 8004adc:	4607      	mov	r7, r0
 8004ade:	2800      	cmp	r0, #0
 8004ae0:	d0ec      	beq.n	8004abc <_realloc_r+0x1c>
 8004ae2:	42b5      	cmp	r5, r6
 8004ae4:	462a      	mov	r2, r5
 8004ae6:	4621      	mov	r1, r4
 8004ae8:	bf28      	it	cs
 8004aea:	4632      	movcs	r2, r6
 8004aec:	f7ff ffca 	bl	8004a84 <memcpy>
 8004af0:	4621      	mov	r1, r4
 8004af2:	4640      	mov	r0, r8
 8004af4:	f7ff fbae 	bl	8004254 <_free_r>
 8004af8:	463c      	mov	r4, r7
 8004afa:	e7e0      	b.n	8004abe <_realloc_r+0x1e>

08004afc <_malloc_usable_size_r>:
 8004afc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b00:	1f18      	subs	r0, r3, #4
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	bfbc      	itt	lt
 8004b06:	580b      	ldrlt	r3, [r1, r0]
 8004b08:	18c0      	addlt	r0, r0, r3
 8004b0a:	4770      	bx	lr

08004b0c <_init>:
 8004b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b0e:	bf00      	nop
 8004b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b12:	bc08      	pop	{r3}
 8004b14:	469e      	mov	lr, r3
 8004b16:	4770      	bx	lr

08004b18 <_fini>:
 8004b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b1a:	bf00      	nop
 8004b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b1e:	bc08      	pop	{r3}
 8004b20:	469e      	mov	lr, r3
 8004b22:	4770      	bx	lr
