# 6710-RISC-V
Basic RISC-V implementation for ECE 6710 class


| Block                | Started     | Finished |
| :---:                | :---:       | :---:    |
|Register              |         AB  |   AB     |
|Instruction Memory    |             |          |
|Data Memory           |             |          |
|Control               |         BL  |          |
|PC                    |             |          |
|Mux                   |             |          |
|ALU                   |          AB |     AB   |
|...                   |             |          |

 
#Links:
 - [BYU Labs](http://ecen323wiki.groups.et.byu.net/): labs describing Risc-V project
 - [RV32I](https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf): Instruction set architecture guide for RISC-V
