
UART.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002034  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000028  00800060  00002034  000020c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000006  00800088  00800088  000020f0  2**0
                  ALLOC
  3 .stab         00002334  00000000  00000000  000020f0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000140a  00000000  00000000  00004424  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000582e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000596e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00005ade  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00007727  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00008612  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  000093c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00009520  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  000097ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00009f7b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 fa 06 	jmp	0xdf4	; 0xdf4 <__vector_10>
      2c:	0c 94 ac 06 	jmp	0xd58	; 0xd58 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 e3       	ldi	r30, 0x34	; 52
      68:	f0 e2       	ldi	r31, 0x20	; 32
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 38       	cpi	r26, 0x88	; 136
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a8 e8       	ldi	r26, 0x88	; 136
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ae 38       	cpi	r26, 0x8E	; 142
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 82 0f 	call	0x1f04	; 0x1f04 <main>
      8a:	0c 94 18 10 	jmp	0x2030	; 0x2030 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 9c 0f 	jmp	0x1f38	; 0x1f38 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e7       	ldi	r26, 0x70	; 112
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 b8 0f 	jmp	0x1f70	; 0x1f70 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 a8 0f 	jmp	0x1f50	; 0x1f50 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 c4 0f 	jmp	0x1f88	; 0x1f88 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 a8 0f 	jmp	0x1f50	; 0x1f50 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 c4 0f 	jmp	0x1f88	; 0x1f88 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 9c 0f 	jmp	0x1f38	; 0x1f38 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e7       	ldi	r24, 0x70	; 112
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 b8 0f 	jmp	0x1f70	; 0x1f70 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 a8 0f 	jmp	0x1f50	; 0x1f50 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 c4 0f 	jmp	0x1f88	; 0x1f88 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 a8 0f 	jmp	0x1f50	; 0x1f50 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 c4 0f 	jmp	0x1f88	; 0x1f88 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 a8 0f 	jmp	0x1f50	; 0x1f50 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 c4 0f 	jmp	0x1f88	; 0x1f88 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 ac 0f 	jmp	0x1f58	; 0x1f58 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 c8 0f 	jmp	0x1f90	; 0x1f90 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <USART_voitInit>:




void USART_voitInit(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	0f 92       	push	r0
     b4c:	cd b7       	in	r28, 0x3d	; 61
     b4e:	de b7       	in	r29, 0x3e	; 62
	u8 Local_u8UCSRC_value=0;
     b50:	19 82       	std	Y+1, r1	; 0x01

	//select UCSRC
	SET_BIT(Local_u8UCSRC_value,7);
     b52:	89 81       	ldd	r24, Y+1	; 0x01
     b54:	80 68       	ori	r24, 0x80	; 128
     b56:	89 83       	std	Y+1, r24	; 0x01
	//select asynchrouns
	CLR_BIT(Local_u8UCSRC_value,6);
     b58:	89 81       	ldd	r24, Y+1	; 0x01
     b5a:	8f 7b       	andi	r24, 0xBF	; 191
     b5c:	89 83       	std	Y+1, r24	; 0x01
	//disable paritymode
	CLR_BIT(Local_u8UCSRC_value,5);
     b5e:	89 81       	ldd	r24, Y+1	; 0x01
     b60:	8f 7d       	andi	r24, 0xDF	; 223
     b62:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(Local_u8UCSRC_value,4);
     b64:	89 81       	ldd	r24, Y+1	; 0x01
     b66:	8f 7e       	andi	r24, 0xEF	; 239
     b68:	89 83       	std	Y+1, r24	; 0x01


	//select stop bit to be 1

	CLR_BIT(Local_u8UCSRC_value,3);
     b6a:	89 81       	ldd	r24, Y+1	; 0x01
     b6c:	87 7f       	andi	r24, 0xF7	; 247
     b6e:	89 83       	std	Y+1, r24	; 0x01


	//select 8 bit size
	SET_BIT(Local_u8UCSRC_value,2);
     b70:	89 81       	ldd	r24, Y+1	; 0x01
     b72:	84 60       	ori	r24, 0x04	; 4
     b74:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(Local_u8UCSRC_value,1);
     b76:	89 81       	ldd	r24, Y+1	; 0x01
     b78:	82 60       	ori	r24, 0x02	; 2
     b7a:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(UCSRB,2);
     b7c:	aa e2       	ldi	r26, 0x2A	; 42
     b7e:	b0 e0       	ldi	r27, 0x00	; 0
     b80:	ea e2       	ldi	r30, 0x2A	; 42
     b82:	f0 e0       	ldi	r31, 0x00	; 0
     b84:	80 81       	ld	r24, Z
     b86:	8b 7f       	andi	r24, 0xFB	; 251
     b88:	8c 93       	st	X, r24


	UCSRC=Local_u8UCSRC_value;
     b8a:	e0 e4       	ldi	r30, 0x40	; 64
     b8c:	f0 e0       	ldi	r31, 0x00	; 0
     b8e:	89 81       	ldd	r24, Y+1	; 0x01
     b90:	80 83       	st	Z, r24
// buade rate
		UBRRL=51;
     b92:	e9 e2       	ldi	r30, 0x29	; 41
     b94:	f0 e0       	ldi	r31, 0x00	; 0
     b96:	83 e3       	ldi	r24, 0x33	; 51
     b98:	80 83       	st	Z, r24


	//enable receiver
	SET_BIT(UCSRB,4);
     b9a:	aa e2       	ldi	r26, 0x2A	; 42
     b9c:	b0 e0       	ldi	r27, 0x00	; 0
     b9e:	ea e2       	ldi	r30, 0x2A	; 42
     ba0:	f0 e0       	ldi	r31, 0x00	; 0
     ba2:	80 81       	ld	r24, Z
     ba4:	80 61       	ori	r24, 0x10	; 16
     ba6:	8c 93       	st	X, r24

	//enable transmitter
	SET_BIT(UCSRB,3);
     ba8:	aa e2       	ldi	r26, 0x2A	; 42
     baa:	b0 e0       	ldi	r27, 0x00	; 0
     bac:	ea e2       	ldi	r30, 0x2A	; 42
     bae:	f0 e0       	ldi	r31, 0x00	; 0
     bb0:	80 81       	ld	r24, Z
     bb2:	88 60       	ori	r24, 0x08	; 8
     bb4:	8c 93       	st	X, r24


}
     bb6:	0f 90       	pop	r0
     bb8:	cf 91       	pop	r28
     bba:	df 91       	pop	r29
     bbc:	08 95       	ret

00000bbe <USART_voidTransmitData>:

void USART_voidTransmitData(u8 Copy_u8Data)
{	//wait until trans buff is empty
     bbe:	df 93       	push	r29
     bc0:	cf 93       	push	r28
     bc2:	0f 92       	push	r0
     bc4:	cd b7       	in	r28, 0x3d	; 61
     bc6:	de b7       	in	r29, 0x3e	; 62
     bc8:	89 83       	std	Y+1, r24	; 0x01
	while(GET_BIT(UCSRA,5)==0);
     bca:	eb e2       	ldi	r30, 0x2B	; 43
     bcc:	f0 e0       	ldi	r31, 0x00	; 0
     bce:	80 81       	ld	r24, Z
     bd0:	82 95       	swap	r24
     bd2:	86 95       	lsr	r24
     bd4:	87 70       	andi	r24, 0x07	; 7
     bd6:	88 2f       	mov	r24, r24
     bd8:	90 e0       	ldi	r25, 0x00	; 0
     bda:	81 70       	andi	r24, 0x01	; 1
     bdc:	90 70       	andi	r25, 0x00	; 0
     bde:	00 97       	sbiw	r24, 0x00	; 0
     be0:	a1 f3       	breq	.-24     	; 0xbca <USART_voidTransmitData+0xc>
		//clear flag
		SET_BIT(UCSRA,5);
     be2:	ab e2       	ldi	r26, 0x2B	; 43
     be4:	b0 e0       	ldi	r27, 0x00	; 0
     be6:	eb e2       	ldi	r30, 0x2B	; 43
     be8:	f0 e0       	ldi	r31, 0x00	; 0
     bea:	80 81       	ld	r24, Z
     bec:	80 62       	ori	r24, 0x20	; 32
     bee:	8c 93       	st	X, r24


		UDR=Copy_u8Data;
     bf0:	ec e2       	ldi	r30, 0x2C	; 44
     bf2:	f0 e0       	ldi	r31, 0x00	; 0
     bf4:	89 81       	ldd	r24, Y+1	; 0x01
     bf6:	80 83       	st	Z, r24



}
     bf8:	0f 90       	pop	r0
     bfa:	cf 91       	pop	r28
     bfc:	df 91       	pop	r29
     bfe:	08 95       	ret

00000c00 <USART_u8ReceiveData>:


u8 USART_u8ReceiveData(void)
{
     c00:	df 93       	push	r29
     c02:	cf 93       	push	r28
     c04:	cd b7       	in	r28, 0x3d	; 61
     c06:	de b7       	in	r29, 0x3e	; 62
	while(GET_BIT(UCSRA,7)==0);
     c08:	eb e2       	ldi	r30, 0x2B	; 43
     c0a:	f0 e0       	ldi	r31, 0x00	; 0
     c0c:	80 81       	ld	r24, Z
     c0e:	88 23       	and	r24, r24
     c10:	dc f7       	brge	.-10     	; 0xc08 <USART_u8ReceiveData+0x8>

	return UDR;
     c12:	ec e2       	ldi	r30, 0x2C	; 44
     c14:	f0 e0       	ldi	r31, 0x00	; 0
     c16:	80 81       	ld	r24, Z

}
     c18:	cf 91       	pop	r28
     c1a:	df 91       	pop	r29
     c1c:	08 95       	ret

00000c1e <USART_voidTransmitString>:

void USART_voidTransmitString(u8* Copy_pcString)
{
     c1e:	df 93       	push	r29
     c20:	cf 93       	push	r28
     c22:	00 d0       	rcall	.+0      	; 0xc24 <USART_voidTransmitString+0x6>
     c24:	0f 92       	push	r0
     c26:	cd b7       	in	r28, 0x3d	; 61
     c28:	de b7       	in	r29, 0x3e	; 62
     c2a:	9b 83       	std	Y+3, r25	; 0x03
     c2c:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Index=0;
     c2e:	19 82       	std	Y+1, r1	; 0x01
     c30:	0e c0       	rjmp	.+28     	; 0xc4e <USART_voidTransmitString+0x30>

		while(Copy_pcString[Local_u8Index]!='\0')
		{
			USART_voidTransmitData(Copy_pcString[Local_u8Index]);
     c32:	89 81       	ldd	r24, Y+1	; 0x01
     c34:	28 2f       	mov	r18, r24
     c36:	30 e0       	ldi	r19, 0x00	; 0
     c38:	8a 81       	ldd	r24, Y+2	; 0x02
     c3a:	9b 81       	ldd	r25, Y+3	; 0x03
     c3c:	fc 01       	movw	r30, r24
     c3e:	e2 0f       	add	r30, r18
     c40:	f3 1f       	adc	r31, r19
     c42:	80 81       	ld	r24, Z
     c44:	0e 94 df 05 	call	0xbbe	; 0xbbe <USART_voidTransmitData>
			Local_u8Index++;
     c48:	89 81       	ldd	r24, Y+1	; 0x01
     c4a:	8f 5f       	subi	r24, 0xFF	; 255
     c4c:	89 83       	std	Y+1, r24	; 0x01

void USART_voidTransmitString(u8* Copy_pcString)
{
	u8 Local_u8Index=0;

		while(Copy_pcString[Local_u8Index]!='\0')
     c4e:	89 81       	ldd	r24, Y+1	; 0x01
     c50:	28 2f       	mov	r18, r24
     c52:	30 e0       	ldi	r19, 0x00	; 0
     c54:	8a 81       	ldd	r24, Y+2	; 0x02
     c56:	9b 81       	ldd	r25, Y+3	; 0x03
     c58:	fc 01       	movw	r30, r24
     c5a:	e2 0f       	add	r30, r18
     c5c:	f3 1f       	adc	r31, r19
     c5e:	80 81       	ld	r24, Z
     c60:	88 23       	and	r24, r24
     c62:	39 f7       	brne	.-50     	; 0xc32 <USART_voidTransmitString+0x14>
			USART_voidTransmitData(Copy_pcString[Local_u8Index]);
			Local_u8Index++;
		}


}
     c64:	0f 90       	pop	r0
     c66:	0f 90       	pop	r0
     c68:	0f 90       	pop	r0
     c6a:	cf 91       	pop	r28
     c6c:	df 91       	pop	r29
     c6e:	08 95       	ret

00000c70 <TIMER_voidTimer0Init>:
#include "../DIO/DIO_interface.h"
#include "TIMER_interface.h"


void TIMER_voidTimer0Init(void)
{
     c70:	df 93       	push	r29
     c72:	cf 93       	push	r28
     c74:	cd b7       	in	r28, 0x3d	; 61
     c76:	de b7       	in	r29, 0x3e	; 62
	//set normal mode
	   CLR_BIT(TCCR0,3);
     c78:	a3 e5       	ldi	r26, 0x53	; 83
     c7a:	b0 e0       	ldi	r27, 0x00	; 0
     c7c:	e3 e5       	ldi	r30, 0x53	; 83
     c7e:	f0 e0       	ldi	r31, 0x00	; 0
     c80:	80 81       	ld	r24, Z
     c82:	87 7f       	andi	r24, 0xF7	; 247
     c84:	8c 93       	st	X, r24
	   CLR_BIT(TCCR0,6);
     c86:	a3 e5       	ldi	r26, 0x53	; 83
     c88:	b0 e0       	ldi	r27, 0x00	; 0
     c8a:	e3 e5       	ldi	r30, 0x53	; 83
     c8c:	f0 e0       	ldi	r31, 0x00	; 0
     c8e:	80 81       	ld	r24, Z
     c90:	8f 7b       	andi	r24, 0xBF	; 191
     c92:	8c 93       	st	X, r24




	//set prescaler div by 8
	    CLR_BIT(TCCR0,0);
     c94:	a3 e5       	ldi	r26, 0x53	; 83
     c96:	b0 e0       	ldi	r27, 0x00	; 0
     c98:	e3 e5       	ldi	r30, 0x53	; 83
     c9a:	f0 e0       	ldi	r31, 0x00	; 0
     c9c:	80 81       	ld	r24, Z
     c9e:	8e 7f       	andi	r24, 0xFE	; 254
     ca0:	8c 93       	st	X, r24
	    SET_BIT(TCCR0,1);
     ca2:	a3 e5       	ldi	r26, 0x53	; 83
     ca4:	b0 e0       	ldi	r27, 0x00	; 0
     ca6:	e3 e5       	ldi	r30, 0x53	; 83
     ca8:	f0 e0       	ldi	r31, 0x00	; 0
     caa:	80 81       	ld	r24, Z
     cac:	82 60       	ori	r24, 0x02	; 2
     cae:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,2);
     cb0:	a3 e5       	ldi	r26, 0x53	; 83
     cb2:	b0 e0       	ldi	r27, 0x00	; 0
     cb4:	e3 e5       	ldi	r30, 0x53	; 83
     cb6:	f0 e0       	ldi	r31, 0x00	; 0
     cb8:	80 81       	ld	r24, Z
     cba:	8b 7f       	andi	r24, 0xFB	; 251
     cbc:	8c 93       	st	X, r24


	//set preload value

		TCNT0=192;
     cbe:	e2 e5       	ldi	r30, 0x52	; 82
     cc0:	f0 e0       	ldi	r31, 0x00	; 0
     cc2:	80 ec       	ldi	r24, 0xC0	; 192
     cc4:	80 83       	st	Z, r24



	//enable overflow interrupt

		SET_BIT(TIMSK,0);
     cc6:	a9 e5       	ldi	r26, 0x59	; 89
     cc8:	b0 e0       	ldi	r27, 0x00	; 0
     cca:	e9 e5       	ldi	r30, 0x59	; 89
     ccc:	f0 e0       	ldi	r31, 0x00	; 0
     cce:	80 81       	ld	r24, Z
     cd0:	81 60       	ori	r24, 0x01	; 1
     cd2:	8c 93       	st	X, r24


}
     cd4:	cf 91       	pop	r28
     cd6:	df 91       	pop	r29
     cd8:	08 95       	ret

00000cda <TIMER_voidTimer0CTCInit>:

void TIMER_voidTimer0CTCInit(void)
{
     cda:	df 93       	push	r29
     cdc:	cf 93       	push	r28
     cde:	cd b7       	in	r28, 0x3d	; 61
     ce0:	de b7       	in	r29, 0x3e	; 62
	//set CTC mode

	SET_BIT(TCCR0,3);
     ce2:	a3 e5       	ldi	r26, 0x53	; 83
     ce4:	b0 e0       	ldi	r27, 0x00	; 0
     ce6:	e3 e5       	ldi	r30, 0x53	; 83
     ce8:	f0 e0       	ldi	r31, 0x00	; 0
     cea:	80 81       	ld	r24, Z
     cec:	88 60       	ori	r24, 0x08	; 8
     cee:	8c 93       	st	X, r24
	 CLR_BIT(TCCR0,6);
     cf0:	a3 e5       	ldi	r26, 0x53	; 83
     cf2:	b0 e0       	ldi	r27, 0x00	; 0
     cf4:	e3 e5       	ldi	r30, 0x53	; 83
     cf6:	f0 e0       	ldi	r31, 0x00	; 0
     cf8:	80 81       	ld	r24, Z
     cfa:	8f 7b       	andi	r24, 0xBF	; 191
     cfc:	8c 93       	st	X, r24


	// set prescalar DIV

		   CLR_BIT(TCCR0,0);
     cfe:	a3 e5       	ldi	r26, 0x53	; 83
     d00:	b0 e0       	ldi	r27, 0x00	; 0
     d02:	e3 e5       	ldi	r30, 0x53	; 83
     d04:	f0 e0       	ldi	r31, 0x00	; 0
     d06:	80 81       	ld	r24, Z
     d08:	8e 7f       	andi	r24, 0xFE	; 254
     d0a:	8c 93       	st	X, r24
		  	    SET_BIT(TCCR0,1);
     d0c:	a3 e5       	ldi	r26, 0x53	; 83
     d0e:	b0 e0       	ldi	r27, 0x00	; 0
     d10:	e3 e5       	ldi	r30, 0x53	; 83
     d12:	f0 e0       	ldi	r31, 0x00	; 0
     d14:	80 81       	ld	r24, Z
     d16:	82 60       	ori	r24, 0x02	; 2
     d18:	8c 93       	st	X, r24
		  		CLR_BIT(TCCR0,2);
     d1a:	a3 e5       	ldi	r26, 0x53	; 83
     d1c:	b0 e0       	ldi	r27, 0x00	; 0
     d1e:	e3 e5       	ldi	r30, 0x53	; 83
     d20:	f0 e0       	ldi	r31, 0x00	; 0
     d22:	80 81       	ld	r24, Z
     d24:	8b 7f       	andi	r24, 0xFB	; 251
     d26:	8c 93       	st	X, r24


	//enable CTC interrupt
		  		SET_BIT(TIMSK,1);
     d28:	a9 e5       	ldi	r26, 0x59	; 89
     d2a:	b0 e0       	ldi	r27, 0x00	; 0
     d2c:	e9 e5       	ldi	r30, 0x59	; 89
     d2e:	f0 e0       	ldi	r31, 0x00	; 0
     d30:	80 81       	ld	r24, Z
     d32:	82 60       	ori	r24, 0x02	; 2
     d34:	8c 93       	st	X, r24

}
     d36:	cf 91       	pop	r28
     d38:	df 91       	pop	r29
     d3a:	08 95       	ret

00000d3c <TIMER_voidTimer0SetCompareMatchValue>:




void TIMER_voidTimer0SetCompareMatchValue(u8 Copy_u8CompareMatchValue)
{
     d3c:	df 93       	push	r29
     d3e:	cf 93       	push	r28
     d40:	0f 92       	push	r0
     d42:	cd b7       	in	r28, 0x3d	; 61
     d44:	de b7       	in	r29, 0x3e	; 62
     d46:	89 83       	std	Y+1, r24	; 0x01

OCR0=Copy_u8CompareMatchValue;
     d48:	ec e5       	ldi	r30, 0x5C	; 92
     d4a:	f0 e0       	ldi	r31, 0x00	; 0
     d4c:	89 81       	ldd	r24, Y+1	; 0x01
     d4e:	80 83       	st	Z, r24


}
     d50:	0f 90       	pop	r0
     d52:	cf 91       	pop	r28
     d54:	df 91       	pop	r29
     d56:	08 95       	ret

00000d58 <__vector_11>:


void __vector_11 (void) __attribute__((signal));

void __vector_11 (void)
{
     d58:	1f 92       	push	r1
     d5a:	0f 92       	push	r0
     d5c:	0f b6       	in	r0, 0x3f	; 63
     d5e:	0f 92       	push	r0
     d60:	11 24       	eor	r1, r1
     d62:	2f 93       	push	r18
     d64:	3f 93       	push	r19
     d66:	4f 93       	push	r20
     d68:	5f 93       	push	r21
     d6a:	6f 93       	push	r22
     d6c:	7f 93       	push	r23
     d6e:	8f 93       	push	r24
     d70:	9f 93       	push	r25
     d72:	af 93       	push	r26
     d74:	bf 93       	push	r27
     d76:	ef 93       	push	r30
     d78:	ff 93       	push	r31
     d7a:	df 93       	push	r29
     d7c:	cf 93       	push	r28
     d7e:	cd b7       	in	r28, 0x3d	; 61
     d80:	de b7       	in	r29, 0x3e	; 62

		static u16 counter=0;
		counter++;
     d82:	80 91 89 00 	lds	r24, 0x0089
     d86:	90 91 8a 00 	lds	r25, 0x008A
     d8a:	01 96       	adiw	r24, 0x01	; 1
     d8c:	90 93 8a 00 	sts	0x008A, r25
     d90:	80 93 89 00 	sts	0x0089, r24
		static u8 flag=0;
		if(counter==3907)
     d94:	80 91 89 00 	lds	r24, 0x0089
     d98:	90 91 8a 00 	lds	r25, 0x008A
     d9c:	2f e0       	ldi	r18, 0x0F	; 15
     d9e:	83 34       	cpi	r24, 0x43	; 67
     da0:	92 07       	cpc	r25, r18
     da2:	a9 f4       	brne	.+42     	; 0xdce <__vector_11+0x76>
		{
			DIO_voidSetPinValue(DIO_PORTA, DIO_PIN0,flag);
     da4:	90 91 88 00 	lds	r25, 0x0088
     da8:	80 e0       	ldi	r24, 0x00	; 0
     daa:	60 e0       	ldi	r22, 0x00	; 0
     dac:	49 2f       	mov	r20, r25
     dae:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>
			TOG_BIT(flag,0);
     db2:	90 91 88 00 	lds	r25, 0x0088
     db6:	81 e0       	ldi	r24, 0x01	; 1
     db8:	89 27       	eor	r24, r25
     dba:	80 93 88 00 	sts	0x0088, r24
			TCNT0=192;
     dbe:	e2 e5       	ldi	r30, 0x52	; 82
     dc0:	f0 e0       	ldi	r31, 0x00	; 0
     dc2:	80 ec       	ldi	r24, 0xC0	; 192
     dc4:	80 83       	st	Z, r24
			counter=0;
     dc6:	10 92 8a 00 	sts	0x008A, r1
     dca:	10 92 89 00 	sts	0x0089, r1

		}


}
     dce:	cf 91       	pop	r28
     dd0:	df 91       	pop	r29
     dd2:	ff 91       	pop	r31
     dd4:	ef 91       	pop	r30
     dd6:	bf 91       	pop	r27
     dd8:	af 91       	pop	r26
     dda:	9f 91       	pop	r25
     ddc:	8f 91       	pop	r24
     dde:	7f 91       	pop	r23
     de0:	6f 91       	pop	r22
     de2:	5f 91       	pop	r21
     de4:	4f 91       	pop	r20
     de6:	3f 91       	pop	r19
     de8:	2f 91       	pop	r18
     dea:	0f 90       	pop	r0
     dec:	0f be       	out	0x3f, r0	; 63
     dee:	0f 90       	pop	r0
     df0:	1f 90       	pop	r1
     df2:	18 95       	reti

00000df4 <__vector_10>:

void __vector_10 (void) __attribute__((signal));

void __vector_10 (void)
{
     df4:	1f 92       	push	r1
     df6:	0f 92       	push	r0
     df8:	0f b6       	in	r0, 0x3f	; 63
     dfa:	0f 92       	push	r0
     dfc:	11 24       	eor	r1, r1
     dfe:	2f 93       	push	r18
     e00:	3f 93       	push	r19
     e02:	4f 93       	push	r20
     e04:	5f 93       	push	r21
     e06:	6f 93       	push	r22
     e08:	7f 93       	push	r23
     e0a:	8f 93       	push	r24
     e0c:	9f 93       	push	r25
     e0e:	af 93       	push	r26
     e10:	bf 93       	push	r27
     e12:	ef 93       	push	r30
     e14:	ff 93       	push	r31
     e16:	df 93       	push	r29
     e18:	cf 93       	push	r28
     e1a:	cd b7       	in	r28, 0x3d	; 61
     e1c:	de b7       	in	r29, 0x3e	; 62

		static u16 counter=0;
		counter++;
     e1e:	80 91 8c 00 	lds	r24, 0x008C
     e22:	90 91 8d 00 	lds	r25, 0x008D
     e26:	01 96       	adiw	r24, 0x01	; 1
     e28:	90 93 8d 00 	sts	0x008D, r25
     e2c:	80 93 8c 00 	sts	0x008C, r24
		static u8 flag=0;
		if(counter==4000)
     e30:	80 91 8c 00 	lds	r24, 0x008C
     e34:	90 91 8d 00 	lds	r25, 0x008D
     e38:	2f e0       	ldi	r18, 0x0F	; 15
     e3a:	80 3a       	cpi	r24, 0xA0	; 160
     e3c:	92 07       	cpc	r25, r18
     e3e:	89 f4       	brne	.+34     	; 0xe62 <__vector_10+0x6e>
		{
			DIO_voidSetPinValue(DIO_PORTA, DIO_PIN0,flag);
     e40:	90 91 8b 00 	lds	r25, 0x008B
     e44:	80 e0       	ldi	r24, 0x00	; 0
     e46:	60 e0       	ldi	r22, 0x00	; 0
     e48:	49 2f       	mov	r20, r25
     e4a:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>
			TOG_BIT(flag,0);
     e4e:	90 91 8b 00 	lds	r25, 0x008B
     e52:	81 e0       	ldi	r24, 0x01	; 1
     e54:	89 27       	eor	r24, r25
     e56:	80 93 8b 00 	sts	0x008B, r24

			counter=0;
     e5a:	10 92 8d 00 	sts	0x008D, r1
     e5e:	10 92 8c 00 	sts	0x008C, r1

		}


}
     e62:	cf 91       	pop	r28
     e64:	df 91       	pop	r29
     e66:	ff 91       	pop	r31
     e68:	ef 91       	pop	r30
     e6a:	bf 91       	pop	r27
     e6c:	af 91       	pop	r26
     e6e:	9f 91       	pop	r25
     e70:	8f 91       	pop	r24
     e72:	7f 91       	pop	r23
     e74:	6f 91       	pop	r22
     e76:	5f 91       	pop	r21
     e78:	4f 91       	pop	r20
     e7a:	3f 91       	pop	r19
     e7c:	2f 91       	pop	r18
     e7e:	0f 90       	pop	r0
     e80:	0f be       	out	0x3f, r0	; 63
     e82:	0f 90       	pop	r0
     e84:	1f 90       	pop	r1
     e86:	18 95       	reti

00000e88 <TIMER_voidSetBusyWaitTimer0_ms>:
void TIMER_voidSetBusyWaitTimer0_ms(u32 Copy_u32Time_ms)
{
     e88:	df 93       	push	r29
     e8a:	cf 93       	push	r28
     e8c:	00 d0       	rcall	.+0      	; 0xe8e <TIMER_voidSetBusyWaitTimer0_ms+0x6>
     e8e:	00 d0       	rcall	.+0      	; 0xe90 <TIMER_voidSetBusyWaitTimer0_ms+0x8>
     e90:	00 d0       	rcall	.+0      	; 0xe92 <TIMER_voidSetBusyWaitTimer0_ms+0xa>
     e92:	cd b7       	in	r28, 0x3d	; 61
     e94:	de b7       	in	r29, 0x3e	; 62
     e96:	9e 83       	std	Y+6, r25	; 0x06
     e98:	8d 83       	std	Y+5, r24	; 0x05
	TIMER_voidTimer0SetCompareMatchValue(250);
     e9a:	8a ef       	ldi	r24, 0xFA	; 250
     e9c:	0e 94 9e 06 	call	0xd3c	; 0xd3c <TIMER_voidTimer0SetCompareMatchValue>
	// delay copy_time * 1sec
	for(u16 Local_u16Counter1=0;Local_u16Counter1<Copy_u32Time_ms;Local_u16Counter1++)
     ea0:	1c 82       	std	Y+4, r1	; 0x04
     ea2:	1b 82       	std	Y+3, r1	; 0x03
     ea4:	23 c0       	rjmp	.+70     	; 0xeec <TIMER_voidSetBusyWaitTimer0_ms+0x64>
	{
		// delay 1 sec
	for(u16 Local_u16Counter2=0;Local_u16Counter2<4;Local_u16Counter2++)
     ea6:	1a 82       	std	Y+2, r1	; 0x02
     ea8:	19 82       	std	Y+1, r1	; 0x01
     eaa:	16 c0       	rjmp	.+44     	; 0xed8 <TIMER_voidSetBusyWaitTimer0_ms+0x50>
	{
	while(GET_BIT(TIFR,1)==0);
     eac:	e8 e5       	ldi	r30, 0x58	; 88
     eae:	f0 e0       	ldi	r31, 0x00	; 0
     eb0:	80 81       	ld	r24, Z
     eb2:	86 95       	lsr	r24
     eb4:	88 2f       	mov	r24, r24
     eb6:	90 e0       	ldi	r25, 0x00	; 0
     eb8:	81 70       	andi	r24, 0x01	; 1
     eba:	90 70       	andi	r25, 0x00	; 0
     ebc:	00 97       	sbiw	r24, 0x00	; 0
     ebe:	b1 f3       	breq	.-20     	; 0xeac <TIMER_voidSetBusyWaitTimer0_ms+0x24>

	SET_BIT(TIFR,1);
     ec0:	a8 e5       	ldi	r26, 0x58	; 88
     ec2:	b0 e0       	ldi	r27, 0x00	; 0
     ec4:	e8 e5       	ldi	r30, 0x58	; 88
     ec6:	f0 e0       	ldi	r31, 0x00	; 0
     ec8:	80 81       	ld	r24, Z
     eca:	82 60       	ori	r24, 0x02	; 2
     ecc:	8c 93       	st	X, r24
	TIMER_voidTimer0SetCompareMatchValue(250);
	// delay copy_time * 1sec
	for(u16 Local_u16Counter1=0;Local_u16Counter1<Copy_u32Time_ms;Local_u16Counter1++)
	{
		// delay 1 sec
	for(u16 Local_u16Counter2=0;Local_u16Counter2<4;Local_u16Counter2++)
     ece:	89 81       	ldd	r24, Y+1	; 0x01
     ed0:	9a 81       	ldd	r25, Y+2	; 0x02
     ed2:	01 96       	adiw	r24, 0x01	; 1
     ed4:	9a 83       	std	Y+2, r25	; 0x02
     ed6:	89 83       	std	Y+1, r24	; 0x01
     ed8:	89 81       	ldd	r24, Y+1	; 0x01
     eda:	9a 81       	ldd	r25, Y+2	; 0x02
     edc:	84 30       	cpi	r24, 0x04	; 4
     ede:	91 05       	cpc	r25, r1
     ee0:	28 f3       	brcs	.-54     	; 0xeac <TIMER_voidSetBusyWaitTimer0_ms+0x24>
}
void TIMER_voidSetBusyWaitTimer0_ms(u32 Copy_u32Time_ms)
{
	TIMER_voidTimer0SetCompareMatchValue(250);
	// delay copy_time * 1sec
	for(u16 Local_u16Counter1=0;Local_u16Counter1<Copy_u32Time_ms;Local_u16Counter1++)
     ee2:	8b 81       	ldd	r24, Y+3	; 0x03
     ee4:	9c 81       	ldd	r25, Y+4	; 0x04
     ee6:	01 96       	adiw	r24, 0x01	; 1
     ee8:	9c 83       	std	Y+4, r25	; 0x04
     eea:	8b 83       	std	Y+3, r24	; 0x03
     eec:	2b 81       	ldd	r18, Y+3	; 0x03
     eee:	3c 81       	ldd	r19, Y+4	; 0x04
     ef0:	8d 81       	ldd	r24, Y+5	; 0x05
     ef2:	9e 81       	ldd	r25, Y+6	; 0x06
     ef4:	28 17       	cp	r18, r24
     ef6:	39 07       	cpc	r19, r25
     ef8:	b0 f2       	brcs	.-84     	; 0xea6 <TIMER_voidSetBusyWaitTimer0_ms+0x1e>
	SET_BIT(TIFR,1);


	}
	}
}
     efa:	26 96       	adiw	r28, 0x06	; 6
     efc:	0f b6       	in	r0, 0x3f	; 63
     efe:	f8 94       	cli
     f00:	de bf       	out	0x3e, r29	; 62
     f02:	0f be       	out	0x3f, r0	; 63
     f04:	cd bf       	out	0x3d, r28	; 61
     f06:	cf 91       	pop	r28
     f08:	df 91       	pop	r29
     f0a:	08 95       	ret

00000f0c <TIMER_voidTimer2FastPWM>:



void TIMER_voidTimer2FastPWM(void)

{//set  fast pwm
     f0c:	df 93       	push	r29
     f0e:	cf 93       	push	r28
     f10:	cd b7       	in	r28, 0x3d	; 61
     f12:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TCCR2,3);
     f14:	a5 e4       	ldi	r26, 0x45	; 69
     f16:	b0 e0       	ldi	r27, 0x00	; 0
     f18:	e5 e4       	ldi	r30, 0x45	; 69
     f1a:	f0 e0       	ldi	r31, 0x00	; 0
     f1c:	80 81       	ld	r24, Z
     f1e:	88 60       	ori	r24, 0x08	; 8
     f20:	8c 93       	st	X, r24
	SET_BIT(TCCR2,6);
     f22:	a5 e4       	ldi	r26, 0x45	; 69
     f24:	b0 e0       	ldi	r27, 0x00	; 0
     f26:	e5 e4       	ldi	r30, 0x45	; 69
     f28:	f0 e0       	ldi	r31, 0x00	; 0
     f2a:	80 81       	ld	r24, Z
     f2c:	80 64       	ori	r24, 0x40	; 64
     f2e:	8c 93       	st	X, r24

	//set prescaler div 8
	CLR_BIT(TCCR2,0);
     f30:	a5 e4       	ldi	r26, 0x45	; 69
     f32:	b0 e0       	ldi	r27, 0x00	; 0
     f34:	e5 e4       	ldi	r30, 0x45	; 69
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	80 81       	ld	r24, Z
     f3a:	8e 7f       	andi	r24, 0xFE	; 254
     f3c:	8c 93       	st	X, r24
	SET_BIT(TCCR2,1);
     f3e:	a5 e4       	ldi	r26, 0x45	; 69
     f40:	b0 e0       	ldi	r27, 0x00	; 0
     f42:	e5 e4       	ldi	r30, 0x45	; 69
     f44:	f0 e0       	ldi	r31, 0x00	; 0
     f46:	80 81       	ld	r24, Z
     f48:	82 60       	ori	r24, 0x02	; 2
     f4a:	8c 93       	st	X, r24
	CLR_BIT(TCCR2,2);
     f4c:	a5 e4       	ldi	r26, 0x45	; 69
     f4e:	b0 e0       	ldi	r27, 0x00	; 0
     f50:	e5 e4       	ldi	r30, 0x45	; 69
     f52:	f0 e0       	ldi	r31, 0x00	; 0
     f54:	80 81       	ld	r24, Z
     f56:	8b 7f       	andi	r24, 0xFB	; 251
     f58:	8c 93       	st	X, r24

	//NON inverted mode

	SET_BIT(TCCR2,5);
     f5a:	a5 e4       	ldi	r26, 0x45	; 69
     f5c:	b0 e0       	ldi	r27, 0x00	; 0
     f5e:	e5 e4       	ldi	r30, 0x45	; 69
     f60:	f0 e0       	ldi	r31, 0x00	; 0
     f62:	80 81       	ld	r24, Z
     f64:	80 62       	ori	r24, 0x20	; 32
     f66:	8c 93       	st	X, r24
	CLR_BIT(TCCR2,4);
     f68:	a5 e4       	ldi	r26, 0x45	; 69
     f6a:	b0 e0       	ldi	r27, 0x00	; 0
     f6c:	e5 e4       	ldi	r30, 0x45	; 69
     f6e:	f0 e0       	ldi	r31, 0x00	; 0
     f70:	80 81       	ld	r24, Z
     f72:	8f 7e       	andi	r24, 0xEF	; 239
     f74:	8c 93       	st	X, r24

}
     f76:	cf 91       	pop	r28
     f78:	df 91       	pop	r29
     f7a:	08 95       	ret

00000f7c <TIMER_voidTimer2SetCompareMatchVakue>:
void TIMER_voidTimer2SetCompareMatchVakue(u8 Copy_u8CompareMatchValue)
{
     f7c:	df 93       	push	r29
     f7e:	cf 93       	push	r28
     f80:	0f 92       	push	r0
     f82:	cd b7       	in	r28, 0x3d	; 61
     f84:	de b7       	in	r29, 0x3e	; 62
     f86:	89 83       	std	Y+1, r24	; 0x01
	OCR2=Copy_u8CompareMatchValue;
     f88:	e3 e4       	ldi	r30, 0x43	; 67
     f8a:	f0 e0       	ldi	r31, 0x00	; 0
     f8c:	89 81       	ldd	r24, Y+1	; 0x01
     f8e:	80 83       	st	Z, r24


}
     f90:	0f 90       	pop	r0
     f92:	cf 91       	pop	r28
     f94:	df 91       	pop	r29
     f96:	08 95       	ret

00000f98 <TIMER_voidTimer1Init>:

void TIMER_voidTimer1Init(void)
{
     f98:	df 93       	push	r29
     f9a:	cf 93       	push	r28
     f9c:	cd b7       	in	r28, 0x3d	; 61
     f9e:	de b7       	in	r29, 0x3e	; 62
	//set prescaler div by 8
	CLR_BIT(TCCR1B,0);
     fa0:	ae e4       	ldi	r26, 0x4E	; 78
     fa2:	b0 e0       	ldi	r27, 0x00	; 0
     fa4:	ee e4       	ldi	r30, 0x4E	; 78
     fa6:	f0 e0       	ldi	r31, 0x00	; 0
     fa8:	80 81       	ld	r24, Z
     faa:	8e 7f       	andi	r24, 0xFE	; 254
     fac:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,1);
     fae:	ae e4       	ldi	r26, 0x4E	; 78
     fb0:	b0 e0       	ldi	r27, 0x00	; 0
     fb2:	ee e4       	ldi	r30, 0x4E	; 78
     fb4:	f0 e0       	ldi	r31, 0x00	; 0
     fb6:	80 81       	ld	r24, Z
     fb8:	82 60       	ori	r24, 0x02	; 2
     fba:	8c 93       	st	X, r24

	CLR_BIT(TCCR1B,2);
     fbc:	ae e4       	ldi	r26, 0x4E	; 78
     fbe:	b0 e0       	ldi	r27, 0x00	; 0
     fc0:	ee e4       	ldi	r30, 0x4E	; 78
     fc2:	f0 e0       	ldi	r31, 0x00	; 0
     fc4:	80 81       	ld	r24, Z
     fc6:	8b 7f       	andi	r24, 0xFB	; 251
     fc8:	8c 93       	st	X, r24



	//set pwm mode clear on compare set at top

	SET_BIT(TCCR1A,7);
     fca:	af e4       	ldi	r26, 0x4F	; 79
     fcc:	b0 e0       	ldi	r27, 0x00	; 0
     fce:	ef e4       	ldi	r30, 0x4F	; 79
     fd0:	f0 e0       	ldi	r31, 0x00	; 0
     fd2:	80 81       	ld	r24, Z
     fd4:	80 68       	ori	r24, 0x80	; 128
     fd6:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A,6);
     fd8:	af e4       	ldi	r26, 0x4F	; 79
     fda:	b0 e0       	ldi	r27, 0x00	; 0
     fdc:	ef e4       	ldi	r30, 0x4F	; 79
     fde:	f0 e0       	ldi	r31, 0x00	; 0
     fe0:	80 81       	ld	r24, Z
     fe2:	8f 7b       	andi	r24, 0xBF	; 191
     fe4:	8c 93       	st	X, r24

	//SET mode 14

	CLR_BIT(TCCR1A,0);
     fe6:	af e4       	ldi	r26, 0x4F	; 79
     fe8:	b0 e0       	ldi	r27, 0x00	; 0
     fea:	ef e4       	ldi	r30, 0x4F	; 79
     fec:	f0 e0       	ldi	r31, 0x00	; 0
     fee:	80 81       	ld	r24, Z
     ff0:	8e 7f       	andi	r24, 0xFE	; 254
     ff2:	8c 93       	st	X, r24
	SET_BIT(TCCR1A,1);
     ff4:	af e4       	ldi	r26, 0x4F	; 79
     ff6:	b0 e0       	ldi	r27, 0x00	; 0
     ff8:	ef e4       	ldi	r30, 0x4F	; 79
     ffa:	f0 e0       	ldi	r31, 0x00	; 0
     ffc:	80 81       	ld	r24, Z
     ffe:	82 60       	ori	r24, 0x02	; 2
    1000:	8c 93       	st	X, r24

	SET_BIT(TCCR1B,3);
    1002:	ae e4       	ldi	r26, 0x4E	; 78
    1004:	b0 e0       	ldi	r27, 0x00	; 0
    1006:	ee e4       	ldi	r30, 0x4E	; 78
    1008:	f0 e0       	ldi	r31, 0x00	; 0
    100a:	80 81       	ld	r24, Z
    100c:	88 60       	ori	r24, 0x08	; 8
    100e:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,4);
    1010:	ae e4       	ldi	r26, 0x4E	; 78
    1012:	b0 e0       	ldi	r27, 0x00	; 0
    1014:	ee e4       	ldi	r30, 0x4E	; 78
    1016:	f0 e0       	ldi	r31, 0x00	; 0
    1018:	80 81       	ld	r24, Z
    101a:	80 61       	ori	r24, 0x10	; 16
    101c:	8c 93       	st	X, r24




}
    101e:	cf 91       	pop	r28
    1020:	df 91       	pop	r29
    1022:	08 95       	ret

00001024 <TIMER_voidSetTimer1OverFlowValue>:
void TIMER_voidSetTimer1OverFlowValue(u16 Copy_u16OverFlowValue)
{
    1024:	df 93       	push	r29
    1026:	cf 93       	push	r28
    1028:	00 d0       	rcall	.+0      	; 0x102a <TIMER_voidSetTimer1OverFlowValue+0x6>
    102a:	cd b7       	in	r28, 0x3d	; 61
    102c:	de b7       	in	r29, 0x3e	; 62
    102e:	9a 83       	std	Y+2, r25	; 0x02
    1030:	89 83       	std	Y+1, r24	; 0x01

	ICR1=Copy_u16OverFlowValue;
    1032:	e6 e4       	ldi	r30, 0x46	; 70
    1034:	f0 e0       	ldi	r31, 0x00	; 0
    1036:	89 81       	ldd	r24, Y+1	; 0x01
    1038:	9a 81       	ldd	r25, Y+2	; 0x02
    103a:	91 83       	std	Z+1, r25	; 0x01
    103c:	80 83       	st	Z, r24

}
    103e:	0f 90       	pop	r0
    1040:	0f 90       	pop	r0
    1042:	cf 91       	pop	r28
    1044:	df 91       	pop	r29
    1046:	08 95       	ret

00001048 <TIMER_voidTimer1ChannelASetCompareMatchValue>:
void TIMER_voidTimer1ChannelASetCompareMatchValue(u16 Copy_u16CompareMatchValue)
{
    1048:	df 93       	push	r29
    104a:	cf 93       	push	r28
    104c:	00 d0       	rcall	.+0      	; 0x104e <TIMER_voidTimer1ChannelASetCompareMatchValue+0x6>
    104e:	cd b7       	in	r28, 0x3d	; 61
    1050:	de b7       	in	r29, 0x3e	; 62
    1052:	9a 83       	std	Y+2, r25	; 0x02
    1054:	89 83       	std	Y+1, r24	; 0x01

	OCR1A=Copy_u16CompareMatchValue;
    1056:	ea e4       	ldi	r30, 0x4A	; 74
    1058:	f0 e0       	ldi	r31, 0x00	; 0
    105a:	89 81       	ldd	r24, Y+1	; 0x01
    105c:	9a 81       	ldd	r25, Y+2	; 0x02
    105e:	91 83       	std	Z+1, r25	; 0x01
    1060:	80 83       	st	Z, r24

}
    1062:	0f 90       	pop	r0
    1064:	0f 90       	pop	r0
    1066:	cf 91       	pop	r28
    1068:	df 91       	pop	r29
    106a:	08 95       	ret

0000106c <GIE_voidEnableGlobalInterrupt>:
#include "../../LIB/BIT_MATH.h"
#include "../../LIB/STD_TYPES.h"
#include "GIE_interface.h"

void GIE_voidEnableGlobalInterrupt()
{
    106c:	df 93       	push	r29
    106e:	cf 93       	push	r28
    1070:	cd b7       	in	r28, 0x3d	; 61
    1072:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,7);
    1074:	af e5       	ldi	r26, 0x5F	; 95
    1076:	b0 e0       	ldi	r27, 0x00	; 0
    1078:	ef e5       	ldi	r30, 0x5F	; 95
    107a:	f0 e0       	ldi	r31, 0x00	; 0
    107c:	80 81       	ld	r24, Z
    107e:	80 68       	ori	r24, 0x80	; 128
    1080:	8c 93       	st	X, r24
}
    1082:	cf 91       	pop	r28
    1084:	df 91       	pop	r29
    1086:	08 95       	ret

00001088 <GIE_voidDisableGlobalInterrupt>:

void GIE_voidDisableGlobalInterrupt()
{
    1088:	df 93       	push	r29
    108a:	cf 93       	push	r28
    108c:	cd b7       	in	r28, 0x3d	; 61
    108e:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,7);
    1090:	af e5       	ldi	r26, 0x5F	; 95
    1092:	b0 e0       	ldi	r27, 0x00	; 0
    1094:	ef e5       	ldi	r30, 0x5F	; 95
    1096:	f0 e0       	ldi	r31, 0x00	; 0
    1098:	80 81       	ld	r24, Z
    109a:	8f 77       	andi	r24, 0x7F	; 127
    109c:	8c 93       	st	X, r24


}
    109e:	cf 91       	pop	r28
    10a0:	df 91       	pop	r29
    10a2:	08 95       	ret

000010a4 <DIO_voidSetPinDirection>:
#include "DIO_interface.h"



void DIO_voidSetPinDirection(u8 Copy_u8portName,u8 Copy_u8PinNumber,u8 Copy_pinstate)
{
    10a4:	df 93       	push	r29
    10a6:	cf 93       	push	r28
    10a8:	cd b7       	in	r28, 0x3d	; 61
    10aa:	de b7       	in	r29, 0x3e	; 62
    10ac:	2d 97       	sbiw	r28, 0x0d	; 13
    10ae:	0f b6       	in	r0, 0x3f	; 63
    10b0:	f8 94       	cli
    10b2:	de bf       	out	0x3e, r29	; 62
    10b4:	0f be       	out	0x3f, r0	; 63
    10b6:	cd bf       	out	0x3d, r28	; 61
    10b8:	89 83       	std	Y+1, r24	; 0x01
    10ba:	6a 83       	std	Y+2, r22	; 0x02
    10bc:	4b 83       	std	Y+3, r20	; 0x03
switch(Copy_u8portName)
    10be:	89 81       	ldd	r24, Y+1	; 0x01
    10c0:	28 2f       	mov	r18, r24
    10c2:	30 e0       	ldi	r19, 0x00	; 0
    10c4:	3d 87       	std	Y+13, r19	; 0x0d
    10c6:	2c 87       	std	Y+12, r18	; 0x0c
    10c8:	8c 85       	ldd	r24, Y+12	; 0x0c
    10ca:	9d 85       	ldd	r25, Y+13	; 0x0d
    10cc:	81 30       	cpi	r24, 0x01	; 1
    10ce:	91 05       	cpc	r25, r1
    10d0:	09 f4       	brne	.+2      	; 0x10d4 <DIO_voidSetPinDirection+0x30>
    10d2:	4f c0       	rjmp	.+158    	; 0x1172 <DIO_voidSetPinDirection+0xce>
    10d4:	2c 85       	ldd	r18, Y+12	; 0x0c
    10d6:	3d 85       	ldd	r19, Y+13	; 0x0d
    10d8:	22 30       	cpi	r18, 0x02	; 2
    10da:	31 05       	cpc	r19, r1
    10dc:	2c f4       	brge	.+10     	; 0x10e8 <DIO_voidSetPinDirection+0x44>
    10de:	8c 85       	ldd	r24, Y+12	; 0x0c
    10e0:	9d 85       	ldd	r25, Y+13	; 0x0d
    10e2:	00 97       	sbiw	r24, 0x00	; 0
    10e4:	71 f0       	breq	.+28     	; 0x1102 <DIO_voidSetPinDirection+0x5e>
    10e6:	eb c0       	rjmp	.+470    	; 0x12be <DIO_voidSetPinDirection+0x21a>
    10e8:	2c 85       	ldd	r18, Y+12	; 0x0c
    10ea:	3d 85       	ldd	r19, Y+13	; 0x0d
    10ec:	22 30       	cpi	r18, 0x02	; 2
    10ee:	31 05       	cpc	r19, r1
    10f0:	09 f4       	brne	.+2      	; 0x10f4 <DIO_voidSetPinDirection+0x50>
    10f2:	77 c0       	rjmp	.+238    	; 0x11e2 <DIO_voidSetPinDirection+0x13e>
    10f4:	8c 85       	ldd	r24, Y+12	; 0x0c
    10f6:	9d 85       	ldd	r25, Y+13	; 0x0d
    10f8:	83 30       	cpi	r24, 0x03	; 3
    10fa:	91 05       	cpc	r25, r1
    10fc:	09 f4       	brne	.+2      	; 0x1100 <DIO_voidSetPinDirection+0x5c>
    10fe:	a9 c0       	rjmp	.+338    	; 0x1252 <DIO_voidSetPinDirection+0x1ae>
    1100:	de c0       	rjmp	.+444    	; 0x12be <DIO_voidSetPinDirection+0x21a>
{

case DIO_PORTA:
	switch(Copy_pinstate)
    1102:	8b 81       	ldd	r24, Y+3	; 0x03
    1104:	28 2f       	mov	r18, r24
    1106:	30 e0       	ldi	r19, 0x00	; 0
    1108:	3b 87       	std	Y+11, r19	; 0x0b
    110a:	2a 87       	std	Y+10, r18	; 0x0a
    110c:	8a 85       	ldd	r24, Y+10	; 0x0a
    110e:	9b 85       	ldd	r25, Y+11	; 0x0b
    1110:	00 97       	sbiw	r24, 0x00	; 0
    1112:	d1 f0       	breq	.+52     	; 0x1148 <DIO_voidSetPinDirection+0xa4>
    1114:	2a 85       	ldd	r18, Y+10	; 0x0a
    1116:	3b 85       	ldd	r19, Y+11	; 0x0b
    1118:	21 30       	cpi	r18, 0x01	; 1
    111a:	31 05       	cpc	r19, r1
    111c:	09 f0       	breq	.+2      	; 0x1120 <DIO_voidSetPinDirection+0x7c>
    111e:	cf c0       	rjmp	.+414    	; 0x12be <DIO_voidSetPinDirection+0x21a>
	{
		case OUTPUT:
			SET_BIT(DDRA,Copy_u8PinNumber);
    1120:	aa e3       	ldi	r26, 0x3A	; 58
    1122:	b0 e0       	ldi	r27, 0x00	; 0
    1124:	ea e3       	ldi	r30, 0x3A	; 58
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	80 81       	ld	r24, Z
    112a:	48 2f       	mov	r20, r24
    112c:	8a 81       	ldd	r24, Y+2	; 0x02
    112e:	28 2f       	mov	r18, r24
    1130:	30 e0       	ldi	r19, 0x00	; 0
    1132:	81 e0       	ldi	r24, 0x01	; 1
    1134:	90 e0       	ldi	r25, 0x00	; 0
    1136:	02 2e       	mov	r0, r18
    1138:	02 c0       	rjmp	.+4      	; 0x113e <DIO_voidSetPinDirection+0x9a>
    113a:	88 0f       	add	r24, r24
    113c:	99 1f       	adc	r25, r25
    113e:	0a 94       	dec	r0
    1140:	e2 f7       	brpl	.-8      	; 0x113a <DIO_voidSetPinDirection+0x96>
    1142:	84 2b       	or	r24, r20
    1144:	8c 93       	st	X, r24
    1146:	bb c0       	rjmp	.+374    	; 0x12be <DIO_voidSetPinDirection+0x21a>

			break;
		case INPUT:
			CLR_BIT(DDRA,Copy_u8PinNumber);
    1148:	aa e3       	ldi	r26, 0x3A	; 58
    114a:	b0 e0       	ldi	r27, 0x00	; 0
    114c:	ea e3       	ldi	r30, 0x3A	; 58
    114e:	f0 e0       	ldi	r31, 0x00	; 0
    1150:	80 81       	ld	r24, Z
    1152:	48 2f       	mov	r20, r24
    1154:	8a 81       	ldd	r24, Y+2	; 0x02
    1156:	28 2f       	mov	r18, r24
    1158:	30 e0       	ldi	r19, 0x00	; 0
    115a:	81 e0       	ldi	r24, 0x01	; 1
    115c:	90 e0       	ldi	r25, 0x00	; 0
    115e:	02 2e       	mov	r0, r18
    1160:	02 c0       	rjmp	.+4      	; 0x1166 <DIO_voidSetPinDirection+0xc2>
    1162:	88 0f       	add	r24, r24
    1164:	99 1f       	adc	r25, r25
    1166:	0a 94       	dec	r0
    1168:	e2 f7       	brpl	.-8      	; 0x1162 <DIO_voidSetPinDirection+0xbe>
    116a:	80 95       	com	r24
    116c:	84 23       	and	r24, r20
    116e:	8c 93       	st	X, r24
    1170:	a6 c0       	rjmp	.+332    	; 0x12be <DIO_voidSetPinDirection+0x21a>
	}
	break;
case DIO_PORTB:


	switch(Copy_pinstate)
    1172:	8b 81       	ldd	r24, Y+3	; 0x03
    1174:	28 2f       	mov	r18, r24
    1176:	30 e0       	ldi	r19, 0x00	; 0
    1178:	39 87       	std	Y+9, r19	; 0x09
    117a:	28 87       	std	Y+8, r18	; 0x08
    117c:	88 85       	ldd	r24, Y+8	; 0x08
    117e:	99 85       	ldd	r25, Y+9	; 0x09
    1180:	00 97       	sbiw	r24, 0x00	; 0
    1182:	d1 f0       	breq	.+52     	; 0x11b8 <DIO_voidSetPinDirection+0x114>
    1184:	28 85       	ldd	r18, Y+8	; 0x08
    1186:	39 85       	ldd	r19, Y+9	; 0x09
    1188:	21 30       	cpi	r18, 0x01	; 1
    118a:	31 05       	cpc	r19, r1
    118c:	09 f0       	breq	.+2      	; 0x1190 <DIO_voidSetPinDirection+0xec>
    118e:	97 c0       	rjmp	.+302    	; 0x12be <DIO_voidSetPinDirection+0x21a>
	{
		case OUTPUT:
			SET_BIT(DDRB,Copy_u8PinNumber);
    1190:	a7 e3       	ldi	r26, 0x37	; 55
    1192:	b0 e0       	ldi	r27, 0x00	; 0
    1194:	e7 e3       	ldi	r30, 0x37	; 55
    1196:	f0 e0       	ldi	r31, 0x00	; 0
    1198:	80 81       	ld	r24, Z
    119a:	48 2f       	mov	r20, r24
    119c:	8a 81       	ldd	r24, Y+2	; 0x02
    119e:	28 2f       	mov	r18, r24
    11a0:	30 e0       	ldi	r19, 0x00	; 0
    11a2:	81 e0       	ldi	r24, 0x01	; 1
    11a4:	90 e0       	ldi	r25, 0x00	; 0
    11a6:	02 2e       	mov	r0, r18
    11a8:	02 c0       	rjmp	.+4      	; 0x11ae <DIO_voidSetPinDirection+0x10a>
    11aa:	88 0f       	add	r24, r24
    11ac:	99 1f       	adc	r25, r25
    11ae:	0a 94       	dec	r0
    11b0:	e2 f7       	brpl	.-8      	; 0x11aa <DIO_voidSetPinDirection+0x106>
    11b2:	84 2b       	or	r24, r20
    11b4:	8c 93       	st	X, r24
    11b6:	83 c0       	rjmp	.+262    	; 0x12be <DIO_voidSetPinDirection+0x21a>

			break;
		case INPUT:
			CLR_BIT(DDRB,Copy_u8PinNumber);
    11b8:	a7 e3       	ldi	r26, 0x37	; 55
    11ba:	b0 e0       	ldi	r27, 0x00	; 0
    11bc:	e7 e3       	ldi	r30, 0x37	; 55
    11be:	f0 e0       	ldi	r31, 0x00	; 0
    11c0:	80 81       	ld	r24, Z
    11c2:	48 2f       	mov	r20, r24
    11c4:	8a 81       	ldd	r24, Y+2	; 0x02
    11c6:	28 2f       	mov	r18, r24
    11c8:	30 e0       	ldi	r19, 0x00	; 0
    11ca:	81 e0       	ldi	r24, 0x01	; 1
    11cc:	90 e0       	ldi	r25, 0x00	; 0
    11ce:	02 2e       	mov	r0, r18
    11d0:	02 c0       	rjmp	.+4      	; 0x11d6 <DIO_voidSetPinDirection+0x132>
    11d2:	88 0f       	add	r24, r24
    11d4:	99 1f       	adc	r25, r25
    11d6:	0a 94       	dec	r0
    11d8:	e2 f7       	brpl	.-8      	; 0x11d2 <DIO_voidSetPinDirection+0x12e>
    11da:	80 95       	com	r24
    11dc:	84 23       	and	r24, r20
    11de:	8c 93       	st	X, r24
    11e0:	6e c0       	rjmp	.+220    	; 0x12be <DIO_voidSetPinDirection+0x21a>
	}

	break;
case DIO_PORTC:

	switch(Copy_pinstate)
    11e2:	8b 81       	ldd	r24, Y+3	; 0x03
    11e4:	28 2f       	mov	r18, r24
    11e6:	30 e0       	ldi	r19, 0x00	; 0
    11e8:	3f 83       	std	Y+7, r19	; 0x07
    11ea:	2e 83       	std	Y+6, r18	; 0x06
    11ec:	8e 81       	ldd	r24, Y+6	; 0x06
    11ee:	9f 81       	ldd	r25, Y+7	; 0x07
    11f0:	00 97       	sbiw	r24, 0x00	; 0
    11f2:	d1 f0       	breq	.+52     	; 0x1228 <DIO_voidSetPinDirection+0x184>
    11f4:	2e 81       	ldd	r18, Y+6	; 0x06
    11f6:	3f 81       	ldd	r19, Y+7	; 0x07
    11f8:	21 30       	cpi	r18, 0x01	; 1
    11fa:	31 05       	cpc	r19, r1
    11fc:	09 f0       	breq	.+2      	; 0x1200 <DIO_voidSetPinDirection+0x15c>
    11fe:	5f c0       	rjmp	.+190    	; 0x12be <DIO_voidSetPinDirection+0x21a>
	{
		case OUTPUT:
			SET_BIT(DDRC,Copy_u8PinNumber);
    1200:	a4 e3       	ldi	r26, 0x34	; 52
    1202:	b0 e0       	ldi	r27, 0x00	; 0
    1204:	e4 e3       	ldi	r30, 0x34	; 52
    1206:	f0 e0       	ldi	r31, 0x00	; 0
    1208:	80 81       	ld	r24, Z
    120a:	48 2f       	mov	r20, r24
    120c:	8a 81       	ldd	r24, Y+2	; 0x02
    120e:	28 2f       	mov	r18, r24
    1210:	30 e0       	ldi	r19, 0x00	; 0
    1212:	81 e0       	ldi	r24, 0x01	; 1
    1214:	90 e0       	ldi	r25, 0x00	; 0
    1216:	02 2e       	mov	r0, r18
    1218:	02 c0       	rjmp	.+4      	; 0x121e <DIO_voidSetPinDirection+0x17a>
    121a:	88 0f       	add	r24, r24
    121c:	99 1f       	adc	r25, r25
    121e:	0a 94       	dec	r0
    1220:	e2 f7       	brpl	.-8      	; 0x121a <DIO_voidSetPinDirection+0x176>
    1222:	84 2b       	or	r24, r20
    1224:	8c 93       	st	X, r24
    1226:	4b c0       	rjmp	.+150    	; 0x12be <DIO_voidSetPinDirection+0x21a>

			break;
		case INPUT:
			CLR_BIT(DDRC,Copy_u8PinNumber);
    1228:	a4 e3       	ldi	r26, 0x34	; 52
    122a:	b0 e0       	ldi	r27, 0x00	; 0
    122c:	e4 e3       	ldi	r30, 0x34	; 52
    122e:	f0 e0       	ldi	r31, 0x00	; 0
    1230:	80 81       	ld	r24, Z
    1232:	48 2f       	mov	r20, r24
    1234:	8a 81       	ldd	r24, Y+2	; 0x02
    1236:	28 2f       	mov	r18, r24
    1238:	30 e0       	ldi	r19, 0x00	; 0
    123a:	81 e0       	ldi	r24, 0x01	; 1
    123c:	90 e0       	ldi	r25, 0x00	; 0
    123e:	02 2e       	mov	r0, r18
    1240:	02 c0       	rjmp	.+4      	; 0x1246 <DIO_voidSetPinDirection+0x1a2>
    1242:	88 0f       	add	r24, r24
    1244:	99 1f       	adc	r25, r25
    1246:	0a 94       	dec	r0
    1248:	e2 f7       	brpl	.-8      	; 0x1242 <DIO_voidSetPinDirection+0x19e>
    124a:	80 95       	com	r24
    124c:	84 23       	and	r24, r20
    124e:	8c 93       	st	X, r24
    1250:	36 c0       	rjmp	.+108    	; 0x12be <DIO_voidSetPinDirection+0x21a>
	}

	break;
case DIO_PORTD:

	switch(Copy_pinstate)
    1252:	8b 81       	ldd	r24, Y+3	; 0x03
    1254:	28 2f       	mov	r18, r24
    1256:	30 e0       	ldi	r19, 0x00	; 0
    1258:	3d 83       	std	Y+5, r19	; 0x05
    125a:	2c 83       	std	Y+4, r18	; 0x04
    125c:	8c 81       	ldd	r24, Y+4	; 0x04
    125e:	9d 81       	ldd	r25, Y+5	; 0x05
    1260:	00 97       	sbiw	r24, 0x00	; 0
    1262:	c9 f0       	breq	.+50     	; 0x1296 <DIO_voidSetPinDirection+0x1f2>
    1264:	2c 81       	ldd	r18, Y+4	; 0x04
    1266:	3d 81       	ldd	r19, Y+5	; 0x05
    1268:	21 30       	cpi	r18, 0x01	; 1
    126a:	31 05       	cpc	r19, r1
    126c:	41 f5       	brne	.+80     	; 0x12be <DIO_voidSetPinDirection+0x21a>
	{
		case OUTPUT:
			SET_BIT(DDRD,Copy_u8PinNumber);
    126e:	a1 e3       	ldi	r26, 0x31	; 49
    1270:	b0 e0       	ldi	r27, 0x00	; 0
    1272:	e1 e3       	ldi	r30, 0x31	; 49
    1274:	f0 e0       	ldi	r31, 0x00	; 0
    1276:	80 81       	ld	r24, Z
    1278:	48 2f       	mov	r20, r24
    127a:	8a 81       	ldd	r24, Y+2	; 0x02
    127c:	28 2f       	mov	r18, r24
    127e:	30 e0       	ldi	r19, 0x00	; 0
    1280:	81 e0       	ldi	r24, 0x01	; 1
    1282:	90 e0       	ldi	r25, 0x00	; 0
    1284:	02 2e       	mov	r0, r18
    1286:	02 c0       	rjmp	.+4      	; 0x128c <DIO_voidSetPinDirection+0x1e8>
    1288:	88 0f       	add	r24, r24
    128a:	99 1f       	adc	r25, r25
    128c:	0a 94       	dec	r0
    128e:	e2 f7       	brpl	.-8      	; 0x1288 <DIO_voidSetPinDirection+0x1e4>
    1290:	84 2b       	or	r24, r20
    1292:	8c 93       	st	X, r24
    1294:	14 c0       	rjmp	.+40     	; 0x12be <DIO_voidSetPinDirection+0x21a>

			break;
		case INPUT:
			CLR_BIT(DDRD,Copy_u8PinNumber);
    1296:	a1 e3       	ldi	r26, 0x31	; 49
    1298:	b0 e0       	ldi	r27, 0x00	; 0
    129a:	e1 e3       	ldi	r30, 0x31	; 49
    129c:	f0 e0       	ldi	r31, 0x00	; 0
    129e:	80 81       	ld	r24, Z
    12a0:	48 2f       	mov	r20, r24
    12a2:	8a 81       	ldd	r24, Y+2	; 0x02
    12a4:	28 2f       	mov	r18, r24
    12a6:	30 e0       	ldi	r19, 0x00	; 0
    12a8:	81 e0       	ldi	r24, 0x01	; 1
    12aa:	90 e0       	ldi	r25, 0x00	; 0
    12ac:	02 2e       	mov	r0, r18
    12ae:	02 c0       	rjmp	.+4      	; 0x12b4 <DIO_voidSetPinDirection+0x210>
    12b0:	88 0f       	add	r24, r24
    12b2:	99 1f       	adc	r25, r25
    12b4:	0a 94       	dec	r0
    12b6:	e2 f7       	brpl	.-8      	; 0x12b0 <DIO_voidSetPinDirection+0x20c>
    12b8:	80 95       	com	r24
    12ba:	84 23       	and	r24, r20
    12bc:	8c 93       	st	X, r24
	break;


}

}
    12be:	2d 96       	adiw	r28, 0x0d	; 13
    12c0:	0f b6       	in	r0, 0x3f	; 63
    12c2:	f8 94       	cli
    12c4:	de bf       	out	0x3e, r29	; 62
    12c6:	0f be       	out	0x3f, r0	; 63
    12c8:	cd bf       	out	0x3d, r28	; 61
    12ca:	cf 91       	pop	r28
    12cc:	df 91       	pop	r29
    12ce:	08 95       	ret

000012d0 <DIO_voidSetPinValue>:

void DIO_voidSetPinValue(u8 Copy_u8portName,u8 Copy_u8PinNumber,u8 Copy_pinvalue)
{
    12d0:	df 93       	push	r29
    12d2:	cf 93       	push	r28
    12d4:	cd b7       	in	r28, 0x3d	; 61
    12d6:	de b7       	in	r29, 0x3e	; 62
    12d8:	2d 97       	sbiw	r28, 0x0d	; 13
    12da:	0f b6       	in	r0, 0x3f	; 63
    12dc:	f8 94       	cli
    12de:	de bf       	out	0x3e, r29	; 62
    12e0:	0f be       	out	0x3f, r0	; 63
    12e2:	cd bf       	out	0x3d, r28	; 61
    12e4:	89 83       	std	Y+1, r24	; 0x01
    12e6:	6a 83       	std	Y+2, r22	; 0x02
    12e8:	4b 83       	std	Y+3, r20	; 0x03

	switch(Copy_u8portName)
    12ea:	89 81       	ldd	r24, Y+1	; 0x01
    12ec:	28 2f       	mov	r18, r24
    12ee:	30 e0       	ldi	r19, 0x00	; 0
    12f0:	3d 87       	std	Y+13, r19	; 0x0d
    12f2:	2c 87       	std	Y+12, r18	; 0x0c
    12f4:	8c 85       	ldd	r24, Y+12	; 0x0c
    12f6:	9d 85       	ldd	r25, Y+13	; 0x0d
    12f8:	81 30       	cpi	r24, 0x01	; 1
    12fa:	91 05       	cpc	r25, r1
    12fc:	09 f4       	brne	.+2      	; 0x1300 <DIO_voidSetPinValue+0x30>
    12fe:	4f c0       	rjmp	.+158    	; 0x139e <DIO_voidSetPinValue+0xce>
    1300:	2c 85       	ldd	r18, Y+12	; 0x0c
    1302:	3d 85       	ldd	r19, Y+13	; 0x0d
    1304:	22 30       	cpi	r18, 0x02	; 2
    1306:	31 05       	cpc	r19, r1
    1308:	2c f4       	brge	.+10     	; 0x1314 <DIO_voidSetPinValue+0x44>
    130a:	8c 85       	ldd	r24, Y+12	; 0x0c
    130c:	9d 85       	ldd	r25, Y+13	; 0x0d
    130e:	00 97       	sbiw	r24, 0x00	; 0
    1310:	71 f0       	breq	.+28     	; 0x132e <DIO_voidSetPinValue+0x5e>
    1312:	eb c0       	rjmp	.+470    	; 0x14ea <DIO_voidSetPinValue+0x21a>
    1314:	2c 85       	ldd	r18, Y+12	; 0x0c
    1316:	3d 85       	ldd	r19, Y+13	; 0x0d
    1318:	22 30       	cpi	r18, 0x02	; 2
    131a:	31 05       	cpc	r19, r1
    131c:	09 f4       	brne	.+2      	; 0x1320 <DIO_voidSetPinValue+0x50>
    131e:	77 c0       	rjmp	.+238    	; 0x140e <DIO_voidSetPinValue+0x13e>
    1320:	8c 85       	ldd	r24, Y+12	; 0x0c
    1322:	9d 85       	ldd	r25, Y+13	; 0x0d
    1324:	83 30       	cpi	r24, 0x03	; 3
    1326:	91 05       	cpc	r25, r1
    1328:	09 f4       	brne	.+2      	; 0x132c <DIO_voidSetPinValue+0x5c>
    132a:	a9 c0       	rjmp	.+338    	; 0x147e <DIO_voidSetPinValue+0x1ae>
    132c:	de c0       	rjmp	.+444    	; 0x14ea <DIO_voidSetPinValue+0x21a>
	{

	case DIO_PORTA:
		switch(Copy_pinvalue)
    132e:	8b 81       	ldd	r24, Y+3	; 0x03
    1330:	28 2f       	mov	r18, r24
    1332:	30 e0       	ldi	r19, 0x00	; 0
    1334:	3b 87       	std	Y+11, r19	; 0x0b
    1336:	2a 87       	std	Y+10, r18	; 0x0a
    1338:	8a 85       	ldd	r24, Y+10	; 0x0a
    133a:	9b 85       	ldd	r25, Y+11	; 0x0b
    133c:	00 97       	sbiw	r24, 0x00	; 0
    133e:	d1 f0       	breq	.+52     	; 0x1374 <DIO_voidSetPinValue+0xa4>
    1340:	2a 85       	ldd	r18, Y+10	; 0x0a
    1342:	3b 85       	ldd	r19, Y+11	; 0x0b
    1344:	21 30       	cpi	r18, 0x01	; 1
    1346:	31 05       	cpc	r19, r1
    1348:	09 f0       	breq	.+2      	; 0x134c <DIO_voidSetPinValue+0x7c>
    134a:	cf c0       	rjmp	.+414    	; 0x14ea <DIO_voidSetPinValue+0x21a>
		{
			case HIGH:
				SET_BIT(PORTA,Copy_u8PinNumber);
    134c:	ab e3       	ldi	r26, 0x3B	; 59
    134e:	b0 e0       	ldi	r27, 0x00	; 0
    1350:	eb e3       	ldi	r30, 0x3B	; 59
    1352:	f0 e0       	ldi	r31, 0x00	; 0
    1354:	80 81       	ld	r24, Z
    1356:	48 2f       	mov	r20, r24
    1358:	8a 81       	ldd	r24, Y+2	; 0x02
    135a:	28 2f       	mov	r18, r24
    135c:	30 e0       	ldi	r19, 0x00	; 0
    135e:	81 e0       	ldi	r24, 0x01	; 1
    1360:	90 e0       	ldi	r25, 0x00	; 0
    1362:	02 2e       	mov	r0, r18
    1364:	02 c0       	rjmp	.+4      	; 0x136a <DIO_voidSetPinValue+0x9a>
    1366:	88 0f       	add	r24, r24
    1368:	99 1f       	adc	r25, r25
    136a:	0a 94       	dec	r0
    136c:	e2 f7       	brpl	.-8      	; 0x1366 <DIO_voidSetPinValue+0x96>
    136e:	84 2b       	or	r24, r20
    1370:	8c 93       	st	X, r24
    1372:	bb c0       	rjmp	.+374    	; 0x14ea <DIO_voidSetPinValue+0x21a>

				break;
			case LOW:
				CLR_BIT(PORTA,Copy_u8PinNumber);
    1374:	ab e3       	ldi	r26, 0x3B	; 59
    1376:	b0 e0       	ldi	r27, 0x00	; 0
    1378:	eb e3       	ldi	r30, 0x3B	; 59
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	80 81       	ld	r24, Z
    137e:	48 2f       	mov	r20, r24
    1380:	8a 81       	ldd	r24, Y+2	; 0x02
    1382:	28 2f       	mov	r18, r24
    1384:	30 e0       	ldi	r19, 0x00	; 0
    1386:	81 e0       	ldi	r24, 0x01	; 1
    1388:	90 e0       	ldi	r25, 0x00	; 0
    138a:	02 2e       	mov	r0, r18
    138c:	02 c0       	rjmp	.+4      	; 0x1392 <DIO_voidSetPinValue+0xc2>
    138e:	88 0f       	add	r24, r24
    1390:	99 1f       	adc	r25, r25
    1392:	0a 94       	dec	r0
    1394:	e2 f7       	brpl	.-8      	; 0x138e <DIO_voidSetPinValue+0xbe>
    1396:	80 95       	com	r24
    1398:	84 23       	and	r24, r20
    139a:	8c 93       	st	X, r24
    139c:	a6 c0       	rjmp	.+332    	; 0x14ea <DIO_voidSetPinValue+0x21a>
		}
		break;
	case DIO_PORTB:


		switch(Copy_pinvalue)
    139e:	8b 81       	ldd	r24, Y+3	; 0x03
    13a0:	28 2f       	mov	r18, r24
    13a2:	30 e0       	ldi	r19, 0x00	; 0
    13a4:	39 87       	std	Y+9, r19	; 0x09
    13a6:	28 87       	std	Y+8, r18	; 0x08
    13a8:	88 85       	ldd	r24, Y+8	; 0x08
    13aa:	99 85       	ldd	r25, Y+9	; 0x09
    13ac:	00 97       	sbiw	r24, 0x00	; 0
    13ae:	d1 f0       	breq	.+52     	; 0x13e4 <DIO_voidSetPinValue+0x114>
    13b0:	28 85       	ldd	r18, Y+8	; 0x08
    13b2:	39 85       	ldd	r19, Y+9	; 0x09
    13b4:	21 30       	cpi	r18, 0x01	; 1
    13b6:	31 05       	cpc	r19, r1
    13b8:	09 f0       	breq	.+2      	; 0x13bc <DIO_voidSetPinValue+0xec>
    13ba:	97 c0       	rjmp	.+302    	; 0x14ea <DIO_voidSetPinValue+0x21a>
		{
			case HIGH:
				SET_BIT(PORTB,Copy_u8PinNumber);
    13bc:	a8 e3       	ldi	r26, 0x38	; 56
    13be:	b0 e0       	ldi	r27, 0x00	; 0
    13c0:	e8 e3       	ldi	r30, 0x38	; 56
    13c2:	f0 e0       	ldi	r31, 0x00	; 0
    13c4:	80 81       	ld	r24, Z
    13c6:	48 2f       	mov	r20, r24
    13c8:	8a 81       	ldd	r24, Y+2	; 0x02
    13ca:	28 2f       	mov	r18, r24
    13cc:	30 e0       	ldi	r19, 0x00	; 0
    13ce:	81 e0       	ldi	r24, 0x01	; 1
    13d0:	90 e0       	ldi	r25, 0x00	; 0
    13d2:	02 2e       	mov	r0, r18
    13d4:	02 c0       	rjmp	.+4      	; 0x13da <DIO_voidSetPinValue+0x10a>
    13d6:	88 0f       	add	r24, r24
    13d8:	99 1f       	adc	r25, r25
    13da:	0a 94       	dec	r0
    13dc:	e2 f7       	brpl	.-8      	; 0x13d6 <DIO_voidSetPinValue+0x106>
    13de:	84 2b       	or	r24, r20
    13e0:	8c 93       	st	X, r24
    13e2:	83 c0       	rjmp	.+262    	; 0x14ea <DIO_voidSetPinValue+0x21a>

				break;
			case LOW:
				CLR_BIT(PORTB,Copy_u8PinNumber);
    13e4:	a8 e3       	ldi	r26, 0x38	; 56
    13e6:	b0 e0       	ldi	r27, 0x00	; 0
    13e8:	e8 e3       	ldi	r30, 0x38	; 56
    13ea:	f0 e0       	ldi	r31, 0x00	; 0
    13ec:	80 81       	ld	r24, Z
    13ee:	48 2f       	mov	r20, r24
    13f0:	8a 81       	ldd	r24, Y+2	; 0x02
    13f2:	28 2f       	mov	r18, r24
    13f4:	30 e0       	ldi	r19, 0x00	; 0
    13f6:	81 e0       	ldi	r24, 0x01	; 1
    13f8:	90 e0       	ldi	r25, 0x00	; 0
    13fa:	02 2e       	mov	r0, r18
    13fc:	02 c0       	rjmp	.+4      	; 0x1402 <DIO_voidSetPinValue+0x132>
    13fe:	88 0f       	add	r24, r24
    1400:	99 1f       	adc	r25, r25
    1402:	0a 94       	dec	r0
    1404:	e2 f7       	brpl	.-8      	; 0x13fe <DIO_voidSetPinValue+0x12e>
    1406:	80 95       	com	r24
    1408:	84 23       	and	r24, r20
    140a:	8c 93       	st	X, r24
    140c:	6e c0       	rjmp	.+220    	; 0x14ea <DIO_voidSetPinValue+0x21a>
		}

		break;
	case DIO_PORTC:

		switch(Copy_pinvalue)
    140e:	8b 81       	ldd	r24, Y+3	; 0x03
    1410:	28 2f       	mov	r18, r24
    1412:	30 e0       	ldi	r19, 0x00	; 0
    1414:	3f 83       	std	Y+7, r19	; 0x07
    1416:	2e 83       	std	Y+6, r18	; 0x06
    1418:	8e 81       	ldd	r24, Y+6	; 0x06
    141a:	9f 81       	ldd	r25, Y+7	; 0x07
    141c:	00 97       	sbiw	r24, 0x00	; 0
    141e:	d1 f0       	breq	.+52     	; 0x1454 <DIO_voidSetPinValue+0x184>
    1420:	2e 81       	ldd	r18, Y+6	; 0x06
    1422:	3f 81       	ldd	r19, Y+7	; 0x07
    1424:	21 30       	cpi	r18, 0x01	; 1
    1426:	31 05       	cpc	r19, r1
    1428:	09 f0       	breq	.+2      	; 0x142c <DIO_voidSetPinValue+0x15c>
    142a:	5f c0       	rjmp	.+190    	; 0x14ea <DIO_voidSetPinValue+0x21a>
		{
			case HIGH:
				SET_BIT(PORTC,Copy_u8PinNumber);
    142c:	a5 e3       	ldi	r26, 0x35	; 53
    142e:	b0 e0       	ldi	r27, 0x00	; 0
    1430:	e5 e3       	ldi	r30, 0x35	; 53
    1432:	f0 e0       	ldi	r31, 0x00	; 0
    1434:	80 81       	ld	r24, Z
    1436:	48 2f       	mov	r20, r24
    1438:	8a 81       	ldd	r24, Y+2	; 0x02
    143a:	28 2f       	mov	r18, r24
    143c:	30 e0       	ldi	r19, 0x00	; 0
    143e:	81 e0       	ldi	r24, 0x01	; 1
    1440:	90 e0       	ldi	r25, 0x00	; 0
    1442:	02 2e       	mov	r0, r18
    1444:	02 c0       	rjmp	.+4      	; 0x144a <DIO_voidSetPinValue+0x17a>
    1446:	88 0f       	add	r24, r24
    1448:	99 1f       	adc	r25, r25
    144a:	0a 94       	dec	r0
    144c:	e2 f7       	brpl	.-8      	; 0x1446 <DIO_voidSetPinValue+0x176>
    144e:	84 2b       	or	r24, r20
    1450:	8c 93       	st	X, r24
    1452:	4b c0       	rjmp	.+150    	; 0x14ea <DIO_voidSetPinValue+0x21a>

				break;
			case LOW:
				CLR_BIT(PORTC,Copy_u8PinNumber);
    1454:	a5 e3       	ldi	r26, 0x35	; 53
    1456:	b0 e0       	ldi	r27, 0x00	; 0
    1458:	e5 e3       	ldi	r30, 0x35	; 53
    145a:	f0 e0       	ldi	r31, 0x00	; 0
    145c:	80 81       	ld	r24, Z
    145e:	48 2f       	mov	r20, r24
    1460:	8a 81       	ldd	r24, Y+2	; 0x02
    1462:	28 2f       	mov	r18, r24
    1464:	30 e0       	ldi	r19, 0x00	; 0
    1466:	81 e0       	ldi	r24, 0x01	; 1
    1468:	90 e0       	ldi	r25, 0x00	; 0
    146a:	02 2e       	mov	r0, r18
    146c:	02 c0       	rjmp	.+4      	; 0x1472 <DIO_voidSetPinValue+0x1a2>
    146e:	88 0f       	add	r24, r24
    1470:	99 1f       	adc	r25, r25
    1472:	0a 94       	dec	r0
    1474:	e2 f7       	brpl	.-8      	; 0x146e <DIO_voidSetPinValue+0x19e>
    1476:	80 95       	com	r24
    1478:	84 23       	and	r24, r20
    147a:	8c 93       	st	X, r24
    147c:	36 c0       	rjmp	.+108    	; 0x14ea <DIO_voidSetPinValue+0x21a>
		}

		break;
	case DIO_PORTD:

		switch(Copy_pinvalue)
    147e:	8b 81       	ldd	r24, Y+3	; 0x03
    1480:	28 2f       	mov	r18, r24
    1482:	30 e0       	ldi	r19, 0x00	; 0
    1484:	3d 83       	std	Y+5, r19	; 0x05
    1486:	2c 83       	std	Y+4, r18	; 0x04
    1488:	8c 81       	ldd	r24, Y+4	; 0x04
    148a:	9d 81       	ldd	r25, Y+5	; 0x05
    148c:	00 97       	sbiw	r24, 0x00	; 0
    148e:	c9 f0       	breq	.+50     	; 0x14c2 <DIO_voidSetPinValue+0x1f2>
    1490:	2c 81       	ldd	r18, Y+4	; 0x04
    1492:	3d 81       	ldd	r19, Y+5	; 0x05
    1494:	21 30       	cpi	r18, 0x01	; 1
    1496:	31 05       	cpc	r19, r1
    1498:	41 f5       	brne	.+80     	; 0x14ea <DIO_voidSetPinValue+0x21a>
		{
			case HIGH:
				SET_BIT(PORTD,Copy_u8PinNumber);
    149a:	a2 e3       	ldi	r26, 0x32	; 50
    149c:	b0 e0       	ldi	r27, 0x00	; 0
    149e:	e2 e3       	ldi	r30, 0x32	; 50
    14a0:	f0 e0       	ldi	r31, 0x00	; 0
    14a2:	80 81       	ld	r24, Z
    14a4:	48 2f       	mov	r20, r24
    14a6:	8a 81       	ldd	r24, Y+2	; 0x02
    14a8:	28 2f       	mov	r18, r24
    14aa:	30 e0       	ldi	r19, 0x00	; 0
    14ac:	81 e0       	ldi	r24, 0x01	; 1
    14ae:	90 e0       	ldi	r25, 0x00	; 0
    14b0:	02 2e       	mov	r0, r18
    14b2:	02 c0       	rjmp	.+4      	; 0x14b8 <DIO_voidSetPinValue+0x1e8>
    14b4:	88 0f       	add	r24, r24
    14b6:	99 1f       	adc	r25, r25
    14b8:	0a 94       	dec	r0
    14ba:	e2 f7       	brpl	.-8      	; 0x14b4 <DIO_voidSetPinValue+0x1e4>
    14bc:	84 2b       	or	r24, r20
    14be:	8c 93       	st	X, r24
    14c0:	14 c0       	rjmp	.+40     	; 0x14ea <DIO_voidSetPinValue+0x21a>

				break;
			case LOW:
				CLR_BIT(PORTD,Copy_u8PinNumber);
    14c2:	a2 e3       	ldi	r26, 0x32	; 50
    14c4:	b0 e0       	ldi	r27, 0x00	; 0
    14c6:	e2 e3       	ldi	r30, 0x32	; 50
    14c8:	f0 e0       	ldi	r31, 0x00	; 0
    14ca:	80 81       	ld	r24, Z
    14cc:	48 2f       	mov	r20, r24
    14ce:	8a 81       	ldd	r24, Y+2	; 0x02
    14d0:	28 2f       	mov	r18, r24
    14d2:	30 e0       	ldi	r19, 0x00	; 0
    14d4:	81 e0       	ldi	r24, 0x01	; 1
    14d6:	90 e0       	ldi	r25, 0x00	; 0
    14d8:	02 2e       	mov	r0, r18
    14da:	02 c0       	rjmp	.+4      	; 0x14e0 <DIO_voidSetPinValue+0x210>
    14dc:	88 0f       	add	r24, r24
    14de:	99 1f       	adc	r25, r25
    14e0:	0a 94       	dec	r0
    14e2:	e2 f7       	brpl	.-8      	; 0x14dc <DIO_voidSetPinValue+0x20c>
    14e4:	80 95       	com	r24
    14e6:	84 23       	and	r24, r20
    14e8:	8c 93       	st	X, r24
	}




}
    14ea:	2d 96       	adiw	r28, 0x0d	; 13
    14ec:	0f b6       	in	r0, 0x3f	; 63
    14ee:	f8 94       	cli
    14f0:	de bf       	out	0x3e, r29	; 62
    14f2:	0f be       	out	0x3f, r0	; 63
    14f4:	cd bf       	out	0x3d, r28	; 61
    14f6:	cf 91       	pop	r28
    14f8:	df 91       	pop	r29
    14fa:	08 95       	ret

000014fc <DIO_u8GetPinValue>:
u8 DIO_u8GetPinValue(u8 Copy_u8portName,u8 Copy_u8PinNumber)
{
    14fc:	df 93       	push	r29
    14fe:	cf 93       	push	r28
    1500:	00 d0       	rcall	.+0      	; 0x1502 <DIO_u8GetPinValue+0x6>
    1502:	00 d0       	rcall	.+0      	; 0x1504 <DIO_u8GetPinValue+0x8>
    1504:	0f 92       	push	r0
    1506:	cd b7       	in	r28, 0x3d	; 61
    1508:	de b7       	in	r29, 0x3e	; 62
    150a:	8a 83       	std	Y+2, r24	; 0x02
    150c:	6b 83       	std	Y+3, r22	; 0x03

	u8 Local_u8PinValue;


	switch(Copy_u8portName)
    150e:	8a 81       	ldd	r24, Y+2	; 0x02
    1510:	28 2f       	mov	r18, r24
    1512:	30 e0       	ldi	r19, 0x00	; 0
    1514:	3d 83       	std	Y+5, r19	; 0x05
    1516:	2c 83       	std	Y+4, r18	; 0x04
    1518:	4c 81       	ldd	r20, Y+4	; 0x04
    151a:	5d 81       	ldd	r21, Y+5	; 0x05
    151c:	41 30       	cpi	r20, 0x01	; 1
    151e:	51 05       	cpc	r21, r1
    1520:	41 f1       	breq	.+80     	; 0x1572 <DIO_u8GetPinValue+0x76>
    1522:	8c 81       	ldd	r24, Y+4	; 0x04
    1524:	9d 81       	ldd	r25, Y+5	; 0x05
    1526:	82 30       	cpi	r24, 0x02	; 2
    1528:	91 05       	cpc	r25, r1
    152a:	34 f4       	brge	.+12     	; 0x1538 <DIO_u8GetPinValue+0x3c>
    152c:	2c 81       	ldd	r18, Y+4	; 0x04
    152e:	3d 81       	ldd	r19, Y+5	; 0x05
    1530:	21 15       	cp	r18, r1
    1532:	31 05       	cpc	r19, r1
    1534:	61 f0       	breq	.+24     	; 0x154e <DIO_u8GetPinValue+0x52>
    1536:	52 c0       	rjmp	.+164    	; 0x15dc <DIO_u8GetPinValue+0xe0>
    1538:	4c 81       	ldd	r20, Y+4	; 0x04
    153a:	5d 81       	ldd	r21, Y+5	; 0x05
    153c:	42 30       	cpi	r20, 0x02	; 2
    153e:	51 05       	cpc	r21, r1
    1540:	51 f1       	breq	.+84     	; 0x1596 <DIO_u8GetPinValue+0x9a>
    1542:	8c 81       	ldd	r24, Y+4	; 0x04
    1544:	9d 81       	ldd	r25, Y+5	; 0x05
    1546:	83 30       	cpi	r24, 0x03	; 3
    1548:	91 05       	cpc	r25, r1
    154a:	b9 f1       	breq	.+110    	; 0x15ba <DIO_u8GetPinValue+0xbe>
    154c:	47 c0       	rjmp	.+142    	; 0x15dc <DIO_u8GetPinValue+0xe0>
		{
			case DIO_PORTA:
				Local_u8PinValue=GET_BIT(PINA, Copy_u8PinNumber);
    154e:	e9 e3       	ldi	r30, 0x39	; 57
    1550:	f0 e0       	ldi	r31, 0x00	; 0
    1552:	80 81       	ld	r24, Z
    1554:	28 2f       	mov	r18, r24
    1556:	30 e0       	ldi	r19, 0x00	; 0
    1558:	8b 81       	ldd	r24, Y+3	; 0x03
    155a:	88 2f       	mov	r24, r24
    155c:	90 e0       	ldi	r25, 0x00	; 0
    155e:	a9 01       	movw	r20, r18
    1560:	02 c0       	rjmp	.+4      	; 0x1566 <DIO_u8GetPinValue+0x6a>
    1562:	55 95       	asr	r21
    1564:	47 95       	ror	r20
    1566:	8a 95       	dec	r24
    1568:	e2 f7       	brpl	.-8      	; 0x1562 <DIO_u8GetPinValue+0x66>
    156a:	ca 01       	movw	r24, r20
    156c:	81 70       	andi	r24, 0x01	; 1
    156e:	89 83       	std	Y+1, r24	; 0x01
    1570:	35 c0       	rjmp	.+106    	; 0x15dc <DIO_u8GetPinValue+0xe0>

				break;
			case DIO_PORTB:
							Local_u8PinValue=GET_BIT(PINB, Copy_u8PinNumber);
    1572:	e6 e3       	ldi	r30, 0x36	; 54
    1574:	f0 e0       	ldi	r31, 0x00	; 0
    1576:	80 81       	ld	r24, Z
    1578:	28 2f       	mov	r18, r24
    157a:	30 e0       	ldi	r19, 0x00	; 0
    157c:	8b 81       	ldd	r24, Y+3	; 0x03
    157e:	88 2f       	mov	r24, r24
    1580:	90 e0       	ldi	r25, 0x00	; 0
    1582:	a9 01       	movw	r20, r18
    1584:	02 c0       	rjmp	.+4      	; 0x158a <DIO_u8GetPinValue+0x8e>
    1586:	55 95       	asr	r21
    1588:	47 95       	ror	r20
    158a:	8a 95       	dec	r24
    158c:	e2 f7       	brpl	.-8      	; 0x1586 <DIO_u8GetPinValue+0x8a>
    158e:	ca 01       	movw	r24, r20
    1590:	81 70       	andi	r24, 0x01	; 1
    1592:	89 83       	std	Y+1, r24	; 0x01
    1594:	23 c0       	rjmp	.+70     	; 0x15dc <DIO_u8GetPinValue+0xe0>

							break;
			case DIO_PORTC:
							Local_u8PinValue=GET_BIT(PINC, Copy_u8PinNumber);
    1596:	e3 e3       	ldi	r30, 0x33	; 51
    1598:	f0 e0       	ldi	r31, 0x00	; 0
    159a:	80 81       	ld	r24, Z
    159c:	28 2f       	mov	r18, r24
    159e:	30 e0       	ldi	r19, 0x00	; 0
    15a0:	8b 81       	ldd	r24, Y+3	; 0x03
    15a2:	88 2f       	mov	r24, r24
    15a4:	90 e0       	ldi	r25, 0x00	; 0
    15a6:	a9 01       	movw	r20, r18
    15a8:	02 c0       	rjmp	.+4      	; 0x15ae <DIO_u8GetPinValue+0xb2>
    15aa:	55 95       	asr	r21
    15ac:	47 95       	ror	r20
    15ae:	8a 95       	dec	r24
    15b0:	e2 f7       	brpl	.-8      	; 0x15aa <DIO_u8GetPinValue+0xae>
    15b2:	ca 01       	movw	r24, r20
    15b4:	81 70       	andi	r24, 0x01	; 1
    15b6:	89 83       	std	Y+1, r24	; 0x01
    15b8:	11 c0       	rjmp	.+34     	; 0x15dc <DIO_u8GetPinValue+0xe0>

							break;
			case DIO_PORTD:
							Local_u8PinValue=GET_BIT(PIND, Copy_u8PinNumber);
    15ba:	e0 e3       	ldi	r30, 0x30	; 48
    15bc:	f0 e0       	ldi	r31, 0x00	; 0
    15be:	80 81       	ld	r24, Z
    15c0:	28 2f       	mov	r18, r24
    15c2:	30 e0       	ldi	r19, 0x00	; 0
    15c4:	8b 81       	ldd	r24, Y+3	; 0x03
    15c6:	88 2f       	mov	r24, r24
    15c8:	90 e0       	ldi	r25, 0x00	; 0
    15ca:	a9 01       	movw	r20, r18
    15cc:	02 c0       	rjmp	.+4      	; 0x15d2 <DIO_u8GetPinValue+0xd6>
    15ce:	55 95       	asr	r21
    15d0:	47 95       	ror	r20
    15d2:	8a 95       	dec	r24
    15d4:	e2 f7       	brpl	.-8      	; 0x15ce <DIO_u8GetPinValue+0xd2>
    15d6:	ca 01       	movw	r24, r20
    15d8:	81 70       	andi	r24, 0x01	; 1
    15da:	89 83       	std	Y+1, r24	; 0x01
							break;


		}

	return Local_u8PinValue;
    15dc:	89 81       	ldd	r24, Y+1	; 0x01

}
    15de:	0f 90       	pop	r0
    15e0:	0f 90       	pop	r0
    15e2:	0f 90       	pop	r0
    15e4:	0f 90       	pop	r0
    15e6:	0f 90       	pop	r0
    15e8:	cf 91       	pop	r28
    15ea:	df 91       	pop	r29
    15ec:	08 95       	ret

000015ee <DIO_voidSetSpecificPortDirection>:
void DIO_voidSetSpecificPortDirection(u8 Copy_u8PortName,u8 Copy_PortState)
{
    15ee:	df 93       	push	r29
    15f0:	cf 93       	push	r28
    15f2:	00 d0       	rcall	.+0      	; 0x15f4 <DIO_voidSetSpecificPortDirection+0x6>
    15f4:	00 d0       	rcall	.+0      	; 0x15f6 <DIO_voidSetSpecificPortDirection+0x8>
    15f6:	cd b7       	in	r28, 0x3d	; 61
    15f8:	de b7       	in	r29, 0x3e	; 62
    15fa:	89 83       	std	Y+1, r24	; 0x01
    15fc:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8PortName)
    15fe:	89 81       	ldd	r24, Y+1	; 0x01
    1600:	28 2f       	mov	r18, r24
    1602:	30 e0       	ldi	r19, 0x00	; 0
    1604:	3c 83       	std	Y+4, r19	; 0x04
    1606:	2b 83       	std	Y+3, r18	; 0x03
    1608:	8b 81       	ldd	r24, Y+3	; 0x03
    160a:	9c 81       	ldd	r25, Y+4	; 0x04
    160c:	81 30       	cpi	r24, 0x01	; 1
    160e:	91 05       	cpc	r25, r1
    1610:	d1 f0       	breq	.+52     	; 0x1646 <DIO_voidSetSpecificPortDirection+0x58>
    1612:	2b 81       	ldd	r18, Y+3	; 0x03
    1614:	3c 81       	ldd	r19, Y+4	; 0x04
    1616:	22 30       	cpi	r18, 0x02	; 2
    1618:	31 05       	cpc	r19, r1
    161a:	2c f4       	brge	.+10     	; 0x1626 <DIO_voidSetSpecificPortDirection+0x38>
    161c:	8b 81       	ldd	r24, Y+3	; 0x03
    161e:	9c 81       	ldd	r25, Y+4	; 0x04
    1620:	00 97       	sbiw	r24, 0x00	; 0
    1622:	61 f0       	breq	.+24     	; 0x163c <DIO_voidSetSpecificPortDirection+0x4e>
    1624:	1e c0       	rjmp	.+60     	; 0x1662 <DIO_voidSetSpecificPortDirection+0x74>
    1626:	2b 81       	ldd	r18, Y+3	; 0x03
    1628:	3c 81       	ldd	r19, Y+4	; 0x04
    162a:	22 30       	cpi	r18, 0x02	; 2
    162c:	31 05       	cpc	r19, r1
    162e:	81 f0       	breq	.+32     	; 0x1650 <DIO_voidSetSpecificPortDirection+0x62>
    1630:	8b 81       	ldd	r24, Y+3	; 0x03
    1632:	9c 81       	ldd	r25, Y+4	; 0x04
    1634:	83 30       	cpi	r24, 0x03	; 3
    1636:	91 05       	cpc	r25, r1
    1638:	81 f0       	breq	.+32     	; 0x165a <DIO_voidSetSpecificPortDirection+0x6c>
    163a:	13 c0       	rjmp	.+38     	; 0x1662 <DIO_voidSetSpecificPortDirection+0x74>
	{
	case DIO_PORTA:
		DDRA = Copy_PortState;
    163c:	ea e3       	ldi	r30, 0x3A	; 58
    163e:	f0 e0       	ldi	r31, 0x00	; 0
    1640:	8a 81       	ldd	r24, Y+2	; 0x02
    1642:	80 83       	st	Z, r24
    1644:	0e c0       	rjmp	.+28     	; 0x1662 <DIO_voidSetSpecificPortDirection+0x74>
		break;
	case DIO_PORTB:
		DDRB = Copy_PortState;
    1646:	e7 e3       	ldi	r30, 0x37	; 55
    1648:	f0 e0       	ldi	r31, 0x00	; 0
    164a:	8a 81       	ldd	r24, Y+2	; 0x02
    164c:	80 83       	st	Z, r24
    164e:	09 c0       	rjmp	.+18     	; 0x1662 <DIO_voidSetSpecificPortDirection+0x74>
		break;
	case DIO_PORTC:
		DDRC = Copy_PortState;
    1650:	e4 e3       	ldi	r30, 0x34	; 52
    1652:	f0 e0       	ldi	r31, 0x00	; 0
    1654:	8a 81       	ldd	r24, Y+2	; 0x02
    1656:	80 83       	st	Z, r24
    1658:	04 c0       	rjmp	.+8      	; 0x1662 <DIO_voidSetSpecificPortDirection+0x74>
		break;
	case DIO_PORTD:
		DDRD = Copy_PortState;
    165a:	e1 e3       	ldi	r30, 0x31	; 49
    165c:	f0 e0       	ldi	r31, 0x00	; 0
    165e:	8a 81       	ldd	r24, Y+2	; 0x02
    1660:	80 83       	st	Z, r24
		break;
	}
}
    1662:	0f 90       	pop	r0
    1664:	0f 90       	pop	r0
    1666:	0f 90       	pop	r0
    1668:	0f 90       	pop	r0
    166a:	cf 91       	pop	r28
    166c:	df 91       	pop	r29
    166e:	08 95       	ret

00001670 <DIO_voidSetSpecificPortValue>:

void DIO_voidSetSpecificPortValue(u8 Copy_u8PortName,u8 Copy_PortState)
{
    1670:	df 93       	push	r29
    1672:	cf 93       	push	r28
    1674:	00 d0       	rcall	.+0      	; 0x1676 <DIO_voidSetSpecificPortValue+0x6>
    1676:	00 d0       	rcall	.+0      	; 0x1678 <DIO_voidSetSpecificPortValue+0x8>
    1678:	cd b7       	in	r28, 0x3d	; 61
    167a:	de b7       	in	r29, 0x3e	; 62
    167c:	89 83       	std	Y+1, r24	; 0x01
    167e:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8PortName)
    1680:	89 81       	ldd	r24, Y+1	; 0x01
    1682:	28 2f       	mov	r18, r24
    1684:	30 e0       	ldi	r19, 0x00	; 0
    1686:	3c 83       	std	Y+4, r19	; 0x04
    1688:	2b 83       	std	Y+3, r18	; 0x03
    168a:	8b 81       	ldd	r24, Y+3	; 0x03
    168c:	9c 81       	ldd	r25, Y+4	; 0x04
    168e:	81 30       	cpi	r24, 0x01	; 1
    1690:	91 05       	cpc	r25, r1
    1692:	d1 f0       	breq	.+52     	; 0x16c8 <DIO_voidSetSpecificPortValue+0x58>
    1694:	2b 81       	ldd	r18, Y+3	; 0x03
    1696:	3c 81       	ldd	r19, Y+4	; 0x04
    1698:	22 30       	cpi	r18, 0x02	; 2
    169a:	31 05       	cpc	r19, r1
    169c:	2c f4       	brge	.+10     	; 0x16a8 <DIO_voidSetSpecificPortValue+0x38>
    169e:	8b 81       	ldd	r24, Y+3	; 0x03
    16a0:	9c 81       	ldd	r25, Y+4	; 0x04
    16a2:	00 97       	sbiw	r24, 0x00	; 0
    16a4:	61 f0       	breq	.+24     	; 0x16be <DIO_voidSetSpecificPortValue+0x4e>
    16a6:	1e c0       	rjmp	.+60     	; 0x16e4 <DIO_voidSetSpecificPortValue+0x74>
    16a8:	2b 81       	ldd	r18, Y+3	; 0x03
    16aa:	3c 81       	ldd	r19, Y+4	; 0x04
    16ac:	22 30       	cpi	r18, 0x02	; 2
    16ae:	31 05       	cpc	r19, r1
    16b0:	81 f0       	breq	.+32     	; 0x16d2 <DIO_voidSetSpecificPortValue+0x62>
    16b2:	8b 81       	ldd	r24, Y+3	; 0x03
    16b4:	9c 81       	ldd	r25, Y+4	; 0x04
    16b6:	83 30       	cpi	r24, 0x03	; 3
    16b8:	91 05       	cpc	r25, r1
    16ba:	81 f0       	breq	.+32     	; 0x16dc <DIO_voidSetSpecificPortValue+0x6c>
    16bc:	13 c0       	rjmp	.+38     	; 0x16e4 <DIO_voidSetSpecificPortValue+0x74>
		{
		case DIO_PORTA:
			PORTA = Copy_PortState;
    16be:	eb e3       	ldi	r30, 0x3B	; 59
    16c0:	f0 e0       	ldi	r31, 0x00	; 0
    16c2:	8a 81       	ldd	r24, Y+2	; 0x02
    16c4:	80 83       	st	Z, r24
    16c6:	0e c0       	rjmp	.+28     	; 0x16e4 <DIO_voidSetSpecificPortValue+0x74>
			break;
		case DIO_PORTB:
			PORTB = Copy_PortState;
    16c8:	e8 e3       	ldi	r30, 0x38	; 56
    16ca:	f0 e0       	ldi	r31, 0x00	; 0
    16cc:	8a 81       	ldd	r24, Y+2	; 0x02
    16ce:	80 83       	st	Z, r24
    16d0:	09 c0       	rjmp	.+18     	; 0x16e4 <DIO_voidSetSpecificPortValue+0x74>
			break;
		case DIO_PORTC:
			PORTC = Copy_PortState;
    16d2:	e5 e3       	ldi	r30, 0x35	; 53
    16d4:	f0 e0       	ldi	r31, 0x00	; 0
    16d6:	8a 81       	ldd	r24, Y+2	; 0x02
    16d8:	80 83       	st	Z, r24
    16da:	04 c0       	rjmp	.+8      	; 0x16e4 <DIO_voidSetSpecificPortValue+0x74>
			break;
		case DIO_PORTD:
			PORTD = Copy_PortState;
    16dc:	e2 e3       	ldi	r30, 0x32	; 50
    16de:	f0 e0       	ldi	r31, 0x00	; 0
    16e0:	8a 81       	ldd	r24, Y+2	; 0x02
    16e2:	80 83       	st	Z, r24
			break;
		}
}
    16e4:	0f 90       	pop	r0
    16e6:	0f 90       	pop	r0
    16e8:	0f 90       	pop	r0
    16ea:	0f 90       	pop	r0
    16ec:	cf 91       	pop	r28
    16ee:	df 91       	pop	r29
    16f0:	08 95       	ret

000016f2 <ADC_voidInit>:
#include "../../LIB/STD_TYPES.h"
#include "ADC_interface.h"


void ADC_voidInit()
{
    16f2:	df 93       	push	r29
    16f4:	cf 93       	push	r28
    16f6:	cd b7       	in	r28, 0x3d	; 61
    16f8:	de b7       	in	r29, 0x3e	; 62
	//set source voltage -->AVCC
	SET_BIT(ADMUX,6);
    16fa:	a7 e2       	ldi	r26, 0x27	; 39
    16fc:	b0 e0       	ldi	r27, 0x00	; 0
    16fe:	e7 e2       	ldi	r30, 0x27	; 39
    1700:	f0 e0       	ldi	r31, 0x00	; 0
    1702:	80 81       	ld	r24, Z
    1704:	80 64       	ori	r24, 0x40	; 64
    1706:	8c 93       	st	X, r24
	CLR_BIT(ADMUX,7);
    1708:	a7 e2       	ldi	r26, 0x27	; 39
    170a:	b0 e0       	ldi	r27, 0x00	; 0
    170c:	e7 e2       	ldi	r30, 0x27	; 39
    170e:	f0 e0       	ldi	r31, 0x00	; 0
    1710:	80 81       	ld	r24, Z
    1712:	8f 77       	andi	r24, 0x7F	; 127
    1714:	8c 93       	st	X, r24

	//adjust left bit
	SET_BIT(ADMUX,5);
    1716:	a7 e2       	ldi	r26, 0x27	; 39
    1718:	b0 e0       	ldi	r27, 0x00	; 0
    171a:	e7 e2       	ldi	r30, 0x27	; 39
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	80 81       	ld	r24, Z
    1720:	80 62       	ori	r24, 0x20	; 32
    1722:	8c 93       	st	X, r24

	//set ADC prescaler -->/64
	CLR_BIT(ADCSRA,0);
    1724:	a6 e2       	ldi	r26, 0x26	; 38
    1726:	b0 e0       	ldi	r27, 0x00	; 0
    1728:	e6 e2       	ldi	r30, 0x26	; 38
    172a:	f0 e0       	ldi	r31, 0x00	; 0
    172c:	80 81       	ld	r24, Z
    172e:	8e 7f       	andi	r24, 0xFE	; 254
    1730:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,1);
    1732:	a6 e2       	ldi	r26, 0x26	; 38
    1734:	b0 e0       	ldi	r27, 0x00	; 0
    1736:	e6 e2       	ldi	r30, 0x26	; 38
    1738:	f0 e0       	ldi	r31, 0x00	; 0
    173a:	80 81       	ld	r24, Z
    173c:	82 60       	ori	r24, 0x02	; 2
    173e:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,2);
    1740:	a6 e2       	ldi	r26, 0x26	; 38
    1742:	b0 e0       	ldi	r27, 0x00	; 0
    1744:	e6 e2       	ldi	r30, 0x26	; 38
    1746:	f0 e0       	ldi	r31, 0x00	; 0
    1748:	80 81       	ld	r24, Z
    174a:	84 60       	ori	r24, 0x04	; 4
    174c:	8c 93       	st	X, r24


	//enable ADC
	SET_BIT(ADCSRA,7);
    174e:	a6 e2       	ldi	r26, 0x26	; 38
    1750:	b0 e0       	ldi	r27, 0x00	; 0
    1752:	e6 e2       	ldi	r30, 0x26	; 38
    1754:	f0 e0       	ldi	r31, 0x00	; 0
    1756:	80 81       	ld	r24, Z
    1758:	80 68       	ori	r24, 0x80	; 128
    175a:	8c 93       	st	X, r24
}
    175c:	cf 91       	pop	r28
    175e:	df 91       	pop	r29
    1760:	08 95       	ret

00001762 <ADC_u8StartConversion>:

u8 ADC_u8StartConversion(u8 Copy_u8ChannelNumber)
{// 	ADC channel select
    1762:	df 93       	push	r29
    1764:	cf 93       	push	r28
    1766:	0f 92       	push	r0
    1768:	cd b7       	in	r28, 0x3d	; 61
    176a:	de b7       	in	r29, 0x3e	; 62
    176c:	89 83       	std	Y+1, r24	; 0x01
	ADMUX &=0b11100000;
    176e:	a7 e2       	ldi	r26, 0x27	; 39
    1770:	b0 e0       	ldi	r27, 0x00	; 0
    1772:	e7 e2       	ldi	r30, 0x27	; 39
    1774:	f0 e0       	ldi	r31, 0x00	; 0
    1776:	80 81       	ld	r24, Z
    1778:	80 7e       	andi	r24, 0xE0	; 224
    177a:	8c 93       	st	X, r24

	ADMUX |=Copy_u8ChannelNumber;
    177c:	a7 e2       	ldi	r26, 0x27	; 39
    177e:	b0 e0       	ldi	r27, 0x00	; 0
    1780:	e7 e2       	ldi	r30, 0x27	; 39
    1782:	f0 e0       	ldi	r31, 0x00	; 0
    1784:	90 81       	ld	r25, Z
    1786:	89 81       	ldd	r24, Y+1	; 0x01
    1788:	89 2b       	or	r24, r25
    178a:	8c 93       	st	X, r24

	//ADC start conversion

	SET_BIT(ADCSRA,6);
    178c:	a6 e2       	ldi	r26, 0x26	; 38
    178e:	b0 e0       	ldi	r27, 0x00	; 0
    1790:	e6 e2       	ldi	r30, 0x26	; 38
    1792:	f0 e0       	ldi	r31, 0x00	; 0
    1794:	80 81       	ld	r24, Z
    1796:	80 64       	ori	r24, 0x40	; 64
    1798:	8c 93       	st	X, r24


	//wait until conversion complete

	while(GET_BIT(ADCSRA,4)==0);
    179a:	e6 e2       	ldi	r30, 0x26	; 38
    179c:	f0 e0       	ldi	r31, 0x00	; 0
    179e:	80 81       	ld	r24, Z
    17a0:	82 95       	swap	r24
    17a2:	8f 70       	andi	r24, 0x0F	; 15
    17a4:	88 2f       	mov	r24, r24
    17a6:	90 e0       	ldi	r25, 0x00	; 0
    17a8:	81 70       	andi	r24, 0x01	; 1
    17aa:	90 70       	andi	r25, 0x00	; 0
    17ac:	00 97       	sbiw	r24, 0x00	; 0
    17ae:	a9 f3       	breq	.-22     	; 0x179a <ADC_u8StartConversion+0x38>


	// clear flag

	SET_BIT(ADCSRA,4);
    17b0:	a6 e2       	ldi	r26, 0x26	; 38
    17b2:	b0 e0       	ldi	r27, 0x00	; 0
    17b4:	e6 e2       	ldi	r30, 0x26	; 38
    17b6:	f0 e0       	ldi	r31, 0x00	; 0
    17b8:	80 81       	ld	r24, Z
    17ba:	80 61       	ori	r24, 0x10	; 16
    17bc:	8c 93       	st	X, r24

	return ADCH;
    17be:	e5 e2       	ldi	r30, 0x25	; 37
    17c0:	f0 e0       	ldi	r31, 0x00	; 0
    17c2:	80 81       	ld	r24, Z

}
    17c4:	0f 90       	pop	r0
    17c6:	cf 91       	pop	r28
    17c8:	df 91       	pop	r29
    17ca:	08 95       	ret

000017cc <LCD_voidSendData>:
#include "LCD_interface.h"



void LCD_voidSendData(u8 Copy_u8Data)
{
    17cc:	df 93       	push	r29
    17ce:	cf 93       	push	r28
    17d0:	cd b7       	in	r28, 0x3d	; 61
    17d2:	de b7       	in	r29, 0x3e	; 62
    17d4:	60 97       	sbiw	r28, 0x10	; 16
    17d6:	0f b6       	in	r0, 0x3f	; 63
    17d8:	f8 94       	cli
    17da:	de bf       	out	0x3e, r29	; 62
    17dc:	0f be       	out	0x3f, r0	; 63
    17de:	cd bf       	out	0x3d, r28	; 61
    17e0:	88 8b       	std	Y+16, r24	; 0x10
	DIO_voidSetPinValue(LCD_RS_PORT,LCD_RS_PIN ,HIGH);//Send data
    17e2:	83 e0       	ldi	r24, 0x03	; 3
    17e4:	60 e0       	ldi	r22, 0x00	; 0
    17e6:	41 e0       	ldi	r20, 0x01	; 1
    17e8:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>
   DIO_voidSetPinValue(LCD_RW_PORT,LCD_RW_PIN ,LOW);//Write
    17ec:	83 e0       	ldi	r24, 0x03	; 3
    17ee:	61 e0       	ldi	r22, 0x01	; 1
    17f0:	40 e0       	ldi	r20, 0x00	; 0
    17f2:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>
   for(u8 i=0;i<8;i++)
    17f6:	1f 86       	std	Y+15, r1	; 0x0f
    17f8:	17 c0       	rjmp	.+46     	; 0x1828 <LCD_voidSendData+0x5c>
   {
	   DIO_voidSetPinValue(LCD_DATA_PORT,i,GET_BIT(Copy_u8Data,i));
    17fa:	88 89       	ldd	r24, Y+16	; 0x10
    17fc:	28 2f       	mov	r18, r24
    17fe:	30 e0       	ldi	r19, 0x00	; 0
    1800:	8f 85       	ldd	r24, Y+15	; 0x0f
    1802:	88 2f       	mov	r24, r24
    1804:	90 e0       	ldi	r25, 0x00	; 0
    1806:	a9 01       	movw	r20, r18
    1808:	02 c0       	rjmp	.+4      	; 0x180e <LCD_voidSendData+0x42>
    180a:	55 95       	asr	r21
    180c:	47 95       	ror	r20
    180e:	8a 95       	dec	r24
    1810:	e2 f7       	brpl	.-8      	; 0x180a <LCD_voidSendData+0x3e>
    1812:	ca 01       	movw	r24, r20
    1814:	98 2f       	mov	r25, r24
    1816:	91 70       	andi	r25, 0x01	; 1
    1818:	82 e0       	ldi	r24, 0x02	; 2
    181a:	6f 85       	ldd	r22, Y+15	; 0x0f
    181c:	49 2f       	mov	r20, r25
    181e:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>

void LCD_voidSendData(u8 Copy_u8Data)
{
	DIO_voidSetPinValue(LCD_RS_PORT,LCD_RS_PIN ,HIGH);//Send data
   DIO_voidSetPinValue(LCD_RW_PORT,LCD_RW_PIN ,LOW);//Write
   for(u8 i=0;i<8;i++)
    1822:	8f 85       	ldd	r24, Y+15	; 0x0f
    1824:	8f 5f       	subi	r24, 0xFF	; 255
    1826:	8f 87       	std	Y+15, r24	; 0x0f
    1828:	8f 85       	ldd	r24, Y+15	; 0x0f
    182a:	88 30       	cpi	r24, 0x08	; 8
    182c:	30 f3       	brcs	.-52     	; 0x17fa <LCD_voidSendData+0x2e>
   {
	   DIO_voidSetPinValue(LCD_DATA_PORT,i,GET_BIT(Copy_u8Data,i));
   }
  DIO_voidSetPinValue(LCD_EN_PORT,LCD_EN_PIN,HIGH);
    182e:	83 e0       	ldi	r24, 0x03	; 3
    1830:	62 e0       	ldi	r22, 0x02	; 2
    1832:	41 e0       	ldi	r20, 0x01	; 1
    1834:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>
    1838:	80 e0       	ldi	r24, 0x00	; 0
    183a:	90 e0       	ldi	r25, 0x00	; 0
    183c:	a0 e0       	ldi	r26, 0x00	; 0
    183e:	b0 e4       	ldi	r27, 0x40	; 64
    1840:	8b 87       	std	Y+11, r24	; 0x0b
    1842:	9c 87       	std	Y+12, r25	; 0x0c
    1844:	ad 87       	std	Y+13, r26	; 0x0d
    1846:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1848:	6b 85       	ldd	r22, Y+11	; 0x0b
    184a:	7c 85       	ldd	r23, Y+12	; 0x0c
    184c:	8d 85       	ldd	r24, Y+13	; 0x0d
    184e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1850:	20 e0       	ldi	r18, 0x00	; 0
    1852:	30 e0       	ldi	r19, 0x00	; 0
    1854:	4a ef       	ldi	r20, 0xFA	; 250
    1856:	54 e4       	ldi	r21, 0x44	; 68
    1858:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    185c:	dc 01       	movw	r26, r24
    185e:	cb 01       	movw	r24, r22
    1860:	8f 83       	std	Y+7, r24	; 0x07
    1862:	98 87       	std	Y+8, r25	; 0x08
    1864:	a9 87       	std	Y+9, r26	; 0x09
    1866:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1868:	6f 81       	ldd	r22, Y+7	; 0x07
    186a:	78 85       	ldd	r23, Y+8	; 0x08
    186c:	89 85       	ldd	r24, Y+9	; 0x09
    186e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1870:	20 e0       	ldi	r18, 0x00	; 0
    1872:	30 e0       	ldi	r19, 0x00	; 0
    1874:	40 e8       	ldi	r20, 0x80	; 128
    1876:	5f e3       	ldi	r21, 0x3F	; 63
    1878:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    187c:	88 23       	and	r24, r24
    187e:	2c f4       	brge	.+10     	; 0x188a <LCD_voidSendData+0xbe>
		__ticks = 1;
    1880:	81 e0       	ldi	r24, 0x01	; 1
    1882:	90 e0       	ldi	r25, 0x00	; 0
    1884:	9e 83       	std	Y+6, r25	; 0x06
    1886:	8d 83       	std	Y+5, r24	; 0x05
    1888:	3f c0       	rjmp	.+126    	; 0x1908 <LCD_voidSendData+0x13c>
	else if (__tmp > 65535)
    188a:	6f 81       	ldd	r22, Y+7	; 0x07
    188c:	78 85       	ldd	r23, Y+8	; 0x08
    188e:	89 85       	ldd	r24, Y+9	; 0x09
    1890:	9a 85       	ldd	r25, Y+10	; 0x0a
    1892:	20 e0       	ldi	r18, 0x00	; 0
    1894:	3f ef       	ldi	r19, 0xFF	; 255
    1896:	4f e7       	ldi	r20, 0x7F	; 127
    1898:	57 e4       	ldi	r21, 0x47	; 71
    189a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    189e:	18 16       	cp	r1, r24
    18a0:	4c f5       	brge	.+82     	; 0x18f4 <LCD_voidSendData+0x128>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18a2:	6b 85       	ldd	r22, Y+11	; 0x0b
    18a4:	7c 85       	ldd	r23, Y+12	; 0x0c
    18a6:	8d 85       	ldd	r24, Y+13	; 0x0d
    18a8:	9e 85       	ldd	r25, Y+14	; 0x0e
    18aa:	20 e0       	ldi	r18, 0x00	; 0
    18ac:	30 e0       	ldi	r19, 0x00	; 0
    18ae:	40 e2       	ldi	r20, 0x20	; 32
    18b0:	51 e4       	ldi	r21, 0x41	; 65
    18b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18b6:	dc 01       	movw	r26, r24
    18b8:	cb 01       	movw	r24, r22
    18ba:	bc 01       	movw	r22, r24
    18bc:	cd 01       	movw	r24, r26
    18be:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18c2:	dc 01       	movw	r26, r24
    18c4:	cb 01       	movw	r24, r22
    18c6:	9e 83       	std	Y+6, r25	; 0x06
    18c8:	8d 83       	std	Y+5, r24	; 0x05
    18ca:	0f c0       	rjmp	.+30     	; 0x18ea <LCD_voidSendData+0x11e>
    18cc:	88 ec       	ldi	r24, 0xC8	; 200
    18ce:	90 e0       	ldi	r25, 0x00	; 0
    18d0:	9c 83       	std	Y+4, r25	; 0x04
    18d2:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    18d4:	8b 81       	ldd	r24, Y+3	; 0x03
    18d6:	9c 81       	ldd	r25, Y+4	; 0x04
    18d8:	01 97       	sbiw	r24, 0x01	; 1
    18da:	f1 f7       	brne	.-4      	; 0x18d8 <LCD_voidSendData+0x10c>
    18dc:	9c 83       	std	Y+4, r25	; 0x04
    18de:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    18e0:	8d 81       	ldd	r24, Y+5	; 0x05
    18e2:	9e 81       	ldd	r25, Y+6	; 0x06
    18e4:	01 97       	sbiw	r24, 0x01	; 1
    18e6:	9e 83       	std	Y+6, r25	; 0x06
    18e8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    18ea:	8d 81       	ldd	r24, Y+5	; 0x05
    18ec:	9e 81       	ldd	r25, Y+6	; 0x06
    18ee:	00 97       	sbiw	r24, 0x00	; 0
    18f0:	69 f7       	brne	.-38     	; 0x18cc <LCD_voidSendData+0x100>
    18f2:	14 c0       	rjmp	.+40     	; 0x191c <LCD_voidSendData+0x150>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    18f4:	6f 81       	ldd	r22, Y+7	; 0x07
    18f6:	78 85       	ldd	r23, Y+8	; 0x08
    18f8:	89 85       	ldd	r24, Y+9	; 0x09
    18fa:	9a 85       	ldd	r25, Y+10	; 0x0a
    18fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1900:	dc 01       	movw	r26, r24
    1902:	cb 01       	movw	r24, r22
    1904:	9e 83       	std	Y+6, r25	; 0x06
    1906:	8d 83       	std	Y+5, r24	; 0x05
    1908:	8d 81       	ldd	r24, Y+5	; 0x05
    190a:	9e 81       	ldd	r25, Y+6	; 0x06
    190c:	9a 83       	std	Y+2, r25	; 0x02
    190e:	89 83       	std	Y+1, r24	; 0x01
    1910:	89 81       	ldd	r24, Y+1	; 0x01
    1912:	9a 81       	ldd	r25, Y+2	; 0x02
    1914:	01 97       	sbiw	r24, 0x01	; 1
    1916:	f1 f7       	brne	.-4      	; 0x1914 <LCD_voidSendData+0x148>
    1918:	9a 83       	std	Y+2, r25	; 0x02
    191a:	89 83       	std	Y+1, r24	; 0x01
  _delay_ms(2);
  DIO_voidSetPinValue(LCD_EN_PORT,LCD_EN_PIN,LOW);
    191c:	83 e0       	ldi	r24, 0x03	; 3
    191e:	62 e0       	ldi	r22, 0x02	; 2
    1920:	40 e0       	ldi	r20, 0x00	; 0
    1922:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>

}
    1926:	60 96       	adiw	r28, 0x10	; 16
    1928:	0f b6       	in	r0, 0x3f	; 63
    192a:	f8 94       	cli
    192c:	de bf       	out	0x3e, r29	; 62
    192e:	0f be       	out	0x3f, r0	; 63
    1930:	cd bf       	out	0x3d, r28	; 61
    1932:	cf 91       	pop	r28
    1934:	df 91       	pop	r29
    1936:	08 95       	ret

00001938 <LCD_voidSendCommand>:


void LCD_voidSendCommand(u8 Copy_u8Command)
{
    1938:	df 93       	push	r29
    193a:	cf 93       	push	r28
    193c:	cd b7       	in	r28, 0x3d	; 61
    193e:	de b7       	in	r29, 0x3e	; 62
    1940:	60 97       	sbiw	r28, 0x10	; 16
    1942:	0f b6       	in	r0, 0x3f	; 63
    1944:	f8 94       	cli
    1946:	de bf       	out	0x3e, r29	; 62
    1948:	0f be       	out	0x3f, r0	; 63
    194a:	cd bf       	out	0x3d, r28	; 61
    194c:	88 8b       	std	Y+16, r24	; 0x10
	 DIO_voidSetPinValue(LCD_RS_PORT,LCD_RS_PIN ,LOW);//Send Command
    194e:	83 e0       	ldi	r24, 0x03	; 3
    1950:	60 e0       	ldi	r22, 0x00	; 0
    1952:	40 e0       	ldi	r20, 0x00	; 0
    1954:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>
	   DIO_voidSetPinValue(LCD_RW_PORT,LCD_RW_PIN ,LOW);//Write
    1958:	83 e0       	ldi	r24, 0x03	; 3
    195a:	61 e0       	ldi	r22, 0x01	; 1
    195c:	40 e0       	ldi	r20, 0x00	; 0
    195e:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>
	   for(u8 i=0;i<8;i++)
    1962:	1f 86       	std	Y+15, r1	; 0x0f
    1964:	17 c0       	rjmp	.+46     	; 0x1994 <LCD_voidSendCommand+0x5c>
	   {
		   DIO_voidSetPinValue(LCD_DATA_PORT,i,GET_BIT(Copy_u8Command,i));
    1966:	88 89       	ldd	r24, Y+16	; 0x10
    1968:	28 2f       	mov	r18, r24
    196a:	30 e0       	ldi	r19, 0x00	; 0
    196c:	8f 85       	ldd	r24, Y+15	; 0x0f
    196e:	88 2f       	mov	r24, r24
    1970:	90 e0       	ldi	r25, 0x00	; 0
    1972:	a9 01       	movw	r20, r18
    1974:	02 c0       	rjmp	.+4      	; 0x197a <LCD_voidSendCommand+0x42>
    1976:	55 95       	asr	r21
    1978:	47 95       	ror	r20
    197a:	8a 95       	dec	r24
    197c:	e2 f7       	brpl	.-8      	; 0x1976 <LCD_voidSendCommand+0x3e>
    197e:	ca 01       	movw	r24, r20
    1980:	98 2f       	mov	r25, r24
    1982:	91 70       	andi	r25, 0x01	; 1
    1984:	82 e0       	ldi	r24, 0x02	; 2
    1986:	6f 85       	ldd	r22, Y+15	; 0x0f
    1988:	49 2f       	mov	r20, r25
    198a:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>

void LCD_voidSendCommand(u8 Copy_u8Command)
{
	 DIO_voidSetPinValue(LCD_RS_PORT,LCD_RS_PIN ,LOW);//Send Command
	   DIO_voidSetPinValue(LCD_RW_PORT,LCD_RW_PIN ,LOW);//Write
	   for(u8 i=0;i<8;i++)
    198e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1990:	8f 5f       	subi	r24, 0xFF	; 255
    1992:	8f 87       	std	Y+15, r24	; 0x0f
    1994:	8f 85       	ldd	r24, Y+15	; 0x0f
    1996:	88 30       	cpi	r24, 0x08	; 8
    1998:	30 f3       	brcs	.-52     	; 0x1966 <LCD_voidSendCommand+0x2e>
	   {
		   DIO_voidSetPinValue(LCD_DATA_PORT,i,GET_BIT(Copy_u8Command,i));
	   }
	  DIO_voidSetPinValue(LCD_EN_PORT,LCD_EN_PIN,HIGH);
    199a:	83 e0       	ldi	r24, 0x03	; 3
    199c:	62 e0       	ldi	r22, 0x02	; 2
    199e:	41 e0       	ldi	r20, 0x01	; 1
    19a0:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>
    19a4:	80 e0       	ldi	r24, 0x00	; 0
    19a6:	90 e0       	ldi	r25, 0x00	; 0
    19a8:	a0 e0       	ldi	r26, 0x00	; 0
    19aa:	b0 e4       	ldi	r27, 0x40	; 64
    19ac:	8b 87       	std	Y+11, r24	; 0x0b
    19ae:	9c 87       	std	Y+12, r25	; 0x0c
    19b0:	ad 87       	std	Y+13, r26	; 0x0d
    19b2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    19b4:	6b 85       	ldd	r22, Y+11	; 0x0b
    19b6:	7c 85       	ldd	r23, Y+12	; 0x0c
    19b8:	8d 85       	ldd	r24, Y+13	; 0x0d
    19ba:	9e 85       	ldd	r25, Y+14	; 0x0e
    19bc:	20 e0       	ldi	r18, 0x00	; 0
    19be:	30 e0       	ldi	r19, 0x00	; 0
    19c0:	4a ef       	ldi	r20, 0xFA	; 250
    19c2:	54 e4       	ldi	r21, 0x44	; 68
    19c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19c8:	dc 01       	movw	r26, r24
    19ca:	cb 01       	movw	r24, r22
    19cc:	8f 83       	std	Y+7, r24	; 0x07
    19ce:	98 87       	std	Y+8, r25	; 0x08
    19d0:	a9 87       	std	Y+9, r26	; 0x09
    19d2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    19d4:	6f 81       	ldd	r22, Y+7	; 0x07
    19d6:	78 85       	ldd	r23, Y+8	; 0x08
    19d8:	89 85       	ldd	r24, Y+9	; 0x09
    19da:	9a 85       	ldd	r25, Y+10	; 0x0a
    19dc:	20 e0       	ldi	r18, 0x00	; 0
    19de:	30 e0       	ldi	r19, 0x00	; 0
    19e0:	40 e8       	ldi	r20, 0x80	; 128
    19e2:	5f e3       	ldi	r21, 0x3F	; 63
    19e4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    19e8:	88 23       	and	r24, r24
    19ea:	2c f4       	brge	.+10     	; 0x19f6 <LCD_voidSendCommand+0xbe>
		__ticks = 1;
    19ec:	81 e0       	ldi	r24, 0x01	; 1
    19ee:	90 e0       	ldi	r25, 0x00	; 0
    19f0:	9e 83       	std	Y+6, r25	; 0x06
    19f2:	8d 83       	std	Y+5, r24	; 0x05
    19f4:	3f c0       	rjmp	.+126    	; 0x1a74 <LCD_voidSendCommand+0x13c>
	else if (__tmp > 65535)
    19f6:	6f 81       	ldd	r22, Y+7	; 0x07
    19f8:	78 85       	ldd	r23, Y+8	; 0x08
    19fa:	89 85       	ldd	r24, Y+9	; 0x09
    19fc:	9a 85       	ldd	r25, Y+10	; 0x0a
    19fe:	20 e0       	ldi	r18, 0x00	; 0
    1a00:	3f ef       	ldi	r19, 0xFF	; 255
    1a02:	4f e7       	ldi	r20, 0x7F	; 127
    1a04:	57 e4       	ldi	r21, 0x47	; 71
    1a06:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1a0a:	18 16       	cp	r1, r24
    1a0c:	4c f5       	brge	.+82     	; 0x1a60 <LCD_voidSendCommand+0x128>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a0e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a10:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a12:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a14:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a16:	20 e0       	ldi	r18, 0x00	; 0
    1a18:	30 e0       	ldi	r19, 0x00	; 0
    1a1a:	40 e2       	ldi	r20, 0x20	; 32
    1a1c:	51 e4       	ldi	r21, 0x41	; 65
    1a1e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a22:	dc 01       	movw	r26, r24
    1a24:	cb 01       	movw	r24, r22
    1a26:	bc 01       	movw	r22, r24
    1a28:	cd 01       	movw	r24, r26
    1a2a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a2e:	dc 01       	movw	r26, r24
    1a30:	cb 01       	movw	r24, r22
    1a32:	9e 83       	std	Y+6, r25	; 0x06
    1a34:	8d 83       	std	Y+5, r24	; 0x05
    1a36:	0f c0       	rjmp	.+30     	; 0x1a56 <LCD_voidSendCommand+0x11e>
    1a38:	88 ec       	ldi	r24, 0xC8	; 200
    1a3a:	90 e0       	ldi	r25, 0x00	; 0
    1a3c:	9c 83       	std	Y+4, r25	; 0x04
    1a3e:	8b 83       	std	Y+3, r24	; 0x03
    1a40:	8b 81       	ldd	r24, Y+3	; 0x03
    1a42:	9c 81       	ldd	r25, Y+4	; 0x04
    1a44:	01 97       	sbiw	r24, 0x01	; 1
    1a46:	f1 f7       	brne	.-4      	; 0x1a44 <LCD_voidSendCommand+0x10c>
    1a48:	9c 83       	std	Y+4, r25	; 0x04
    1a4a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a4c:	8d 81       	ldd	r24, Y+5	; 0x05
    1a4e:	9e 81       	ldd	r25, Y+6	; 0x06
    1a50:	01 97       	sbiw	r24, 0x01	; 1
    1a52:	9e 83       	std	Y+6, r25	; 0x06
    1a54:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a56:	8d 81       	ldd	r24, Y+5	; 0x05
    1a58:	9e 81       	ldd	r25, Y+6	; 0x06
    1a5a:	00 97       	sbiw	r24, 0x00	; 0
    1a5c:	69 f7       	brne	.-38     	; 0x1a38 <LCD_voidSendCommand+0x100>
    1a5e:	14 c0       	rjmp	.+40     	; 0x1a88 <LCD_voidSendCommand+0x150>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a60:	6f 81       	ldd	r22, Y+7	; 0x07
    1a62:	78 85       	ldd	r23, Y+8	; 0x08
    1a64:	89 85       	ldd	r24, Y+9	; 0x09
    1a66:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a68:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a6c:	dc 01       	movw	r26, r24
    1a6e:	cb 01       	movw	r24, r22
    1a70:	9e 83       	std	Y+6, r25	; 0x06
    1a72:	8d 83       	std	Y+5, r24	; 0x05
    1a74:	8d 81       	ldd	r24, Y+5	; 0x05
    1a76:	9e 81       	ldd	r25, Y+6	; 0x06
    1a78:	9a 83       	std	Y+2, r25	; 0x02
    1a7a:	89 83       	std	Y+1, r24	; 0x01
    1a7c:	89 81       	ldd	r24, Y+1	; 0x01
    1a7e:	9a 81       	ldd	r25, Y+2	; 0x02
    1a80:	01 97       	sbiw	r24, 0x01	; 1
    1a82:	f1 f7       	brne	.-4      	; 0x1a80 <LCD_voidSendCommand+0x148>
    1a84:	9a 83       	std	Y+2, r25	; 0x02
    1a86:	89 83       	std	Y+1, r24	; 0x01
	  _delay_ms(2);
	  DIO_voidSetPinValue(LCD_EN_PORT,LCD_EN_PIN,LOW);
    1a88:	83 e0       	ldi	r24, 0x03	; 3
    1a8a:	62 e0       	ldi	r22, 0x02	; 2
    1a8c:	40 e0       	ldi	r20, 0x00	; 0
    1a8e:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>

}
    1a92:	60 96       	adiw	r28, 0x10	; 16
    1a94:	0f b6       	in	r0, 0x3f	; 63
    1a96:	f8 94       	cli
    1a98:	de bf       	out	0x3e, r29	; 62
    1a9a:	0f be       	out	0x3f, r0	; 63
    1a9c:	cd bf       	out	0x3d, r28	; 61
    1a9e:	cf 91       	pop	r28
    1aa0:	df 91       	pop	r29
    1aa2:	08 95       	ret

00001aa4 <LCD_voidInit>:

void LCD_voidInit(void)
{
    1aa4:	df 93       	push	r29
    1aa6:	cf 93       	push	r28
    1aa8:	cd b7       	in	r28, 0x3d	; 61
    1aaa:	de b7       	in	r29, 0x3e	; 62
    1aac:	2f 97       	sbiw	r28, 0x0f	; 15
    1aae:	0f b6       	in	r0, 0x3f	; 63
    1ab0:	f8 94       	cli
    1ab2:	de bf       	out	0x3e, r29	; 62
    1ab4:	0f be       	out	0x3f, r0	; 63
    1ab6:	cd bf       	out	0x3d, r28	; 61
	for(u8 i=0;i<8;i++)
    1ab8:	1f 86       	std	Y+15, r1	; 0x0f
    1aba:	08 c0       	rjmp	.+16     	; 0x1acc <LCD_voidInit+0x28>
	{
		DIO_voidSetPinDirection(LCD_DATA_PORT,i,OUTPUT);
    1abc:	82 e0       	ldi	r24, 0x02	; 2
    1abe:	6f 85       	ldd	r22, Y+15	; 0x0f
    1ac0:	41 e0       	ldi	r20, 0x01	; 1
    1ac2:	0e 94 52 08 	call	0x10a4	; 0x10a4 <DIO_voidSetPinDirection>

}

void LCD_voidInit(void)
{
	for(u8 i=0;i<8;i++)
    1ac6:	8f 85       	ldd	r24, Y+15	; 0x0f
    1ac8:	8f 5f       	subi	r24, 0xFF	; 255
    1aca:	8f 87       	std	Y+15, r24	; 0x0f
    1acc:	8f 85       	ldd	r24, Y+15	; 0x0f
    1ace:	88 30       	cpi	r24, 0x08	; 8
    1ad0:	a8 f3       	brcs	.-22     	; 0x1abc <LCD_voidInit+0x18>
	{
		DIO_voidSetPinDirection(LCD_DATA_PORT,i,OUTPUT);
	}

	DIO_voidSetPinDirection(LCD_RS_PORT,LCD_RS_PIN,OUTPUT);
    1ad2:	83 e0       	ldi	r24, 0x03	; 3
    1ad4:	60 e0       	ldi	r22, 0x00	; 0
    1ad6:	41 e0       	ldi	r20, 0x01	; 1
    1ad8:	0e 94 52 08 	call	0x10a4	; 0x10a4 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(LCD_RW_PORT,LCD_RW_PIN,OUTPUT);
    1adc:	83 e0       	ldi	r24, 0x03	; 3
    1ade:	61 e0       	ldi	r22, 0x01	; 1
    1ae0:	41 e0       	ldi	r20, 0x01	; 1
    1ae2:	0e 94 52 08 	call	0x10a4	; 0x10a4 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(LCD_EN_PORT,LCD_EN_PIN,OUTPUT);
    1ae6:	83 e0       	ldi	r24, 0x03	; 3
    1ae8:	62 e0       	ldi	r22, 0x02	; 2
    1aea:	41 e0       	ldi	r20, 0x01	; 1
    1aec:	0e 94 52 08 	call	0x10a4	; 0x10a4 <DIO_voidSetPinDirection>
    1af0:	80 e0       	ldi	r24, 0x00	; 0
    1af2:	90 e0       	ldi	r25, 0x00	; 0
    1af4:	a0 e2       	ldi	r26, 0x20	; 32
    1af6:	b2 e4       	ldi	r27, 0x42	; 66
    1af8:	8b 87       	std	Y+11, r24	; 0x0b
    1afa:	9c 87       	std	Y+12, r25	; 0x0c
    1afc:	ad 87       	std	Y+13, r26	; 0x0d
    1afe:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b00:	6b 85       	ldd	r22, Y+11	; 0x0b
    1b02:	7c 85       	ldd	r23, Y+12	; 0x0c
    1b04:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b06:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b08:	20 e0       	ldi	r18, 0x00	; 0
    1b0a:	30 e0       	ldi	r19, 0x00	; 0
    1b0c:	4a ef       	ldi	r20, 0xFA	; 250
    1b0e:	54 e4       	ldi	r21, 0x44	; 68
    1b10:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b14:	dc 01       	movw	r26, r24
    1b16:	cb 01       	movw	r24, r22
    1b18:	8f 83       	std	Y+7, r24	; 0x07
    1b1a:	98 87       	std	Y+8, r25	; 0x08
    1b1c:	a9 87       	std	Y+9, r26	; 0x09
    1b1e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1b20:	6f 81       	ldd	r22, Y+7	; 0x07
    1b22:	78 85       	ldd	r23, Y+8	; 0x08
    1b24:	89 85       	ldd	r24, Y+9	; 0x09
    1b26:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b28:	20 e0       	ldi	r18, 0x00	; 0
    1b2a:	30 e0       	ldi	r19, 0x00	; 0
    1b2c:	40 e8       	ldi	r20, 0x80	; 128
    1b2e:	5f e3       	ldi	r21, 0x3F	; 63
    1b30:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1b34:	88 23       	and	r24, r24
    1b36:	2c f4       	brge	.+10     	; 0x1b42 <LCD_voidInit+0x9e>
		__ticks = 1;
    1b38:	81 e0       	ldi	r24, 0x01	; 1
    1b3a:	90 e0       	ldi	r25, 0x00	; 0
    1b3c:	9e 83       	std	Y+6, r25	; 0x06
    1b3e:	8d 83       	std	Y+5, r24	; 0x05
    1b40:	3f c0       	rjmp	.+126    	; 0x1bc0 <LCD_voidInit+0x11c>
	else if (__tmp > 65535)
    1b42:	6f 81       	ldd	r22, Y+7	; 0x07
    1b44:	78 85       	ldd	r23, Y+8	; 0x08
    1b46:	89 85       	ldd	r24, Y+9	; 0x09
    1b48:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b4a:	20 e0       	ldi	r18, 0x00	; 0
    1b4c:	3f ef       	ldi	r19, 0xFF	; 255
    1b4e:	4f e7       	ldi	r20, 0x7F	; 127
    1b50:	57 e4       	ldi	r21, 0x47	; 71
    1b52:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1b56:	18 16       	cp	r1, r24
    1b58:	4c f5       	brge	.+82     	; 0x1bac <LCD_voidInit+0x108>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b5a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1b5c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1b5e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b60:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b62:	20 e0       	ldi	r18, 0x00	; 0
    1b64:	30 e0       	ldi	r19, 0x00	; 0
    1b66:	40 e2       	ldi	r20, 0x20	; 32
    1b68:	51 e4       	ldi	r21, 0x41	; 65
    1b6a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b6e:	dc 01       	movw	r26, r24
    1b70:	cb 01       	movw	r24, r22
    1b72:	bc 01       	movw	r22, r24
    1b74:	cd 01       	movw	r24, r26
    1b76:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b7a:	dc 01       	movw	r26, r24
    1b7c:	cb 01       	movw	r24, r22
    1b7e:	9e 83       	std	Y+6, r25	; 0x06
    1b80:	8d 83       	std	Y+5, r24	; 0x05
    1b82:	0f c0       	rjmp	.+30     	; 0x1ba2 <LCD_voidInit+0xfe>
    1b84:	88 ec       	ldi	r24, 0xC8	; 200
    1b86:	90 e0       	ldi	r25, 0x00	; 0
    1b88:	9c 83       	std	Y+4, r25	; 0x04
    1b8a:	8b 83       	std	Y+3, r24	; 0x03
    1b8c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b8e:	9c 81       	ldd	r25, Y+4	; 0x04
    1b90:	01 97       	sbiw	r24, 0x01	; 1
    1b92:	f1 f7       	brne	.-4      	; 0x1b90 <LCD_voidInit+0xec>
    1b94:	9c 83       	std	Y+4, r25	; 0x04
    1b96:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b98:	8d 81       	ldd	r24, Y+5	; 0x05
    1b9a:	9e 81       	ldd	r25, Y+6	; 0x06
    1b9c:	01 97       	sbiw	r24, 0x01	; 1
    1b9e:	9e 83       	std	Y+6, r25	; 0x06
    1ba0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ba2:	8d 81       	ldd	r24, Y+5	; 0x05
    1ba4:	9e 81       	ldd	r25, Y+6	; 0x06
    1ba6:	00 97       	sbiw	r24, 0x00	; 0
    1ba8:	69 f7       	brne	.-38     	; 0x1b84 <LCD_voidInit+0xe0>
    1baa:	14 c0       	rjmp	.+40     	; 0x1bd4 <LCD_voidInit+0x130>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1bac:	6f 81       	ldd	r22, Y+7	; 0x07
    1bae:	78 85       	ldd	r23, Y+8	; 0x08
    1bb0:	89 85       	ldd	r24, Y+9	; 0x09
    1bb2:	9a 85       	ldd	r25, Y+10	; 0x0a
    1bb4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bb8:	dc 01       	movw	r26, r24
    1bba:	cb 01       	movw	r24, r22
    1bbc:	9e 83       	std	Y+6, r25	; 0x06
    1bbe:	8d 83       	std	Y+5, r24	; 0x05
    1bc0:	8d 81       	ldd	r24, Y+5	; 0x05
    1bc2:	9e 81       	ldd	r25, Y+6	; 0x06
    1bc4:	9a 83       	std	Y+2, r25	; 0x02
    1bc6:	89 83       	std	Y+1, r24	; 0x01
    1bc8:	89 81       	ldd	r24, Y+1	; 0x01
    1bca:	9a 81       	ldd	r25, Y+2	; 0x02
    1bcc:	01 97       	sbiw	r24, 0x01	; 1
    1bce:	f1 f7       	brne	.-4      	; 0x1bcc <LCD_voidInit+0x128>
    1bd0:	9a 83       	std	Y+2, r25	; 0x02
    1bd2:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(40);
   LCD_voidSendCommand(0b00111000);
    1bd4:	88 e3       	ldi	r24, 0x38	; 56
    1bd6:	0e 94 9c 0c 	call	0x1938	; 0x1938 <LCD_voidSendCommand>
   LCD_voidSendCommand(0b00001100);
    1bda:	8c e0       	ldi	r24, 0x0C	; 12
    1bdc:	0e 94 9c 0c 	call	0x1938	; 0x1938 <LCD_voidSendCommand>
   LCD_voidSendCommand(0b00000001);
    1be0:	81 e0       	ldi	r24, 0x01	; 1
    1be2:	0e 94 9c 0c 	call	0x1938	; 0x1938 <LCD_voidSendCommand>
}
    1be6:	2f 96       	adiw	r28, 0x0f	; 15
    1be8:	0f b6       	in	r0, 0x3f	; 63
    1bea:	f8 94       	cli
    1bec:	de bf       	out	0x3e, r29	; 62
    1bee:	0f be       	out	0x3f, r0	; 63
    1bf0:	cd bf       	out	0x3d, r28	; 61
    1bf2:	cf 91       	pop	r28
    1bf4:	df 91       	pop	r29
    1bf6:	08 95       	ret

00001bf8 <LCD_voidClearDisplay>:

void LCD_voidClearDisplay(void)
{
    1bf8:	df 93       	push	r29
    1bfa:	cf 93       	push	r28
    1bfc:	cd b7       	in	r28, 0x3d	; 61
    1bfe:	de b7       	in	r29, 0x3e	; 62
	 LCD_voidSendCommand(0b00000001);
    1c00:	81 e0       	ldi	r24, 0x01	; 1
    1c02:	0e 94 9c 0c 	call	0x1938	; 0x1938 <LCD_voidSendCommand>
}
    1c06:	cf 91       	pop	r28
    1c08:	df 91       	pop	r29
    1c0a:	08 95       	ret

00001c0c <LCD_GotoXY>:
 * at x=0   address=y position
 * at x=1    address=y+0x40
 */

void LCD_GotoXY(u8 Copy_u8X,u8 Copy_u8Y)
{
    1c0c:	df 93       	push	r29
    1c0e:	cf 93       	push	r28
    1c10:	00 d0       	rcall	.+0      	; 0x1c12 <LCD_GotoXY+0x6>
    1c12:	0f 92       	push	r0
    1c14:	cd b7       	in	r28, 0x3d	; 61
    1c16:	de b7       	in	r29, 0x3e	; 62
    1c18:	8a 83       	std	Y+2, r24	; 0x02
    1c1a:	6b 83       	std	Y+3, r22	; 0x03

	u8 Local_u8Address=0;
    1c1c:	19 82       	std	Y+1, r1	; 0x01
	if( Copy_u8X==0)
    1c1e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c20:	88 23       	and	r24, r24
    1c22:	19 f4       	brne	.+6      	; 0x1c2a <LCD_GotoXY+0x1e>
	{
		Local_u8Address= Copy_u8Y;
    1c24:	8b 81       	ldd	r24, Y+3	; 0x03
    1c26:	89 83       	std	Y+1, r24	; 0x01
    1c28:	03 c0       	rjmp	.+6      	; 0x1c30 <LCD_GotoXY+0x24>
	}
	else
	{
		Local_u8Address= Copy_u8Y+0x40;
    1c2a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c2c:	80 5c       	subi	r24, 0xC0	; 192
    1c2e:	89 83       	std	Y+1, r24	; 0x01
	}

	SET_BIT(Local_u8Address,7);
    1c30:	89 81       	ldd	r24, Y+1	; 0x01
    1c32:	80 68       	ori	r24, 0x80	; 128
    1c34:	89 83       	std	Y+1, r24	; 0x01
	LCD_voidSendCommand(Local_u8Address);
    1c36:	89 81       	ldd	r24, Y+1	; 0x01
    1c38:	0e 94 9c 0c 	call	0x1938	; 0x1938 <LCD_voidSendCommand>

}
    1c3c:	0f 90       	pop	r0
    1c3e:	0f 90       	pop	r0
    1c40:	0f 90       	pop	r0
    1c42:	cf 91       	pop	r28
    1c44:	df 91       	pop	r29
    1c46:	08 95       	ret

00001c48 <LCD_voidSendString>:
void LCD_voidSendString(u8* Copy_pcString)
{
    1c48:	df 93       	push	r29
    1c4a:	cf 93       	push	r28
    1c4c:	00 d0       	rcall	.+0      	; 0x1c4e <LCD_voidSendString+0x6>
    1c4e:	0f 92       	push	r0
    1c50:	cd b7       	in	r28, 0x3d	; 61
    1c52:	de b7       	in	r29, 0x3e	; 62
    1c54:	9b 83       	std	Y+3, r25	; 0x03
    1c56:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Index=0;
    1c58:	19 82       	std	Y+1, r1	; 0x01
    1c5a:	0e c0       	rjmp	.+28     	; 0x1c78 <LCD_voidSendString+0x30>

	while(Copy_pcString[Local_u8Index]!='\0')
	{
		LCD_voidSendData(Copy_pcString[Local_u8Index]);
    1c5c:	89 81       	ldd	r24, Y+1	; 0x01
    1c5e:	28 2f       	mov	r18, r24
    1c60:	30 e0       	ldi	r19, 0x00	; 0
    1c62:	8a 81       	ldd	r24, Y+2	; 0x02
    1c64:	9b 81       	ldd	r25, Y+3	; 0x03
    1c66:	fc 01       	movw	r30, r24
    1c68:	e2 0f       	add	r30, r18
    1c6a:	f3 1f       	adc	r31, r19
    1c6c:	80 81       	ld	r24, Z
    1c6e:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <LCD_voidSendData>
		Local_u8Index++;
    1c72:	89 81       	ldd	r24, Y+1	; 0x01
    1c74:	8f 5f       	subi	r24, 0xFF	; 255
    1c76:	89 83       	std	Y+1, r24	; 0x01
}
void LCD_voidSendString(u8* Copy_pcString)
{
	u8 Local_u8Index=0;

	while(Copy_pcString[Local_u8Index]!='\0')
    1c78:	89 81       	ldd	r24, Y+1	; 0x01
    1c7a:	28 2f       	mov	r18, r24
    1c7c:	30 e0       	ldi	r19, 0x00	; 0
    1c7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c80:	9b 81       	ldd	r25, Y+3	; 0x03
    1c82:	fc 01       	movw	r30, r24
    1c84:	e2 0f       	add	r30, r18
    1c86:	f3 1f       	adc	r31, r19
    1c88:	80 81       	ld	r24, Z
    1c8a:	88 23       	and	r24, r24
    1c8c:	39 f7       	brne	.-50     	; 0x1c5c <LCD_voidSendString+0x14>
	{
		LCD_voidSendData(Copy_pcString[Local_u8Index]);
		Local_u8Index++;
	}
}
    1c8e:	0f 90       	pop	r0
    1c90:	0f 90       	pop	r0
    1c92:	0f 90       	pop	r0
    1c94:	cf 91       	pop	r28
    1c96:	df 91       	pop	r29
    1c98:	08 95       	ret

00001c9a <LCD_voidSendNumber>:

void LCD_voidSendNumber(u32 Copy_u32Number)
{
    1c9a:	df 93       	push	r29
    1c9c:	cf 93       	push	r28
    1c9e:	cd b7       	in	r28, 0x3d	; 61
    1ca0:	de b7       	in	r29, 0x3e	; 62
    1ca2:	2c 97       	sbiw	r28, 0x0c	; 12
    1ca4:	0f b6       	in	r0, 0x3f	; 63
    1ca6:	f8 94       	cli
    1ca8:	de bf       	out	0x3e, r29	; 62
    1caa:	0f be       	out	0x3f, r0	; 63
    1cac:	cd bf       	out	0x3d, r28	; 61
    1cae:	9c 87       	std	Y+12, r25	; 0x0c
    1cb0:	8b 87       	std	Y+11, r24	; 0x0b
   u8 Local_u8Str[10];
   itoa(Copy_u32Number, Local_u8Str,10);
    1cb2:	8b 85       	ldd	r24, Y+11	; 0x0b
    1cb4:	9c 85       	ldd	r25, Y+12	; 0x0c
    1cb6:	9e 01       	movw	r18, r28
    1cb8:	2f 5f       	subi	r18, 0xFF	; 255
    1cba:	3f 4f       	sbci	r19, 0xFF	; 255
    1cbc:	b9 01       	movw	r22, r18
    1cbe:	4a e0       	ldi	r20, 0x0A	; 10
    1cc0:	50 e0       	ldi	r21, 0x00	; 0
    1cc2:	0e 94 d3 0f 	call	0x1fa6	; 0x1fa6 <itoa>
   LCD_voidSendString(Local_u8Str);
    1cc6:	ce 01       	movw	r24, r28
    1cc8:	01 96       	adiw	r24, 0x01	; 1
    1cca:	0e 94 24 0e 	call	0x1c48	; 0x1c48 <LCD_voidSendString>

}
    1cce:	2c 96       	adiw	r28, 0x0c	; 12
    1cd0:	0f b6       	in	r0, 0x3f	; 63
    1cd2:	f8 94       	cli
    1cd4:	de bf       	out	0x3e, r29	; 62
    1cd6:	0f be       	out	0x3f, r0	; 63
    1cd8:	cd bf       	out	0x3d, r28	; 61
    1cda:	cf 91       	pop	r28
    1cdc:	df 91       	pop	r29
    1cde:	08 95       	ret

00001ce0 <KPD_voidInit>:

#include "KPD_interface.h"


void KPD_voidInit(void)
{
    1ce0:	df 93       	push	r29
    1ce2:	cf 93       	push	r28
    1ce4:	cd b7       	in	r28, 0x3d	; 61
    1ce6:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDirection(KPD_COL_PORT,KPD_COL0_PIN, OUTPUT);
    1ce8:	80 e0       	ldi	r24, 0x00	; 0
    1cea:	60 e0       	ldi	r22, 0x00	; 0
    1cec:	41 e0       	ldi	r20, 0x01	; 1
    1cee:	0e 94 52 08 	call	0x10a4	; 0x10a4 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(KPD_COL_PORT,KPD_COL1_PIN, OUTPUT);
    1cf2:	80 e0       	ldi	r24, 0x00	; 0
    1cf4:	61 e0       	ldi	r22, 0x01	; 1
    1cf6:	41 e0       	ldi	r20, 0x01	; 1
    1cf8:	0e 94 52 08 	call	0x10a4	; 0x10a4 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(KPD_COL_PORT,KPD_COL2_PIN, OUTPUT);
    1cfc:	80 e0       	ldi	r24, 0x00	; 0
    1cfe:	62 e0       	ldi	r22, 0x02	; 2
    1d00:	41 e0       	ldi	r20, 0x01	; 1
    1d02:	0e 94 52 08 	call	0x10a4	; 0x10a4 <DIO_voidSetPinDirection>

	DIO_voidSetPinValue(KPD_COL_PORT,KPD_COL2_PIN, HIGH);
    1d06:	80 e0       	ldi	r24, 0x00	; 0
    1d08:	62 e0       	ldi	r22, 0x02	; 2
    1d0a:	41 e0       	ldi	r20, 0x01	; 1
    1d0c:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(KPD_COL_PORT,KPD_COL2_PIN, HIGH);
    1d10:	80 e0       	ldi	r24, 0x00	; 0
    1d12:	62 e0       	ldi	r22, 0x02	; 2
    1d14:	41 e0       	ldi	r20, 0x01	; 1
    1d16:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(KPD_COL_PORT,KPD_COL2_PIN, HIGH);
    1d1a:	80 e0       	ldi	r24, 0x00	; 0
    1d1c:	62 e0       	ldi	r22, 0x02	; 2
    1d1e:	41 e0       	ldi	r20, 0x01	; 1
    1d20:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>




	DIO_voidSetPinDirection(KPD_ROW_PORT,KPD_ROW0_PIN, INPUT);
    1d24:	80 e0       	ldi	r24, 0x00	; 0
    1d26:	64 e0       	ldi	r22, 0x04	; 4
    1d28:	40 e0       	ldi	r20, 0x00	; 0
    1d2a:	0e 94 52 08 	call	0x10a4	; 0x10a4 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(KPD_ROW_PORT,KPD_ROW1_PIN, INPUT);
    1d2e:	80 e0       	ldi	r24, 0x00	; 0
    1d30:	65 e0       	ldi	r22, 0x05	; 5
    1d32:	40 e0       	ldi	r20, 0x00	; 0
    1d34:	0e 94 52 08 	call	0x10a4	; 0x10a4 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(KPD_ROW_PORT,KPD_ROW2_PIN, INPUT);
    1d38:	80 e0       	ldi	r24, 0x00	; 0
    1d3a:	66 e0       	ldi	r22, 0x06	; 6
    1d3c:	40 e0       	ldi	r20, 0x00	; 0
    1d3e:	0e 94 52 08 	call	0x10a4	; 0x10a4 <DIO_voidSetPinDirection>


	DIO_voidSetPinValue(KPD_ROW_PORT, KPD_ROW0_PIN, HIGH);
    1d42:	80 e0       	ldi	r24, 0x00	; 0
    1d44:	64 e0       	ldi	r22, 0x04	; 4
    1d46:	41 e0       	ldi	r20, 0x01	; 1
    1d48:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(KPD_ROW_PORT, KPD_ROW1_PIN, HIGH);
    1d4c:	80 e0       	ldi	r24, 0x00	; 0
    1d4e:	65 e0       	ldi	r22, 0x05	; 5
    1d50:	41 e0       	ldi	r20, 0x01	; 1
    1d52:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(KPD_ROW_PORT, KPD_ROW2_PIN, HIGH);
    1d56:	80 e0       	ldi	r24, 0x00	; 0
    1d58:	66 e0       	ldi	r22, 0x06	; 6
    1d5a:	41 e0       	ldi	r20, 0x01	; 1
    1d5c:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(KPD_ROW_PORT, KPD_ROW3_PIN, HIGH);
    1d60:	80 e0       	ldi	r24, 0x00	; 0
    1d62:	67 e0       	ldi	r22, 0x07	; 7
    1d64:	41 e0       	ldi	r20, 0x01	; 1
    1d66:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>

}
    1d6a:	cf 91       	pop	r28
    1d6c:	df 91       	pop	r29
    1d6e:	08 95       	ret

00001d70 <KPD_u8GetPressedKey>:
u8 KPD_u8GetPressedKey(void)
{
    1d70:	df 93       	push	r29
    1d72:	cf 93       	push	r28
    1d74:	cd b7       	in	r28, 0x3d	; 61
    1d76:	de b7       	in	r29, 0x3e	; 62
    1d78:	a2 97       	sbiw	r28, 0x22	; 34
    1d7a:	0f b6       	in	r0, 0x3f	; 63
    1d7c:	f8 94       	cli
    1d7e:	de bf       	out	0x3e, r29	; 62
    1d80:	0f be       	out	0x3f, r0	; 63
    1d82:	cd bf       	out	0x3d, r28	; 61

	u8 Local_u8PressedKey=0xAA;
    1d84:	8a ea       	ldi	r24, 0xAA	; 170
    1d86:	8c 83       	std	Y+4, r24	; 0x04

	u8 Local_u8ColumsArray[3]={KPD_COL0_PIN, KPD_COL1_PIN, KPD_COL2_PIN};
    1d88:	ce 01       	movw	r24, r28
    1d8a:	05 96       	adiw	r24, 0x05	; 5
    1d8c:	9a 8f       	std	Y+26, r25	; 0x1a
    1d8e:	89 8f       	std	Y+25, r24	; 0x19
    1d90:	e4 e8       	ldi	r30, 0x84	; 132
    1d92:	f0 e0       	ldi	r31, 0x00	; 0
    1d94:	fc 8f       	std	Y+28, r31	; 0x1c
    1d96:	eb 8f       	std	Y+27, r30	; 0x1b
    1d98:	f3 e0       	ldi	r31, 0x03	; 3
    1d9a:	fd 8f       	std	Y+29, r31	; 0x1d
    1d9c:	eb 8d       	ldd	r30, Y+27	; 0x1b
    1d9e:	fc 8d       	ldd	r31, Y+28	; 0x1c
    1da0:	00 80       	ld	r0, Z
    1da2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1da4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1da6:	01 96       	adiw	r24, 0x01	; 1
    1da8:	9c 8f       	std	Y+28, r25	; 0x1c
    1daa:	8b 8f       	std	Y+27, r24	; 0x1b
    1dac:	e9 8d       	ldd	r30, Y+25	; 0x19
    1dae:	fa 8d       	ldd	r31, Y+26	; 0x1a
    1db0:	00 82       	st	Z, r0
    1db2:	89 8d       	ldd	r24, Y+25	; 0x19
    1db4:	9a 8d       	ldd	r25, Y+26	; 0x1a
    1db6:	01 96       	adiw	r24, 0x01	; 1
    1db8:	9a 8f       	std	Y+26, r25	; 0x1a
    1dba:	89 8f       	std	Y+25, r24	; 0x19
    1dbc:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1dbe:	91 50       	subi	r25, 0x01	; 1
    1dc0:	9d 8f       	std	Y+29, r25	; 0x1d
    1dc2:	ed 8d       	ldd	r30, Y+29	; 0x1d
    1dc4:	ee 23       	and	r30, r30
    1dc6:	51 f7       	brne	.-44     	; 0x1d9c <KPD_u8GetPressedKey+0x2c>
	u8 Local_u8RowsArray[4]={KPD_ROW0_PIN,KPD_ROW1_PIN,KPD_ROW2_PIN,KPD_ROW3_PIN};
    1dc8:	84 e0       	ldi	r24, 0x04	; 4
    1dca:	88 87       	std	Y+8, r24	; 0x08
    1dcc:	85 e0       	ldi	r24, 0x05	; 5
    1dce:	89 87       	std	Y+9, r24	; 0x09
    1dd0:	86 e0       	ldi	r24, 0x06	; 6
    1dd2:	8a 87       	std	Y+10, r24	; 0x0a
    1dd4:	87 e0       	ldi	r24, 0x07	; 7
    1dd6:	8b 87       	std	Y+11, r24	; 0x0b

	u8 Local_u8KeyArray[4][3]={{1,2,3},{4,5,6},{7,8,9},{12,0,13}};
    1dd8:	ce 01       	movw	r24, r28
    1dda:	0c 96       	adiw	r24, 0x0c	; 12
    1ddc:	9f 8f       	std	Y+31, r25	; 0x1f
    1dde:	8e 8f       	std	Y+30, r24	; 0x1e
    1de0:	e8 e7       	ldi	r30, 0x78	; 120
    1de2:	f0 e0       	ldi	r31, 0x00	; 0
    1de4:	f9 a3       	std	Y+33, r31	; 0x21
    1de6:	e8 a3       	std	Y+32, r30	; 0x20
    1de8:	fc e0       	ldi	r31, 0x0C	; 12
    1dea:	fa a3       	std	Y+34, r31	; 0x22
    1dec:	e8 a1       	ldd	r30, Y+32	; 0x20
    1dee:	f9 a1       	ldd	r31, Y+33	; 0x21
    1df0:	00 80       	ld	r0, Z
    1df2:	88 a1       	ldd	r24, Y+32	; 0x20
    1df4:	99 a1       	ldd	r25, Y+33	; 0x21
    1df6:	01 96       	adiw	r24, 0x01	; 1
    1df8:	99 a3       	std	Y+33, r25	; 0x21
    1dfa:	88 a3       	std	Y+32, r24	; 0x20
    1dfc:	ee 8d       	ldd	r30, Y+30	; 0x1e
    1dfe:	ff 8d       	ldd	r31, Y+31	; 0x1f
    1e00:	00 82       	st	Z, r0
    1e02:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1e04:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1e06:	01 96       	adiw	r24, 0x01	; 1
    1e08:	9f 8f       	std	Y+31, r25	; 0x1f
    1e0a:	8e 8f       	std	Y+30, r24	; 0x1e
    1e0c:	9a a1       	ldd	r25, Y+34	; 0x22
    1e0e:	91 50       	subi	r25, 0x01	; 1
    1e10:	9a a3       	std	Y+34, r25	; 0x22
    1e12:	ea a1       	ldd	r30, Y+34	; 0x22
    1e14:	ee 23       	and	r30, r30
    1e16:	51 f7       	brne	.-44     	; 0x1dec <KPD_u8GetPressedKey+0x7c>

	for(u8 Local_u8ColumnsIndex=0;Local_u8ColumnsIndex<3;Local_u8ColumnsIndex++)
    1e18:	1b 82       	std	Y+3, r1	; 0x03
    1e1a:	64 c0       	rjmp	.+200    	; 0x1ee4 <KPD_u8GetPressedKey+0x174>
	{
		DIO_voidSetPinValue(KPD_COL_PORT, Local_u8ColumsArray[Local_u8ColumnsIndex],LOW);
    1e1c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e1e:	28 2f       	mov	r18, r24
    1e20:	30 e0       	ldi	r19, 0x00	; 0
    1e22:	ce 01       	movw	r24, r28
    1e24:	05 96       	adiw	r24, 0x05	; 5
    1e26:	fc 01       	movw	r30, r24
    1e28:	e2 0f       	add	r30, r18
    1e2a:	f3 1f       	adc	r31, r19
    1e2c:	90 81       	ld	r25, Z
    1e2e:	80 e0       	ldi	r24, 0x00	; 0
    1e30:	69 2f       	mov	r22, r25
    1e32:	40 e0       	ldi	r20, 0x00	; 0
    1e34:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>
		for(u8 Local_u8RowsIndex=0;Local_u8RowsIndex<4;Local_u8RowsIndex++)
    1e38:	1a 82       	std	Y+2, r1	; 0x02
    1e3a:	3f c0       	rjmp	.+126    	; 0x1eba <KPD_u8GetPressedKey+0x14a>
		{
			u8 Local_u8PinState=DIO_u8GetPinValue(KPD_ROW_PORT, Local_u8RowsArray[Local_u8RowsIndex]);
    1e3c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e3e:	28 2f       	mov	r18, r24
    1e40:	30 e0       	ldi	r19, 0x00	; 0
    1e42:	ce 01       	movw	r24, r28
    1e44:	08 96       	adiw	r24, 0x08	; 8
    1e46:	fc 01       	movw	r30, r24
    1e48:	e2 0f       	add	r30, r18
    1e4a:	f3 1f       	adc	r31, r19
    1e4c:	90 81       	ld	r25, Z
    1e4e:	80 e0       	ldi	r24, 0x00	; 0
    1e50:	69 2f       	mov	r22, r25
    1e52:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <DIO_u8GetPinValue>
    1e56:	89 83       	std	Y+1, r24	; 0x01

			if(Local_u8PinState==0)
    1e58:	89 81       	ldd	r24, Y+1	; 0x01
    1e5a:	88 23       	and	r24, r24
    1e5c:	59 f5       	brne	.+86     	; 0x1eb4 <KPD_u8GetPressedKey+0x144>
			{
				Local_u8PressedKey=Local_u8KeyArray[Local_u8RowsIndex][Local_u8ColumnsIndex];
    1e5e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e60:	28 2f       	mov	r18, r24
    1e62:	30 e0       	ldi	r19, 0x00	; 0
    1e64:	8b 81       	ldd	r24, Y+3	; 0x03
    1e66:	48 2f       	mov	r20, r24
    1e68:	50 e0       	ldi	r21, 0x00	; 0
    1e6a:	c9 01       	movw	r24, r18
    1e6c:	88 0f       	add	r24, r24
    1e6e:	99 1f       	adc	r25, r25
    1e70:	82 0f       	add	r24, r18
    1e72:	93 1f       	adc	r25, r19
    1e74:	9e 01       	movw	r18, r28
    1e76:	2f 5f       	subi	r18, 0xFF	; 255
    1e78:	3f 4f       	sbci	r19, 0xFF	; 255
    1e7a:	82 0f       	add	r24, r18
    1e7c:	93 1f       	adc	r25, r19
    1e7e:	84 0f       	add	r24, r20
    1e80:	95 1f       	adc	r25, r21
    1e82:	fc 01       	movw	r30, r24
    1e84:	3b 96       	adiw	r30, 0x0b	; 11
    1e86:	80 81       	ld	r24, Z
    1e88:	8c 83       	std	Y+4, r24	; 0x04
    1e8a:	0e c0       	rjmp	.+28     	; 0x1ea8 <KPD_u8GetPressedKey+0x138>
				while(Local_u8PinState==0)
				{
					Local_u8PinState=DIO_u8GetPinValue(KPD_ROW_PORT, Local_u8RowsArray[Local_u8RowsIndex]);
    1e8c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e8e:	28 2f       	mov	r18, r24
    1e90:	30 e0       	ldi	r19, 0x00	; 0
    1e92:	ce 01       	movw	r24, r28
    1e94:	08 96       	adiw	r24, 0x08	; 8
    1e96:	fc 01       	movw	r30, r24
    1e98:	e2 0f       	add	r30, r18
    1e9a:	f3 1f       	adc	r31, r19
    1e9c:	90 81       	ld	r25, Z
    1e9e:	80 e0       	ldi	r24, 0x00	; 0
    1ea0:	69 2f       	mov	r22, r25
    1ea2:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <DIO_u8GetPinValue>
    1ea6:	89 83       	std	Y+1, r24	; 0x01
			u8 Local_u8PinState=DIO_u8GetPinValue(KPD_ROW_PORT, Local_u8RowsArray[Local_u8RowsIndex]);

			if(Local_u8PinState==0)
			{
				Local_u8PressedKey=Local_u8KeyArray[Local_u8RowsIndex][Local_u8ColumnsIndex];
				while(Local_u8PinState==0)
    1ea8:	89 81       	ldd	r24, Y+1	; 0x01
    1eaa:	88 23       	and	r24, r24
    1eac:	79 f3       	breq	.-34     	; 0x1e8c <KPD_u8GetPressedKey+0x11c>
				{
					Local_u8PinState=DIO_u8GetPinValue(KPD_ROW_PORT, Local_u8RowsArray[Local_u8RowsIndex]);
				}
				return Local_u8PressedKey;
    1eae:	fc 81       	ldd	r31, Y+4	; 0x04
    1eb0:	f8 8f       	std	Y+24, r31	; 0x18
    1eb2:	1e c0       	rjmp	.+60     	; 0x1ef0 <KPD_u8GetPressedKey+0x180>
	u8 Local_u8KeyArray[4][3]={{1,2,3},{4,5,6},{7,8,9},{12,0,13}};

	for(u8 Local_u8ColumnsIndex=0;Local_u8ColumnsIndex<3;Local_u8ColumnsIndex++)
	{
		DIO_voidSetPinValue(KPD_COL_PORT, Local_u8ColumsArray[Local_u8ColumnsIndex],LOW);
		for(u8 Local_u8RowsIndex=0;Local_u8RowsIndex<4;Local_u8RowsIndex++)
    1eb4:	8a 81       	ldd	r24, Y+2	; 0x02
    1eb6:	8f 5f       	subi	r24, 0xFF	; 255
    1eb8:	8a 83       	std	Y+2, r24	; 0x02
    1eba:	8a 81       	ldd	r24, Y+2	; 0x02
    1ebc:	84 30       	cpi	r24, 0x04	; 4
    1ebe:	08 f4       	brcc	.+2      	; 0x1ec2 <KPD_u8GetPressedKey+0x152>
    1ec0:	bd cf       	rjmp	.-134    	; 0x1e3c <KPD_u8GetPressedKey+0xcc>
				return Local_u8PressedKey;
			}


		}
		DIO_voidSetPinValue(KPD_COL_PORT, Local_u8ColumsArray[Local_u8ColumnsIndex],HIGH);
    1ec2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ec4:	28 2f       	mov	r18, r24
    1ec6:	30 e0       	ldi	r19, 0x00	; 0
    1ec8:	ce 01       	movw	r24, r28
    1eca:	05 96       	adiw	r24, 0x05	; 5
    1ecc:	fc 01       	movw	r30, r24
    1ece:	e2 0f       	add	r30, r18
    1ed0:	f3 1f       	adc	r31, r19
    1ed2:	90 81       	ld	r25, Z
    1ed4:	80 e0       	ldi	r24, 0x00	; 0
    1ed6:	69 2f       	mov	r22, r25
    1ed8:	41 e0       	ldi	r20, 0x01	; 1
    1eda:	0e 94 68 09 	call	0x12d0	; 0x12d0 <DIO_voidSetPinValue>
	u8 Local_u8ColumsArray[3]={KPD_COL0_PIN, KPD_COL1_PIN, KPD_COL2_PIN};
	u8 Local_u8RowsArray[4]={KPD_ROW0_PIN,KPD_ROW1_PIN,KPD_ROW2_PIN,KPD_ROW3_PIN};

	u8 Local_u8KeyArray[4][3]={{1,2,3},{4,5,6},{7,8,9},{12,0,13}};

	for(u8 Local_u8ColumnsIndex=0;Local_u8ColumnsIndex<3;Local_u8ColumnsIndex++)
    1ede:	8b 81       	ldd	r24, Y+3	; 0x03
    1ee0:	8f 5f       	subi	r24, 0xFF	; 255
    1ee2:	8b 83       	std	Y+3, r24	; 0x03
    1ee4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ee6:	83 30       	cpi	r24, 0x03	; 3
    1ee8:	08 f4       	brcc	.+2      	; 0x1eec <KPD_u8GetPressedKey+0x17c>
    1eea:	98 cf       	rjmp	.-208    	; 0x1e1c <KPD_u8GetPressedKey+0xac>
		}
		DIO_voidSetPinValue(KPD_COL_PORT, Local_u8ColumsArray[Local_u8ColumnsIndex],HIGH);

	}

	return Local_u8PressedKey;
    1eec:	8c 81       	ldd	r24, Y+4	; 0x04
    1eee:	88 8f       	std	Y+24, r24	; 0x18
    1ef0:	88 8d       	ldd	r24, Y+24	; 0x18

}
    1ef2:	a2 96       	adiw	r28, 0x22	; 34
    1ef4:	0f b6       	in	r0, 0x3f	; 63
    1ef6:	f8 94       	cli
    1ef8:	de bf       	out	0x3e, r29	; 62
    1efa:	0f be       	out	0x3f, r0	; 63
    1efc:	cd bf       	out	0x3d, r28	; 61
    1efe:	cf 91       	pop	r28
    1f00:	df 91       	pop	r29
    1f02:	08 95       	ret

00001f04 <main>:
#include "../MCAL/UART/UART_interface.h"
#include "../MCAL/DIO/DIO_interface.h"
#include "../MCAL/TIMER/TIMER_interface.h"

void main (void)
{
    1f04:	df 93       	push	r29
    1f06:	cf 93       	push	r28
    1f08:	cd b7       	in	r28, 0x3d	; 61
    1f0a:	de b7       	in	r29, 0x3e	; 62
DIO_voidSetPinDirection(DIO_PORTD,DIO_PIN0,INPUT);
    1f0c:	83 e0       	ldi	r24, 0x03	; 3
    1f0e:	60 e0       	ldi	r22, 0x00	; 0
    1f10:	40 e0       	ldi	r20, 0x00	; 0
    1f12:	0e 94 52 08 	call	0x10a4	; 0x10a4 <DIO_voidSetPinDirection>
DIO_voidSetPinDirection(DIO_PORTD,DIO_PIN1,OUTPUT);
    1f16:	83 e0       	ldi	r24, 0x03	; 3
    1f18:	61 e0       	ldi	r22, 0x01	; 1
    1f1a:	41 e0       	ldi	r20, 0x01	; 1
    1f1c:	0e 94 52 08 	call	0x10a4	; 0x10a4 <DIO_voidSetPinDirection>
DIO_voidSetPinDirection(DIO_PORTA,DIO_PIN0,OUTPUT);
    1f20:	80 e0       	ldi	r24, 0x00	; 0
    1f22:	60 e0       	ldi	r22, 0x00	; 0
    1f24:	41 e0       	ldi	r20, 0x01	; 1
    1f26:	0e 94 52 08 	call	0x10a4	; 0x10a4 <DIO_voidSetPinDirection>
	USART_voitInit();
    1f2a:	0e 94 a3 05 	call	0xb46	; 0xb46 <USART_voitInit>
//	USART_voidTransmitData('A');
//	USART_voidTransmitData('L');
//
//	USART_voidTransmitData('L');
//	USART_voidTransmitData('A');
    USART_voidTransmitString("ABDALLA MUBARAK");
    1f2e:	80 e6       	ldi	r24, 0x60	; 96
    1f30:	90 e0       	ldi	r25, 0x00	; 0
    1f32:	0e 94 0f 06 	call	0xc1e	; 0xc1e <USART_voidTransmitString>
    1f36:	ff cf       	rjmp	.-2      	; 0x1f36 <main+0x32>

00001f38 <__prologue_saves__>:
    1f38:	2f 92       	push	r2
    1f3a:	3f 92       	push	r3
    1f3c:	4f 92       	push	r4
    1f3e:	5f 92       	push	r5
    1f40:	6f 92       	push	r6
    1f42:	7f 92       	push	r7
    1f44:	8f 92       	push	r8
    1f46:	9f 92       	push	r9
    1f48:	af 92       	push	r10
    1f4a:	bf 92       	push	r11
    1f4c:	cf 92       	push	r12
    1f4e:	df 92       	push	r13
    1f50:	ef 92       	push	r14
    1f52:	ff 92       	push	r15
    1f54:	0f 93       	push	r16
    1f56:	1f 93       	push	r17
    1f58:	cf 93       	push	r28
    1f5a:	df 93       	push	r29
    1f5c:	cd b7       	in	r28, 0x3d	; 61
    1f5e:	de b7       	in	r29, 0x3e	; 62
    1f60:	ca 1b       	sub	r28, r26
    1f62:	db 0b       	sbc	r29, r27
    1f64:	0f b6       	in	r0, 0x3f	; 63
    1f66:	f8 94       	cli
    1f68:	de bf       	out	0x3e, r29	; 62
    1f6a:	0f be       	out	0x3f, r0	; 63
    1f6c:	cd bf       	out	0x3d, r28	; 61
    1f6e:	09 94       	ijmp

00001f70 <__epilogue_restores__>:
    1f70:	2a 88       	ldd	r2, Y+18	; 0x12
    1f72:	39 88       	ldd	r3, Y+17	; 0x11
    1f74:	48 88       	ldd	r4, Y+16	; 0x10
    1f76:	5f 84       	ldd	r5, Y+15	; 0x0f
    1f78:	6e 84       	ldd	r6, Y+14	; 0x0e
    1f7a:	7d 84       	ldd	r7, Y+13	; 0x0d
    1f7c:	8c 84       	ldd	r8, Y+12	; 0x0c
    1f7e:	9b 84       	ldd	r9, Y+11	; 0x0b
    1f80:	aa 84       	ldd	r10, Y+10	; 0x0a
    1f82:	b9 84       	ldd	r11, Y+9	; 0x09
    1f84:	c8 84       	ldd	r12, Y+8	; 0x08
    1f86:	df 80       	ldd	r13, Y+7	; 0x07
    1f88:	ee 80       	ldd	r14, Y+6	; 0x06
    1f8a:	fd 80       	ldd	r15, Y+5	; 0x05
    1f8c:	0c 81       	ldd	r16, Y+4	; 0x04
    1f8e:	1b 81       	ldd	r17, Y+3	; 0x03
    1f90:	aa 81       	ldd	r26, Y+2	; 0x02
    1f92:	b9 81       	ldd	r27, Y+1	; 0x01
    1f94:	ce 0f       	add	r28, r30
    1f96:	d1 1d       	adc	r29, r1
    1f98:	0f b6       	in	r0, 0x3f	; 63
    1f9a:	f8 94       	cli
    1f9c:	de bf       	out	0x3e, r29	; 62
    1f9e:	0f be       	out	0x3f, r0	; 63
    1fa0:	cd bf       	out	0x3d, r28	; 61
    1fa2:	ed 01       	movw	r28, r26
    1fa4:	08 95       	ret

00001fa6 <itoa>:
    1fa6:	fb 01       	movw	r30, r22
    1fa8:	9f 01       	movw	r18, r30
    1faa:	e8 94       	clt
    1fac:	42 30       	cpi	r20, 0x02	; 2
    1fae:	c4 f0       	brlt	.+48     	; 0x1fe0 <itoa+0x3a>
    1fb0:	45 32       	cpi	r20, 0x25	; 37
    1fb2:	b4 f4       	brge	.+44     	; 0x1fe0 <itoa+0x3a>
    1fb4:	4a 30       	cpi	r20, 0x0A	; 10
    1fb6:	29 f4       	brne	.+10     	; 0x1fc2 <itoa+0x1c>
    1fb8:	97 fb       	bst	r25, 7
    1fba:	1e f4       	brtc	.+6      	; 0x1fc2 <itoa+0x1c>
    1fbc:	90 95       	com	r25
    1fbe:	81 95       	neg	r24
    1fc0:	9f 4f       	sbci	r25, 0xFF	; 255
    1fc2:	64 2f       	mov	r22, r20
    1fc4:	77 27       	eor	r23, r23
    1fc6:	0e 94 04 10 	call	0x2008	; 0x2008 <__udivmodhi4>
    1fca:	80 5d       	subi	r24, 0xD0	; 208
    1fcc:	8a 33       	cpi	r24, 0x3A	; 58
    1fce:	0c f0       	brlt	.+2      	; 0x1fd2 <itoa+0x2c>
    1fd0:	89 5d       	subi	r24, 0xD9	; 217
    1fd2:	81 93       	st	Z+, r24
    1fd4:	cb 01       	movw	r24, r22
    1fd6:	00 97       	sbiw	r24, 0x00	; 0
    1fd8:	a1 f7       	brne	.-24     	; 0x1fc2 <itoa+0x1c>
    1fda:	16 f4       	brtc	.+4      	; 0x1fe0 <itoa+0x3a>
    1fdc:	5d e2       	ldi	r21, 0x2D	; 45
    1fde:	51 93       	st	Z+, r21
    1fe0:	10 82       	st	Z, r1
    1fe2:	c9 01       	movw	r24, r18
    1fe4:	0c 94 f4 0f 	jmp	0x1fe8	; 0x1fe8 <strrev>

00001fe8 <strrev>:
    1fe8:	dc 01       	movw	r26, r24
    1fea:	fc 01       	movw	r30, r24
    1fec:	67 2f       	mov	r22, r23
    1fee:	71 91       	ld	r23, Z+
    1ff0:	77 23       	and	r23, r23
    1ff2:	e1 f7       	brne	.-8      	; 0x1fec <strrev+0x4>
    1ff4:	32 97       	sbiw	r30, 0x02	; 2
    1ff6:	04 c0       	rjmp	.+8      	; 0x2000 <strrev+0x18>
    1ff8:	7c 91       	ld	r23, X
    1ffa:	6d 93       	st	X+, r22
    1ffc:	70 83       	st	Z, r23
    1ffe:	62 91       	ld	r22, -Z
    2000:	ae 17       	cp	r26, r30
    2002:	bf 07       	cpc	r27, r31
    2004:	c8 f3       	brcs	.-14     	; 0x1ff8 <strrev+0x10>
    2006:	08 95       	ret

00002008 <__udivmodhi4>:
    2008:	aa 1b       	sub	r26, r26
    200a:	bb 1b       	sub	r27, r27
    200c:	51 e1       	ldi	r21, 0x11	; 17
    200e:	07 c0       	rjmp	.+14     	; 0x201e <__udivmodhi4_ep>

00002010 <__udivmodhi4_loop>:
    2010:	aa 1f       	adc	r26, r26
    2012:	bb 1f       	adc	r27, r27
    2014:	a6 17       	cp	r26, r22
    2016:	b7 07       	cpc	r27, r23
    2018:	10 f0       	brcs	.+4      	; 0x201e <__udivmodhi4_ep>
    201a:	a6 1b       	sub	r26, r22
    201c:	b7 0b       	sbc	r27, r23

0000201e <__udivmodhi4_ep>:
    201e:	88 1f       	adc	r24, r24
    2020:	99 1f       	adc	r25, r25
    2022:	5a 95       	dec	r21
    2024:	a9 f7       	brne	.-22     	; 0x2010 <__udivmodhi4_loop>
    2026:	80 95       	com	r24
    2028:	90 95       	com	r25
    202a:	bc 01       	movw	r22, r24
    202c:	cd 01       	movw	r24, r26
    202e:	08 95       	ret

00002030 <_exit>:
    2030:	f8 94       	cli

00002032 <__stop_program>:
    2032:	ff cf       	rjmp	.-2      	; 0x2032 <__stop_program>
