Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,47314
design__instance__area,526140
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.020165951922535896
power__switching__total,0.016149653121829033
power__leakage__total,0.000014947328963899054
power__total,0.03633055090904236
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.3418418977975284
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3418418977975284
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10802686828613424
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.58341633175863
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.108027
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,11.583416
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.41982737918858015
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.41982737918858015
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6028081537889859
timing__setup__ws__corner:nom_slow_1p08V_125C,-0.004867217877611009
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,-0.004867217877611009
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,-0.004867217877611009
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.602808
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,1
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,-0.004867
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,1
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.36416828916514443
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.36416828916514443
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2878972697283584
timing__setup__ws__corner:nom_typ_1p20V_25C,7.450215766299823
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.287897
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,7.450216
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.3418418977975284
clock__skew__worst_setup,0.3418418977975284
timing__hold__ws,0.10802686828613424
timing__setup__ws,-0.004867217877611009
timing__hold__tns,0.0
timing__setup__tns,-0.004867217877611009
timing__hold__wns,0
timing__setup__wns,-0.004867217877611009
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108027
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1
timing__setup_r2r__ws,-0.004867
timing__setup_r2r_vio__count,1
design__die__bbox,0.0 0.0 1724.16 313.74
design__core__bbox,2.88 3.78 1721.28 309.96
design__io,45
design__die__area,540938
design__core__area,526140
design__instance__count__stdcell,23512
design__instance__area__stdcell,340521
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.647207
design__instance__utilization__stdcell,0.647207
design__rows,81
design__rows:CoreSite,81
design__sites,289980
design__sites:CoreSite,289980
design__instance__count__class:buffer,8
design__instance__area__class:buffer,58.0608
design__instance__count__class:inverter,1260
design__instance__area__class:inverter,7143.29
design__instance__count__class:sequential_cell,1831
design__instance__area__class:sequential_cell,91701.6
design__instance__count__class:multi_input_combinational_cell,16126
design__instance__area__class:multi_input_combinational_cell,161140
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,3915
design__instance__area__class:timing_repair_buffer,71935.5
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,670219
design__violations,0
design__instance__count__class:clock_buffer,358
design__instance__area__class:clock_buffer,8444.22
design__instance__count__class:clock_inverter,13
design__instance__area__class:clock_inverter,92.5344
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2263
global_route__vias,163026
global_route__wirelength,1054084
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
design__instance__area__class:antenna_cell,5.4432
route__net,23493
route__net__special,2
route__drc_errors__iter:0,7319
route__wirelength__iter:0,737046
route__drc_errors__iter:1,2764
route__wirelength__iter:1,732354
route__drc_errors__iter:2,2405
route__wirelength__iter:2,731681
route__drc_errors__iter:3,48
route__wirelength__iter:3,731324
route__drc_errors__iter:4,0
route__wirelength__iter:4,731306
route__drc_errors,0
route__wirelength,731306
route__vias,151015
route__vias__singlecut,151015
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,1137.05
design__instance__count__class:fill_cell,23802
design__instance__area__class:fill_cell,185619
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,44
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,44
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,44
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,44
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19903
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19969
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000970327
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00106101
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000296057
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00106101
design_powergrid__voltage__worst,0.00106101
design_powergrid__voltage__worst__net:VPWR,1.19903
design_powergrid__drop__worst,0.00106101
design_powergrid__drop__worst__net:VPWR,0.000970327
design_powergrid__voltage__worst__net:VGND,0.00106101
design_powergrid__drop__worst__net:VGND,0.00106101
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0003049999999999999868334488173360341534134931862354278564453125
ir__drop__worst,0.000970000000000000050549842089964158731163479387760162353515625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
