$date
	Fri Oct 10 19:14:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux_1x2_tb $end
$var wire 1 ! y1 $end
$var wire 1 " y0 $end
$var reg 1 # a $end
$var reg 1 $ sel $end
$scope module inst $end
$var wire 1 # a $end
$var wire 1 $ sel $end
$var wire 1 " y0 $end
$var wire 1 ! y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1$
#10
1"
0$
1#
#15
0"
1!
1$
#20
