<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='50' type='unsigned int'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='65' u='w' c='_ZN4llvm16RegisterBankInfo14PartialMappingC1EjjRKNS_12RegisterBankE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='69' u='r' c='_ZNK4llvm16RegisterBankInfo14PartialMapping13getHighBitIdxEv'/>
<offset>0</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='47'>/// Number of bits at which this partial mapping starts in the
    /// original value.  The bits are counted from less significant
    /// bits to most significant bits.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='252' u='r' c='_ZN4llvm10hash_valueERKNS_16RegisterBankInfo14PartialMappingE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='498' u='r' c='_ZNK4llvm16RegisterBankInfo14PartialMapping6verifyEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='505' u='r' c='_ZNK4llvm16RegisterBankInfo14PartialMapping5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='544' u='r' c='_ZNK4llvm16RegisterBankInfo12ValueMapping6verifyEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='120' u='r' c='_ZN4llvm26AArch64GenRegisterBankInfo15checkPartialMapEjjjRKNS_12RegisterBankE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='85' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='87' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='51' u='r' c='_ZN4llvm3ARML16checkPartMappingERKNS_16RegisterBankInfo14PartialMappingEjjj'/>
