<platform><name>Intel Cyclone 10 LP FPGA Triple-Speed Ethernet and Intel On-Board PHY Chip Reference Design </name><category>Design Example</category><version>1.10</version><acds_version>18.0.0</acds_version><board>Cyclone 10 LP FPGA Evaluation Kit</board><family>Cyclone 10 LP</family><device>10CL025</device><part>10CL025YU256C8G</part><vendor>Intel</vendor><description>The Intel&#174; FPGA Triple-Speed Ethernet and Intel&#174; on-board PHY chip reference design demonstrates Ethernet operation between the Triple-Speed Ethernet IP core and onboard Intel XWAY PHY11G Gigabit PHY chip in Intel Cyclone 10 LP FPGA Evaluation Kit.</description><documentation><title>Intel Cyclone 10 LP FPGA Triple-Speed Ethernet and On-Board Intel PHY Chip Reference Design User Manual</title><url>https://fpgawiki.intel.com/uploads/2/2b/Intel_Cyclone_10_LP_FPGA_Triple-Speed_Ethernet_and_Intel_On-Board_PHY_Chip_Refrence_Design-converted.pdf</url></documentation></platform>