<interfaceDefinition version='1.2' language='verilog' kind='module' name='vloga_dig_submod_motor_long_tb'>
	<portList>
		<port name='\_adms_signal_#dummy\ ' direction='output' type='' kind=''> </port>
	</portList>
</interfaceDefinition>
