{
    "code": "module TopModule (\n    input logic clk,\n    input logic reset_n,\n    input logic a,\n    output logic q\n);\n\n    always_ff @(posedge clk or negedge reset_n) begin\n        if (!reset_n) begin\n            q <= 1'b0;\n        end else begin\n            if (a == 1'b0) begin\n                q <= 1'b1;\n            end else begin\n                q <= 1'b0;\n            end\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}