
as12, an absolute assembler for Motorola MCU's, version 1.2h

                        #include registers.inc
                        ; Memory maps and register equates
                        ; Choose one of DBUG12MAP (normal operation under DBUG12)
                        ;               EEPROMMAP  (DBUG12 in EEPROM mode)
                        ;               FLASHMAP   (Program loaded into Flash ROM)
0000                    DBUG12MAP equ 0        ; Memory mode is DBUG12MAP
                        ; EEPROMMAP equ 0         ; Memory mode is EEPROMMAP
                        #ifdef DBUG12MAP
0000                    REGBASE        equ        $0        ; register base
1000                    DATASTART equ        $1000        ; Start of data memory
2000                    DATAEND  equ        $2000        ; Stack pointer initial value (end of data RAM area)
2000                    PRSTART equ        $2000        ; Start of program memory (might be ROM)
3bff                    PREND        equ        $3BFF        ; End of program memory
                        
                        ; Functions in D-Bug12
ee84                    Getchar        equ        $EE84        ; Implemented in emulator
ee86                    Putchar equ        $EE86   ; Implemented in emulator
ee88                    Printf  equ     $EE88
ee8a                    GetCmdLine equ  $EE8A   ; FAR call
ee8e                    Sscanhex equ        $EE8E   ; FAR call
ee92                    Isxdigit equ    $EE92
ee94                    Toupper equ     $EE94
ee96                    Isalpha equ     $EE96
ee98                    Strlen  equ     $EE98
ee9a                    Strcpy  equ     $EE9A
ee9c                    Out2hex equ     $EE9C   ; FAR call
eea0                    Out4hex equ     $EEA0   ; FAR call
eea4                    SetUserVector equ $EEA4 ; No longer used
eea6                    WriteEEByte equ $EEA6   ; FAR call
eeaa                    EraseEE equ     $EEAA   ; FAR call
eeae                    ReadMem equ     $EEAE   ; FAR call
eeb2                    WriteMem equ    $EEB2   ; FAR call
                        
3e00                    VECTORTABLE equ $3E00        ; Vectors go here SHOULD ALSO INITIALIZE AT RUNTIME
0000                    STATICVECTORS equ 0        ; Define vectors statically (in "ROM")
0000                    INITIALIZEVECTORS equ 0        ; Initialize vectors at runtime
                        #endif
                        
                        #ifdef EEPROMMAP
                        REGBASE        equ        $0        ; register base MAY BE MOVED TO MAKE FULL EEPROM ACCESSABLE
                        DATASTART equ        $1000        ; Start of data memory
                        DATAEND  equ        $3E00        ; Stack pointer initial value (end of data RAM area)
                        PRSTART equ        $400        ; Start of program memory
                        PREND        equ        $FFF        ; End of program memory
                        
                        VECTORTABLE equ $3E00        ; Vectors go here -- MUST BE INITIALIZED AT RUNTIME
                        INITIALIZEVECTORS equ 0        ; Initialize vectors at runtime
                        #endif
                        
                        #ifdef FLASHMAP
                        REGBASE        equ        $0        ; register base MAY BE MOVED TO MAKE FULL EEPROM ACCESSABLE
                        DATASTART equ        $1000        ; Start of data memory
                        DATAEND  equ        $4000        ; Stack pointer initial value (end of data RAM area)
                        PRSTART equ        $8000        ; Start of program memory
                        ; Note -- there are problems using the current free assemblers with paged memory
                        ; Best bet is to use logical addresses $8000 up only, set page register to 3E,
                        ; Change S1 records for $8000-BFFF to S2 records for page 3E and S1 records for $C000-$EFFF to
                        ; page 3F. Program startup vector goes in EFFE, and needs to be iin page 3F so PPAGE can be changed. 
                        PREND        equ        $EF7F        ; End of program memory
                        
                        VECTORTABLE equ $EF80        ; Vectors go here -- MUST BE INITIALIZED STATICALLY
                        STATICVECTORS equ 0        ; Define vectors statically (in "ROM")
                        #endif
                        
                        
1000                    RAMSTART equ        DATASTART ; For compatibility
2000                    RAMEND equ        DATAEND   
                        
3e00                    UserRsrv0x80 equ (0*2)+VECTORTABLE
3e02                    UserRsrv0x82 equ (1*2)+VECTORTABLE
3e04                    UserRsrv0x84 equ (2*2)+VECTORTABLE
3e06                    UserRsrv0x86 equ (3*2)+VECTORTABLE
3e08                    UserRsrv0x88 equ (4*2)+VECTORTABLE
3e0a                    UserRsrv0x8a equ (5*2)+VECTORTABLE
3e0c                    UserPWMShDn equ (6*2)+VECTORTABLE
3e0e                    UserPortP equ (7*2)+VECTORTABLE
3e10                    UserMSCAN4Tx equ (8*2)+VECTORTABLE
3e12                    UserMSCAN4Rx equ (9*2)+VECTORTABLE
3e14                    UserMSCAN4Errs equ (10*2)+VECTORTABLE
3e16                    UserMSCAN4Wake equ (11*2)+VECTORTABLE
3e18                    UserMSCAN3Tx equ (12*2)+VECTORTABLE
3e1a                    UserMSCAN3Rx equ (13*2)+VECTORTABLE
3e1c                    UserMSCAN3Errs equ (14*2)+VECTORTABLE
3e1e                    UserMSCAN3Wake equ (15*2)+VECTORTABLE
3e20                    UserMSCAN2Tx equ (16*2)+VECTORTABLE
3e22                    UserMSCAN2Rx equ (17*2)+VECTORTABLE
3e24                    UserMSCAN2Errs equ (18*2)+VECTORTABLE
3e26                    UserMSCAN2Wake equ (19*2)+VECTORTABLE
3e28                    UserMSCAN1Tx equ (20*2)+VECTORTABLE
3e2a                    UserMSCAN1Rx equ (21*2)+VECTORTABLE
3e2c                    UserMSCAN1Errs equ (22*2)+VECTORTABLE
3e2e                    UserMSCAN1Wake equ (23*2)+VECTORTABLE
3e30                    UserMSCAN0Tx equ (24*2)+VECTORTABLE
3e32                    UserMSCAN0Rx equ (25*2)+VECTORTABLE
3e34                    UserMSCAN0Errs equ (26*2)+VECTORTABLE
3e36                    UserMSCAN0Wake equ (27*2)+VECTORTABLE
3e38                    UserFlash equ (28*2)+VECTORTABLE
3e3a                    UserEEPROM equ (29*2)+VECTORTABLE
3e3c                    UserSPI2 equ (30*2)+VECTORTABLE
3e3e                    UserSPI1 equ (31*2)+VECTORTABLE
3e40                    UserIIC equ (32*2)+VECTORTABLE
3e42                    UserDLC equ (33*2)+VECTORTABLE
3e44                    UserSCME equ (34*2)+VECTORTABLE
3e46                    UserCRG equ (35*2)+VECTORTABLE
3e48                    UserPAccBOv equ (36*2)+VECTORTABLE
3e4a                    UserModDwnCtr equ (37*2)+VECTORTABLE
3e4c                    UserPortH equ (38*2)+VECTORTABLE
3e4e                    UserPortJ equ (39*2)+VECTORTABLE
3e50                    UserAtoD1 equ (40*2)+VECTORTABLE
3e52                    UserAtoD0 equ (41*2)+VECTORTABLE
3e54                    UserSCI1 equ (42*2)+VECTORTABLE
3e56                    UserSCI0 equ (43*2)+VECTORTABLE
3e58                    UserSPI0 equ (44*2)+VECTORTABLE
3e5a                    UserPAccEdge equ (45*2)+VECTORTABLE
3e5c                    UserPAccOvf equ (46*2)+VECTORTABLE
3e5e                    UserTimerOvf equ (47*2)+VECTORTABLE
3e60                    UserTimerCh7 equ (48*2)+VECTORTABLE
3e62                    UserTimerCh6 equ (49*2)+VECTORTABLE
3e64                    UserTimerCh5 equ (50*2)+VECTORTABLE
3e66                    UserTimerCh4 equ (51*2)+VECTORTABLE
3e68                    UserTimerCh3 equ (52*2)+VECTORTABLE
3e6a                    UserTimerCh2 equ (53*2)+VECTORTABLE
3e6c                    UserTimerCh1 equ (54*2)+VECTORTABLE
3e6e                    UserTimerCh0 equ (55*2)+VECTORTABLE
3e70                    UserRTI equ (56*2)+VECTORTABLE
3e72                    UserIRQ equ (57*2)+VECTORTABLE
3e74                    UserXIRQ equ (58*2)+VECTORTABLE
3e76                    UserSWI equ (59*2)+VECTORTABLE
3e78                    UserTrap equ (60*2)+VECTORTABLE
                        
                        
                        *
                        *
                        *  HC12 i/o register locations (9s12dp256)
                        *
                        *
0000                    PORTA:          equ REGBASE+0   ;port a = address lines a8 - a15
0001                    PORTB:          equ REGBASE+1   ;port b = address lines a0 - a7
0002                    DDRA:           equ REGBASE+2   ;port a direction register
0003                    DDRB:           equ REGBASE+3   ;port b direction register
                        
0008                    PORTE:          equ REGBASE+8   ;port e = mode,irq and control signals
0009                    DDRE:           equ REGBASE+9   ;port e direction register
000a                    PEAR:           equ REGBASE+$a  ;port e assignments
000b                    MODE:           equ REGBASE+$b  ;mode register
000c                    PUCR:           equ REGBASE+$c  ;port pull-up control register
000d                    RDRIV:          equ REGBASE+$d  ;port reduced drive control register
000e                    EBICTL:                equ REGBASE+$e  ;e stretch control
                        
0010                    INITRM:         equ REGBASE+$10 ;ram location register
0011                    INITRG:         equ REGBASE+$11 ;register location register
0012                    INITEE:         equ REGBASE+$12 ;eeprom location register
0013                    MISC:           equ REGBASE+$13 ;miscellaneous mapping control
0014                    MTST0:          equ REGBASE+$14 ; reserved
0015                    ITCR:           equ REGBASE+$15 ;interrupt test control register
0016                    ITEST:          equ REGBASE+$16 ;interrupt test register
0017                    MTST1:          equ REGBASE+$17 ; reserved
                        
001a                    PARTIDH:        equ REGBASE+$1a ;part id high
001b                    PARTIDL:        equ REGBASE+$1b ;part id low
001c                    MEMSIZ0:        equ REGBASE+$1c ;memory size
001d                    MEMSIZ1:        equ REGBASE+$1d ;memory size
001e                    IRQCR:          equ REGBASE+$1e ;interrupt control register
001e                    INTCR:          equ REGBASE+$1e ;interrupt control register (old name)
001f                    HPRIO:          equ REGBASE+$1f ;high priority reg
                        
0028                    BKPCT0:         equ REGBASE+$28 ;break control register
0029                    BKPCT1:         equ REGBASE+$29 ;break control register
002a                    BKP0X:          equ REGBASE+$2a ; break 0 index register
002b                    BKP0H:          equ REGBASE+$2b ; break 0 pointer high
002c                    BRP0L:          equ REGBASE+$2c ; break 0 pointer low
002d                    BKP1X:          equ REGBASE+$2d ; break 1 index register
002e                    BKP1H:          equ REGBASE+$2e ; break 1 pointer high
002f                    BRP1L:          equ REGBASE+$2f ; break 1 pointer low
0030                    PPAGE:                equ REGBASE+$30 ;program page register
                        
0032                    PORTK:                equ REGBASE+$32 ;port k data
0033                    DDRK:                equ REGBASE+$33 ;port k direction
                        
0034                    SYNR:           equ REGBASE+$34 ; synthesizer / multiplier register
0035                    REFDV:          equ REGBASE+$35 ; reference divider register
0036                    CTFLG:          equ REGBASE+$36 ; reserved
0037                    CRGFLG:         equ REGBASE+$37 ; pll flags register
0038                    CRGINT:         equ REGBASE+$38 ; pll interrupt register
0039                    CLKSEL:         equ REGBASE+$39 ; clock select register
003a                    PLLCTL:         equ REGBASE+$3a ; pll control register
003b                    RTICTL:         equ REGBASE+$3b ;real time interrupt control
003c                    COPCTL:         equ REGBASE+$3c ;watchdog control
003d                    FORBYP:         equ REGBASE+$3d ;
003e                    CTCTL:          equ REGBASE+$3e ;
003f                    ARMCOP:         equ REGBASE+$3f ;cop reset register
                        
0040                    TIOS:           equ REGBASE+$40 ;timer input/output select
0041                    CFORC:          equ REGBASE+$41 ;timer compare force
0042                    OC7M:           equ REGBASE+$42 ;timer output compare 7 mask
0043                    OC7D:           equ REGBASE+$43 ;timer output compare 7 data
0044                    TCNT:           equ REGBASE+$44 ;timer counter register hi
                        *TCNT:          equ REGBASE+$45 ;timer counter register lo
0046                    TSCR:           equ REGBASE+$46 ;timer system control register (Old Name)
0046                    TSCR1:          equ REGBASE+$46 ;timer system control register
0047                    TTOV:           equ REGBASE+$47 ;reserved
0048                    TCTL1:          equ REGBASE+$48 ;timer control register 1
0049                    TCTL2:          equ REGBASE+$49 ;timer control register 2
004a                    TCTL3:          equ REGBASE+$4a ;timer control register 3
004b                    TCTL4:          equ REGBASE+$4b ;timer control register 4
004c                    TMSK1:          equ REGBASE+$4c ;timer interrupt mask 1 (Old Name)
004c                    TIE:            equ REGBASE+$4c ;timer interrupt mask 1
004d                    TMSK2:          equ REGBASE+$4d ;timer interrupt mask 2 (Old Name)
004d                    TSCR2:          equ REGBASE+$4d ;timer interrupt mask 2
004e                    TFLG1:          equ REGBASE+$4e ;timer flags 1
004f                    TFLG2:          equ REGBASE+$4f ;timer flags 2
0050                    TC0:            equ REGBASE+$50 ;timer capture/compare register 0
0052                    TC1:            equ REGBASE+$52 ;timer capture/compare register 1
0054                    TC2:            equ REGBASE+$54 ;timer capture/compare register 2
0056                    TC3:            equ REGBASE+$56 ;timer capture/compare register 3
0058                    TC4:            equ REGBASE+$58 ;timer capture/compare register 4
005a                    TC5:            equ REGBASE+$5a ;timer capture/compare register 5
005c                    TC6:            equ REGBASE+$5c ;timer capture/compare register 6
005e                    TC7:            equ REGBASE+$5e ;timer capture/compare register 7
0060                    PACTL:          equ REGBASE+$60 ;pulse accumulator controls
0061                    PAFLG:          equ REGBASE+$61 ;pulse accumulator flags
0062                    PACN3:          equ REGBASE+$62 ;pulse accumulator counter 3
0063                    PACN2:          equ REGBASE+$63 ;pulse accumulator counter 2
0064                    PACN1:          equ REGBASE+$64 ;pulse accumulator counter 1
0065                    PACN0:          equ REGBASE+$65 ;pulse accumulator counter 0
0066                    MCCTL:          equ REGBASE+$66 ;modulus down conunter control
0067                    MCFLG:          equ REGBASE+$67 ;down counter flags
0068                    ICPAR:          equ REGBASE+$68 ;input pulse accumulator control
0069                    DLYCT:          equ REGBASE+$69 ;delay count to down counter
006a                    ICOVW:          equ REGBASE+$6a ;input control overwrite register
006b                    ICSYS:          equ REGBASE+$6b ;input control system control
                        
006d                    TIMTST:         equ REGBASE+$6d ;timer test register
                        
0070                    PBCTL:          equ REGBASE+$70 ; pulse accumulator b control
0071                    PBFLG:          equ REGBASE+$71 ; pulse accumulator b flags
0072                    PA3H:           equ REGBASE+$72 ; pulse accumulator holding register 3
0073                    PA2H:           equ REGBASE+$73 ; pulse accumulator holding register 2
0074                    PA1H:           equ REGBASE+$74 ; pulse accumulator holding register 1
0075                    PA0H:           equ REGBASE+$75 ; pulse accumulator holding register 0
0076                    MCCNT:          equ REGBASE+$76 ; modulus down counter register
                        *MCCNTL:        equ REGBASE+$77 ; low byte
0078                    TCOH:           equ REGBASE+$78 ; capture 0 holding register
007a                    TC1H:           equ REGBASE+$7a ; capture 1 holding register
007c                    TC2H:           equ REGBASE+$7c ; capture 2 holding register
007e                    TC3H:           equ REGBASE+$7e ; capture 3 holding register
                        
0080                    ATD0CTL0:       equ REGBASE+$80 ;adc control 0 (reserved)
0081                    ATD0CTL1:       equ REGBASE+$81 ;adc control 1 (reserved)
0082                    ATD0CTL2:       equ REGBASE+$82 ;adc control 2
0083                    ATD0CTL3:       equ REGBASE+$83 ;adc control 3
0084                    ATD0CTL4:       equ REGBASE+$84 ;adc control 4
0085                    ATD0CTL5:       equ REGBASE+$85 ;adc control 5
0086                    ATD0STAT:       equ REGBASE+$86 ;adc status register hi
0086                    ATD0STAT0:      equ REGBASE+$86 ;adc status register hi
008b                    ATD0STAT1:      equ REGBASE+$8b ;adc status register lo
0088                    ATD0TEST:       equ REGBASE+$88 ;adc test (reserved)
                        *atd0test       equ REGBASE+$89 ;
                        
008d                    ATD0DIEN:        equ REGBASE+$8d ;
                        
008f                    PORTAD:         equ REGBASE+$8f ;port adc = input only
0090                    ADR00H:         equ REGBASE+$90 ;adc result 0 register
0092                    ADR01H:         equ REGBASE+$92 ;adc result 1 register
0094                    ADR02H:         equ REGBASE+$94 ;adc result 2 register
0096                    ADR03H:         equ REGBASE+$96 ;adc result 3 register
0098                    ADR04H:         equ REGBASE+$98 ;adc result 4 register
009a                    ADR05H:         equ REGBASE+$9a ;adc result 5 register
009c                    ADR06H:         equ REGBASE+$9c ;adc result 6 register
009e                    ADR07H:         equ REGBASE+$9e ;adc result 7 register
                        
00a0                    PWME:                equ REGBASE+$a0 ;pwm enable
00a1                    PWMPOL:         equ REGBASE+$a1 ;pwm polarity
00a2                    PWMCLK:         equ REGBASE+$a2 ;pwm clock select register
00a3                    PWMPRCLK:       equ REGBASE+$a3 ;pwm prescale clock select register
00a4                    PWMCAE:         equ REGBASE+$a4 ;pwm center align select register
00a5                    PWMCTL:         equ REGBASE+$a5 ;pwm control register
00a6                    PWMTST:         equ REGBASE+$a6 ;reserved
00a7                    PWMPRSC:        equ REGBASE+$a7 ;reserved
00a8                    PWMSCLA:        equ REGBASE+$a8 ;pwm scale a
00a9                    PWMSCLB:        equ REGBASE+$a9 ;pwm scale b
00aa                    PWMSCNTA:       equ REGBASE+$aa ;reserved
00ab                    PWMSCNTB:       equ REGBASE+$ab ;reserved
00ac                    PWMCNT0:        equ REGBASE+$ac ;pwm channel 0 counter
00ad                    PWMCNT1:        equ REGBASE+$ad ;pwm channel 1 counter
00ae                    PWMCNT2:        equ REGBASE+$ae ;pwm channel 2 counter
00af                    PWMCNT3:        equ REGBASE+$af ;pwm channel 3 counter
00b0                    PWMCNT4:        equ REGBASE+$b0 ;pwm channel 4 counter
00b1                    PWMCNT5:        equ REGBASE+$b1 ;pwm channel 5 counter
00b2                    PWMCNT6:        equ REGBASE+$b2 ;pwm channel 6 counter
00b3                    PWMCNT7:        equ REGBASE+$b3 ;pwm channel 7 counter
00b4                    PWMPER0:        equ REGBASE+$b4 ;pwm channel 0 period
00b5                    PWMPER1:        equ REGBASE+$b5 ;pwm channel 1 period
00b6                    PWMPER2:        equ REGBASE+$b6 ;pwm channel 2 period
00b7                    PWMPER3:        equ REGBASE+$b7 ;pwm channel 3 period
00b8                    PWMPER4:        equ REGBASE+$b8 ;pwm channel 4 period
00b9                    PWMPER5:        equ REGBASE+$b9 ;pwm channel 5 period
00ba                    PWMPER6:        equ REGBASE+$ba ;pwm channel 6 period
00bb                    PWMPER7:        equ REGBASE+$bb ;pwm channel 7 period
00bc                    PWMDTY0:        equ REGBASE+$bc ;pwm channel 0 duty cycle
00bd                    PWMDTY1:        equ REGBASE+$bd ;pwm channel 1 duty cycle
00be                    PWMDTY2:        equ REGBASE+$be ;pwm channel 2 duty cycle
00bf                    PWMDTY3:        equ REGBASE+$bf ;pwm channel 3 duty cycle
00c0                    PWMDTY4:        equ REGBASE+$c0 ;pwm channel 4 duty cycle
00c1                    PWMDTY5:        equ REGBASE+$c1 ;pwm channel 5 duty cycle
00c2                    PWMDTY6:        equ REGBASE+$c2 ;pwm channel 6 duty cycle
00c3                    PWMDTY7:        equ REGBASE+$c3 ;pwm channel 7 duty cycle
00c4                    PWMSDN:         equ REGBASE+$c4 ;pwm shutdown register
                        
00c8                    SC0BDH:         equ REGBASE+$c8 ;sci 0 baud reg hi byte
00c9                    SC0BDL:         equ REGBASE+$c9 ;sci 0 baud reg lo byte
00ca                    SC0CR1:         equ REGBASE+$ca ;sci 0 control1 reg
00cb                    SC0CR2:         equ REGBASE+$cb ;sci 0 control2 reg
00cc                    SC0SR1:         equ REGBASE+$cc ;sci 0 status reg 1
00cd                    SC0SR2:         equ REGBASE+$cd ;sci 0 status reg 2
00ce                    SC0DRH:         equ REGBASE+$ce ;sci 0 data reg hi
00cf                    SC0DRL:         equ REGBASE+$cf ;sci 0 data reg lo
                        
00d0                    SC1BDH:         equ REGBASE+$d0 ;sci 1 baud reg hi byte
00d1                    SC1BDL:         equ REGBASE+$d1 ;sci 1 baud reg lo byte
00d2                    SC1CR1:         equ REGBASE+$d2 ;sci 1 control1 reg
00d3                    SC1CR2:         equ REGBASE+$d3 ;sci 1 control2 reg
00d4                    SC1SR1:         equ REGBASE+$d4 ;sci 1 status reg 1
00d5                    SC1SR2:         equ REGBASE+$d5 ;sci 1 status reg 2
00d6                    SC1DRH:         equ REGBASE+$d6 ;sci 1 data reg hi
00d7                    SC1DRL:         equ REGBASE+$d7 ;sci 1 data reg lo
                        
00d8                    SPI0CR1:        equ REGBASE+$d8 ;spi 0 control1 reg
00d9                    SPI0CR2:        equ REGBASE+$d9 ;spi 0 control2 reg
00da                    SPI0BR:         equ REGBASE+$da ;spi 0 baud reg
00db                    SPI0SR:         equ REGBASE+$db ;spi 0 status reg hi
00dd                    SP0DR:          equ REGBASE+$dd ;spi 0 data reg  FOR COMPATIBILITY
00dd                    SPI0DR:          equ REGBASE+$dd ;spi 0 data reg
                        
00e0                    IBAD:                equ REGBASE+$e0 ;i2c bus address register
00e1                    IBFD:                equ REGBASE+$e1 ;i2c bus frequency divider
00e2                    IBCR:                equ REGBASE+$e2 ;i2c bus control register
00e3                    IBSR:                equ REGBASE+$e3 ;i2c bus status register
00e4                    IBDR:                equ REGBASE+$e4 ;i2c bus message data register
                        
00e8                    DLCBCR1:        equ REGBASE+$e8 ;bdlc control regsiter 1
00e9                    DLCBSVR:        equ REGBASE+$e9 ;bdlc state vector register
00ea                    DLCBCR2:        equ REGBASE+$ea ;bdlc control register 2
00eb                    DLCBDR:                equ REGBASE+$eb ;bdlc data register
00ec                    DLCBARD:        equ REGBASE+$ec ;bdlc analog delay register
00ed                    DLCBRSR:        equ REGBASE+$ed ;bdlc rate select register
00ee                    DLCSCR:                equ REGBASE+$ee ;bdlc control register
00ef                    DLCBSTAT:        equ REGBASE+$ef ;bdlc status register
                        
00f0                    SPI1CR1:        equ REGBASE+$f0 ;spi 1 control1 reg
00f1                    SPI1CR2:        equ REGBASE+$f1 ;spi 1 control2 reg
00f2                    SPI1BR:         equ REGBASE+$f2 ;spi 1 baud reg
00f3                    SPI1SR:         equ REGBASE+$f3 ;spi 1 status reg hi
00f5                    SPI1DR:          equ REGBASE+$f5 ;spi 1 data reg
00f5                    SP1DR:          equ REGBASE+$f5 ;spi 1 data reg   FOR COMPATIBILITY
                        
00f8                    SPI2CR1:        equ REGBASE+$f8 ;spi 2 control1 reg
00f9                    SPI2CR2:        equ REGBASE+$f9 ;spi 2 control2 reg
00fa                    SPI2BR:         equ REGBASE+$fa ;spi 2 baud reg
00fb                    SPI2SR:         equ REGBASE+$fb ;spi 2 status reg hi
00fd                    SPI2DR:         equ REGBASE+$fd ;spi 2 data reg
00fd                    SP2DR:          equ REGBASE+$fd ;spi 2 data reg   FOR COMPATIBILITY
                        
0100                    FCLKDIV:        equ REGBASE+$100 ;flash clock divider
0101                    FSEC:                equ REGBASE+$101 ;flash security register
                        
0103                    FCNFG:                equ REGBASE+$103 ;flash configuration register
0104                    FPROT:                equ REGBASE+$104 ;flash protection register
0105                    FSTAT:                equ REGBASE+$105 ;flash status register
0106                    FCMD:                equ REGBASE+$106 ;flash command register
                        
0110                    ECLKDIV:        equ REGBASE+$110 ;eeprom clock divider
                        
0113                    ECNFG:                equ REGBASE+$113 ;eeprom configuration register
0114                    EPROT:                equ REGBASE+$114 ;eeprom protection register
0115                    ESTAT:                equ REGBASE+$115 ;eeprom status register
0116                    ECMD:                equ REGBASE+$116 ;eeprom command register
                        
0120                    ATD1CTL0:       equ REGBASE+$120 ;adc1 control 0 (reserved)
0121                    ATD1CTL1:       equ REGBASE+$121 ;adc1 control 1 (reserved)
0122                    ATD1CTL2:       equ REGBASE+$122 ;adc1 control 2
0123                    ATD1CTL3:       equ REGBASE+$123 ;adc1 control 3
0124                    ATD1CTL4:       equ REGBASE+$124 ;adc1 control 4
0125                    ATD1CTL5:       equ REGBASE+$125 ;adc1 control 5
0126                    ATD1STAT0:      equ REGBASE+$126 ;adc1 status register hi
012b                    ATD1STAT1:      equ REGBASE+$12b ;adc1 status register lo
0128                    ATD1TEST:       equ REGBASE+$128 ;adc1 test (reserved)
                        *atd1test       equ REGBASE+$129 ;
                        
012d                    ATDDIEN:        equ REGBASE+$12d ;adc1 input enable register
                        
012f                    PORTAD1:        equ REGBASE+$12f ;port adc1 = input only
0130                    ADR10H:         equ REGBASE+$130 ;adc1 result 0 register
0132                    ADR11H:         equ REGBASE+$132 ;adc1 result 1 register
0134                    ADR12H:         equ REGBASE+$134 ;adc1 result 2 register
0136                    ADR13H:         equ REGBASE+$136 ;adc1 result 3 register
0138                    ADR14H:         equ REGBASE+$138 ;adc1 result 4 register
013a                    ADR15H:         equ REGBASE+$13a ;adc1 result 5 register
013c                    ADR16H:         equ REGBASE+$13c ;adc1 result 6 register
013e                    ADR17H:         equ REGBASE+$13e ;adc1 result 7 register
                        
0140                    CAN0CTL0:        equ REGBASE+$140 ;can0 control register 0
0141                    CAN0CTL1:        equ REGBASE+$141 ;can0 control register 1
0142                    CAN0BTR0:        equ REGBASE+$142 ;can0 bus timing register 0
0143                    CAN0BTR1:        equ REGBASE+$143 ;can0 bus timing register 1
0144                    CAN0RFLG:        equ REGBASE+$144 ;can0 receiver flags
0145                    CAN0RIER:        equ REGBASE+$145 ;can0 receiver interrupt enables
0146                    CAN0TFLG:        equ REGBASE+$146 ;can0 transmit flags
0147                    CAN0TIER:        equ REGBASE+$147 ;can0 transmit interrupt enables
0148                    CAN0TARQ:        equ REGBASE+$148 ;can0 transmit message abort control
0149                    CAN0TAAK:        equ REGBASE+$149 ;can0 transmit message abort status
014a                    CAN0TBEL:        equ REGBASE+$14a ;can0 transmit buffer select
014b                    CAN0IDAC:        equ REGBASE+$14b ;can0 identfier acceptance control
                        
014e                    CAN0RERR:        equ REGBASE+$14e ;can0 receive error counter
014f                    CAN0TERR:        equ REGBASE+$14f ;can0 transmit error counter
0150                    CAN0IDA0:        equ REGBASE+$150 ;can0 identifier acceptance register 0
0151                    CAN0IDA1:        equ REGBASE+$151 ;can0 identifier acceptance register 1
0152                    CAN0IDA2:        equ REGBASE+$152 ;can0 identifier acceptance register 2
0153                    CAN0IDA3:        equ REGBASE+$153 ;can0 identifier acceptance register 3
0154                    CAN0IDM0:        equ REGBASE+$154 ;can0 identifier mask register 0
0155                    CAN0IDM1:        equ REGBASE+$155 ;can0 identifier mask register 1
0156                    CAN0IDM2:        equ REGBASE+$156 ;can0 identifier mask register 2
0157                    CAN0IDM3:        equ REGBASE+$157 ;can0 identifier mask register 3
0158                    CAN0IDA4:        equ REGBASE+$158 ;can0 identifier acceptance register 4
0159                    CAN0IDA5:        equ REGBASE+$159 ;can0 identifier acceptance register 5
015a                    CAN0IDA6:        equ REGBASE+$15a ;can0 identifier acceptance register 6
015b                    CAN0IDA7:        equ REGBASE+$15b ;can0 identifier acceptance register 7
015c                    CAN0IDM4:        equ REGBASE+$15c ;can0 identifier mask register 4
015d                    CAN0IDM5:        equ REGBASE+$15d ;can0 identifier mask register 5
015e                    CAN0IDM6:        equ REGBASE+$15e ;can0 identifier mask register 6
015f                    CAN0IDM7:        equ REGBASE+$15f ;can0 identifier mask register 7
0160                    CAN0RXFG:        equ REGBASE+$160 ;can0 rx foreground buffer thru +$16f
0170                    CAN0TXFG:        equ REGBASE+$170 ;can0 tx foreground buffer thru +$17f
                        
0180                    CAN1CTL0:        equ REGBASE+$180 ;can1 control register 0
0181                    CAN1CTL1:        equ REGBASE+$181 ;can1 control register 1
0182                    CAN1BTR0:        equ REGBASE+$182 ;can1 bus timing register 0
0183                    CAN1BTR1:        equ REGBASE+$183 ;can1 bus timing register 1
0184                    CAN1RFLG:        equ REGBASE+$184 ;can1 receiver flags
0185                    CAN1RIER:        equ REGBASE+$185 ;can1 receiver interrupt enables
0186                    CAN1TFLG:        equ REGBASE+$186 ;can1 transmit flags
0187                    CAN1TIER:        equ REGBASE+$187 ;can1 transmit interrupt enables
0188                    CAN1TARQ:        equ REGBASE+$188 ;can1 transmit message abort control
0189                    CAN1TAAK:        equ REGBASE+$189 ;can1 transmit message abort status
018a                    CAN1TBEL:        equ REGBASE+$18a ;can1 transmit buffer select
018b                    CAN1IDAC:        equ REGBASE+$18b ;can1 identfier acceptance control
                        
018e                    CAN1RERR:        equ REGBASE+$18e ;can1 receive error counter
018f                    CAN1TERR:        equ REGBASE+$18f ;can1 transmit error counter
0190                    CAN1IDA0:        equ REGBASE+$190 ;can1 identifier acceptance register 0
0191                    CAN1IDA1:        equ REGBASE+$191 ;can1 identifier acceptance register 1
0192                    CAN1IDA2:        equ REGBASE+$192 ;can1 identifier acceptance register 2
0193                    CAN1IDA3:        equ REGBASE+$193 ;can1 identifier acceptance register 3
0194                    CAN1IDM0:        equ REGBASE+$194 ;can1 identifier mask register 0
0195                    CAN1IDM1:        equ REGBASE+$195 ;can1 identifier mask register 1
0196                    CAN1IDM2:        equ REGBASE+$196 ;can1 identifier mask register 2
0197                    CAN1IDM3:        equ REGBASE+$197 ;can1 identifier mask register 3
0198                    CAN1IDA4:        equ REGBASE+$198 ;can1 identifier acceptance register 4
0199                    CAN1IDA5:        equ REGBASE+$199 ;can1 identifier acceptance register 5
019a                    CAN1IDA6:        equ REGBASE+$19a ;can1 identifier acceptance register 6
019b                    CAN1IDA7:        equ REGBASE+$19b ;can1 identifier acceptance register 7
019c                    CAN1IDM4:        equ REGBASE+$19c ;can1 identifier mask register 4
019d                    CAN1IDM5:        equ REGBASE+$19d ;can1 identifier mask register 5
019e                    CAN1IDM6:        equ REGBASE+$19e ;can1 identifier mask register 6
019f                    CAN1IDM7:        equ REGBASE+$19f ;can1 identifier mask register 7
01a0                    CAN1RXFG:        equ REGBASE+$1a0 ;can1 rx foreground buffer thru +$1af
01b0                    CAN1TXFG:        equ REGBASE+$1b0 ;can1 tx foreground buffer thru +$1bf
                        
01c0                    CAN2CTL0:        equ REGBASE+$1c0 ;can2 control register 0
01c1                    CAN2CTL1:        equ REGBASE+$1c1 ;can2 control register 1
01c2                    CAN2BTR0:        equ REGBASE+$1c2 ;can2 bus timing register 0
01c3                    CAN2BTR1:        equ REGBASE+$1c3 ;can2 bus timing register 1
01c4                    CAN2RFLG:        equ REGBASE+$1c4 ;can2 receiver flags
01c5                    CAN2RIER:        equ REGBASE+$1c5 ;can2 receiver interrupt enables
01c6                    CAN2TFLG:        equ REGBASE+$1c6 ;can2 transmit flags
01c7                    CAN2TIER:        equ REGBASE+$1c7 ;can2 transmit interrupt enables
01c8                    CAN2TARQ:        equ REGBASE+$1c8 ;can2 transmit message abort control
01c9                    CAN2TAAK:        equ REGBASE+$1c9 ;can2 transmit message abort status
01ca                    CAN2TBEL:        equ REGBASE+$1ca ;can2 transmit buffer select
01cb                    CAN2IDAC:        equ REGBASE+$1cb ;can2 identfier acceptance control
                        
01ce                    CAN2RERR:        equ REGBASE+$1ce ;can2 receive error counter
01cf                    CAN2TERR:        equ REGBASE+$1cf ;can2 transmit error counter
01d0                    CAN2IDA0:        equ REGBASE+$1d0 ;can2 identifier acceptance register 0
01d1                    CAN2IDA1:        equ REGBASE+$1d1 ;can2 identifier acceptance register 1
01d2                    CAN2IDA2:        equ REGBASE+$1d2 ;can2 identifier acceptance register 2
01d3                    CAN2IDA3:        equ REGBASE+$1d3 ;can2 identifier acceptance register 3
01d4                    CAN2IDM0:        equ REGBASE+$1d4 ;can2 identifier mask register 0
01d5                    CAN2IDM1:        equ REGBASE+$1d5 ;can2 identifier mask register 1
01d6                    CAN2IDM2:        equ REGBASE+$1d6 ;can2 identifier mask register 2
01d7                    CAN2IDM3:        equ REGBASE+$1d7 ;can2 identifier mask register 3
01d8                    CAN2IDA4:        equ REGBASE+$1d8 ;can2 identifier acceptance register 4
01d9                    CAN2IDA5:        equ REGBASE+$1d9 ;can2 identifier acceptance register 5
01da                    CAN2IDA6:        equ REGBASE+$1da ;can2 identifier acceptance register 6
01db                    CAN2IDA7:        equ REGBASE+$1db ;can2 identifier acceptance register 7
01dc                    CAN2IDM4:        equ REGBASE+$1dc ;can2 identifier mask register 4
01dd                    CAN2IDM5:        equ REGBASE+$1dd ;can2 identifier mask register 5
01de                    CAN2IDM6:        equ REGBASE+$1de ;can2 identifier mask register 6
01df                    CAN2IDM7:        equ REGBASE+$1df ;can2 identifier mask register 7
01e0                    CAN2RXFG:        equ REGBASE+$1e0 ;can2 rx foreground buffer thru +$1ef
01f0                    CAN2TXFG:        equ REGBASE+$1f0 ;can2 tx foreground buffer thru +$1ff
                        
0200                    CAN3CTL0:        equ REGBASE+$200 ;can3 control register 0
0201                    CAN3CTL1:        equ REGBASE+$201 ;can3 control register 1
0202                    CAN3BTR0:        equ REGBASE+$202 ;can3 bus timing register 0
0203                    CAN3BTR1:        equ REGBASE+$203 ;can3 bus timing register 1
0204                    CAN3RFLG:        equ REGBASE+$204 ;can3 receiver flags
0205                    CAN3RIER:        equ REGBASE+$205 ;can3 receiver interrupt enables
0206                    CAN3TFLG:        equ REGBASE+$206 ;can3 transmit flags
0207                    CAN3TIER:        equ REGBASE+$207 ;can3 transmit interrupt enables
0208                    CAN3TARQ:        equ REGBASE+$208 ;can3 transmit message abort control
0209                    CAN3TAAK:        equ REGBASE+$209 ;can3 transmit message abort status
020a                    CAN3TBEL:        equ REGBASE+$20a ;can3 transmit buffer select
020b                    CAN3IDAC:        equ REGBASE+$20b ;can3 identfier acceptance control
                        
020e                    CAN3RERR:        equ REGBASE+$20e ;can3 receive error counter
020f                    CAN3TERR:        equ REGBASE+$20f ;can3 transmit error counter
0210                    CAN3IDA0:        equ REGBASE+$210 ;can3 identifier acceptance register 0
0211                    CAN3IDA1:        equ REGBASE+$211 ;can3 identifier acceptance register 1
0212                    CAN3IDA2:        equ REGBASE+$212 ;can3 identifier acceptance register 2
0213                    CAN3IDA3:        equ REGBASE+$213 ;can3 identifier acceptance register 3
0214                    CAN3IDM0:        equ REGBASE+$214 ;can3 identifier mask register 0
0215                    CAN3IDM1:        equ REGBASE+$215 ;can3 identifier mask register 1
0216                    CAN3IDM2:        equ REGBASE+$216 ;can3 identifier mask register 2
0217                    CAN3IDM3:        equ REGBASE+$217 ;can3 identifier mask register 3
0218                    CAN3IDA4:        equ REGBASE+$218 ;can3 identifier acceptance register 4
0219                    CAN3IDA5:        equ REGBASE+$219 ;can3 identifier acceptance register 5
021a                    CAN3IDA6:        equ REGBASE+$21a ;can3 identifier acceptance register 6
021b                    CAN3IDA7:        equ REGBASE+$21b ;can3 identifier acceptance register 7
021c                    CAN3IDM4:        equ REGBASE+$21c ;can3 identifier mask register 4
021d                    CAN3IDM5:        equ REGBASE+$21d ;can3 identifier mask register 5
021e                    CAN3IDM6:        equ REGBASE+$21e ;can3 identifier mask register 6
021f                    CAN3IDM7:        equ REGBASE+$21f ;can3 identifier mask register 7
0220                    CAN3RXFG:        equ REGBASE+$220 ;can3 rx foreground buffer thru +$22f
0230                    CAN3TXFG:        equ REGBASE+$230 ;can3 tx foreground buffer thru +$23f
                        
0240                    PTT:                equ REGBASE+$240 ;portt data register
0241                    PTIT:                equ REGBASE+$241 ;portt input register
0242                    DDRT:                equ REGBASE+$242 ;portt direction register
0243                    RDRT:                equ REGBASE+$243 ;portt reduced drive register
0244                    PERT:                equ REGBASE+$244 ;portt pull device enable
0245                    PPST:                equ REGBASE+$245 ;portt pull polarity select
                        
0248                    PTS:                equ REGBASE+$248 ;ports data register
0249                    PTIS:                equ REGBASE+$249 ;ports input register
024a                    DDRS:                equ REGBASE+$24a ;ports direction register
024b                    RDRS:                equ REGBASE+$24b ;ports reduced drive register
024c                    PERS:                equ REGBASE+$24c ;ports pull device enable
024d                    PPSS:                equ REGBASE+$24d ;ports pull polarity select
024e                    WOMS:                equ REGBASE+$24e ;ports wired or mode register
                        
0250                    PTM:                equ REGBASE+$250 ;portm data register
0251                    PTIM:                equ REGBASE+$251 ;portm input register
0252                    DDRM:                equ REGBASE+$252 ;portm direction register
0253                    RDRM:                equ REGBASE+$253 ;portm reduced drive register
0254                    PERM:                equ REGBASE+$254 ;portm pull device enable
0255                    PPSM:                equ REGBASE+$255 ;portm pull polarity select
0256                    WOMM:                equ REGBASE+$256 ;portm wired or mode register
0257                    MODRR:                equ REGBASE+$257 ;portm module routing register
                        
0258                    PTP:                equ REGBASE+$258 ;portp data register
0259                    PTIP:                equ REGBASE+$259 ;portp input register
025a                    DDRP:                equ REGBASE+$25a ;portp direction register
025b                    RDRP:                equ REGBASE+$25b ;portp reduced drive register
025c                    PERP:                equ REGBASE+$25c ;portp pull device enable
025d                    PPSP:                equ REGBASE+$25d ;portp pull polarity select
025e                    PIEP:                equ REGBASE+$25e ;portp interrupt enable register
025f                    PIFP:                equ REGBASE+$25f ;portp interrupt flag register
                        
0260                    PTH:                equ REGBASE+$260 ;porth data register
0261                    PTIH:                equ REGBASE+$261 ;porth input register
0262                    DDRH:                equ REGBASE+$262 ;porth direction register
0263                    RDRH:                equ REGBASE+$263 ;porth reduced drive register
0264                    PERH:                equ REGBASE+$264 ;porth pull device enable
0265                    PPSH:                equ REGBASE+$265 ;porth pull polarity select
0266                    PIEH:                equ REGBASE+$266 ;porth interrupt enable register
0267                    PIFH:                equ REGBASE+$267 ;porth interrupt flag register
                        
0268                    PTJ:                equ REGBASE+$268 ;portj data register
0269                    PTIJ:                equ REGBASE+$269 ;portj input register
026a                    DDRJ:                equ REGBASE+$26a ;portj direction register
026b                    RDRJ:                equ REGBASE+$26b ;portj reduced drive register
026c                    PERJ:                equ REGBASE+$26c ;portj pull device enable
026d                    PPSJ:                equ REGBASE+$26d ;portj pull polarity select
026e                    PIEJ:                equ REGBASE+$26e ;portj interrupt enable register
026f                    PIFJ:                equ REGBASE+$26f ;portj interrupt flag register
                        
0280                    CAN4CTL0:        equ REGBASE+$280 ;can4 control register 0
0281                    CAN4CTL1:        equ REGBASE+$281 ;can4 control register 1
0282                    CAN4BTR0:        equ REGBASE+$282 ;can4 bus timing register 0
0283                    CAN4BTR1:        equ REGBASE+$283 ;can4 bus timing register 1
0284                    CAN4RFLG:        equ REGBASE+$284 ;can4 receiver flags
0285                    CAN4RIER:        equ REGBASE+$285 ;can4 receiver interrupt enables
0286                    CAN4TFLG:        equ REGBASE+$286 ;can4 transmit flags
0287                    CAN4TIER:        equ REGBASE+$287 ;can4 transmit interrupt enables
0288                    CAN4TARQ:        equ REGBASE+$288 ;can4 transmit message abort control
0289                    CAN4TAAK:        equ REGBASE+$289 ;can4 transmit message abort status
028a                    CAN4TBEL:        equ REGBASE+$28a ;can4 transmit buffer select
028b                    CAN4IDAC:        equ REGBASE+$28b ;can4 identfier acceptance control
                        
028e                    CAN4RERR:        equ REGBASE+$28e ;can4 receive error counter
028f                    CAN4TERR:        equ REGBASE+$28f ;can4 transmit error counter
0290                    CAN4IDA0:        equ REGBASE+$290 ;can4 identifier acceptance register 0
0291                    CAN4IDA1:        equ REGBASE+$291 ;can4 identifier acceptance register 1
0292                    CAN4IDA2:        equ REGBASE+$292 ;can4 identifier acceptance register 2
0293                    CAN4IDA3:        equ REGBASE+$293 ;can4 identifier acceptance register 3
0294                    CAN4IDM0:        equ REGBASE+$294 ;can4 identifier mask register 0
0295                    CAN4IDM1:        equ REGBASE+$295 ;can4 identifier mask register 1
0296                    CAN4IDM2:        equ REGBASE+$296 ;can4 identifier mask register 2
0297                    CAN4IDM3:        equ REGBASE+$297 ;can4 identifier mask register 3
0298                    CAN4IDA4:        equ REGBASE+$298 ;can4 identifier acceptance register 4
0299                    CAN4IDA5:        equ REGBASE+$299 ;can4 identifier acceptance register 5
029a                    CAN4IDA6:        equ REGBASE+$29a ;can4 identifier acceptance register 6
029b                    CAN4IDA7:        equ REGBASE+$29b ;can4 identifier acceptance register 7
029c                    CAN4IDM4:        equ REGBASE+$29c ;can4 identifier mask register 4
029d                    CAN4IDM5:        equ REGBASE+$29d ;can4 identifier mask register 5
029e                    CAN4IDM6:        equ REGBASE+$29e ;can4 identifier mask register 6
029f                    CAN4IDM7:        equ REGBASE+$29f ;can4 identifier mask register 7
02a0                    CAN4RXFG:        equ REGBASE+$2a0 ;can4 rx foreground buffer thru +$2af
02b0                    CAN4TXFG:        equ REGBASE+$2b0 ;can4 tx foreground buffer thru +$2bf
                        
                        * end registers
                        #endinclude

                        
                        ;*******************************************************************************
                        ;       UNIVERSIDAD DE COSTA RICA       ESCUELA DE INGENIERIA ELECTRICA
                        ;               MICROPROCESADORES IE 623  III CICLO 2020
                        ;*******************************************************************************
                        ;                                 TAREA 5
                        ;*******************************************************************************
                        ;       V15
                        ;       AUTORES: ROBIN GONZALEZ   B43011
                        ;                MICHELLE GUTIERREZ     B43195
                        ;
                        ;       DESCRIPCION:    Controlador de maquina empacadora de tornillos
                        ;
                        ;*******************************************************************************
                        ;                             Estructuras de datos
                        ;*******************************************************************************
                        
00ff                    EOM:     EQU     $FF
00ff                    VMAX:    EQU     $FF
                        
1000                                    ORG $1000
1000                    Banderas:        ds      1 ;x:x:x:CambMod:ModActual:ARRAY_OK:TCL_LEIDA:TCL_LISTA
1001 02                 MAX_TCL:         db      2      ;segun enunciado
1002                    Tecla:           ds      1
1003                    Tecla_IN:        ds      1
1004                    Cont_Reb:        ds      1
1005                    Cont_TCL:        ds      1
1006                    Patron:          ds      1
1007                    Num_Array:       ds      2
1009                    CUENTA:          ds      1
100a                    AcmPQ:           ds      1
100b                    CantPQ:          ds      1
100c                    TIMER_CUENTA:    ds      1
100d                    LEDS:            ds      1
100e                    BRILLO:          ds      1
100f                    CONT_DIG:        ds      1
1010                    CONT_TICKS:      ds      1
1011                    DT:              ds      1
1012                    BIN1:            ds      1
1013                    BIN2:            ds      1
1014                    BCD_L:           ds      1
1015                    LOW:             ds      1
1016                    TEMP:            ds      1
1017                    BCD1:            ds      1
1018                    BCD2:            ds      1
1019                    DISP1:           ds      1
101a                    DISP2:           ds      1
101b                    DISP3:           ds      1
101c                    DISP4:           ds      1
101d 00 01              CONT_7SEG:       dw      1
101f                    Cont_Delay:      ds      1
1020 64                 D2mS:            db      100
1021 0d                 D260uS:          db      13
1022 02                 D40uS:           db      2
1023 01                 Clear_LCD:       db      $01 ;comando borrar pantalla
1024 80                 ADD_L1:          db      $80 ;dir de inicio de linea 1 en DDRAM de pantalla
1025 c0                 ADD_L2:          db      $C0 ;dir de inicio de linea 2 en DDRAM de pantalla
1026 01 02 03 04 05 06  Teclas:          db      $01,$02,$03,$04,$05,$06,$07,$08,$09,$0B,$0,$0E,0,0,0,0
     07 08 09 0b 00 0e
     00 00 00 00
1036 3f 06 5b 4f 66 6d  SEGMENT:         db      $3F,$06,$5b,$4f,$66,$6D,$7D,$07,$7F,$6F,0,0,0,0,0,0
     7d 07 7f 6f 00 00
     00 00 00 00
1046 28 28 06 0f        iniDsp:          db      $28,$28,$06,$0F
1060                                    org $1060
1060 20 20 4d 4f 44 4f  Msg1_L1:                 fcc     "  MODO CONFIG"
     20 43 4f 4e 46 49
     47
106d ff                                 db EOM
106e 49 6e 67 72 65 73  Msg1_L2:                 fcc     "Ingrese CantPQ"
     65 20 43 61 6e 74
     50 51
107c ff                                 db EOM
107d 20 20 20 20 4d 4f  Msg2_L1:                 fcc     "    MODO RUN"
     44 4f 20 52 55 4e
1089 ff                                 db EOM
108a 20 20 41 63 6d 50  Msg2_L2:                 fcc     "  AcmPQ  CUENTA"
     51 20 20 43 55 45
     4e 54 41
1099 ff                                 db EOM
                        
                        
                        ;*******************************************************************************
                        ;                             Relocalizar vectores
                        ;*******************************************************************************
                        
3e4c                             org        $3E4C       ;debug12
3e4c 23 c0                      dw PTH_ISR
                        
3e70                             org        $3E70       ;debug12
3e70 23 a7                      dw RTI_ISR
                        
3e66                             org        $3E66       ;debug12
3e66 24 11                      dw OC4_ISR
                        
                        ;*******************************************************************************
                        ;          Inicializacion de estructuras de datos y config de hardware
                        ;*******************************************************************************
                        
2000                                    ORG     $2000
                        
2000 18 0b 00 10 00             MOVB #0,Banderas
2005 18 0b ff 10 02             MOVB #$FF,Tecla
200a 18 0b ff 10 03             MOVB #$FF,Tecla_IN
200f 18 0b 00 10 04             MOVB #0,Cont_Reb
2014 18 0b 00 10 05             MOVB #0,Cont_TCL
2019 18 0b 00 10 06             MOVB #0,Patron
201e 18 0b ff 10 07             MOVB #$FF,Num_Array
2023 18 0b ff 10 08             MOVB #$FF,Num_Array+1
2028 18 0b ff 10 09             MOVB #$FF,Num_Array+2
202d 18 0b ff 10 0a             MOVB #$FF,Num_Array+3
2032 18 0b ff 10 0b             MOVB #$FF,Num_Array+4
2037 18 0b ff 10 0c             MOVB #$FF,Num_Array+5
203c 18 0b 00 10 09             MOVB #0,CUENTA
2041 18 0b 00 10 0a             MOVB #0,AcmPQ
2046 18 0b 00 10 0b             MOVB #0,CantPQ
204b 18 0b 00 10 0d             MOVB #0,LEDS
2050 18 0b 32 10 0e             MOVB #50,BRILLO
2055 18 0b 01 10 0f             MOVB #1,CONT_DIG        ;para que funcione bien OC4
205a 18 0b 00 10 11             MOVB #0,DT
205f 18 0b 00 10 12             MOVB #0,BIN1
2064 18 0b 00 10 13             MOVB #0,BIN2
2069 18 0b 00 10 14             MOVB #0,BCD_L
206e 18 0b 00 10 15             MOVB #0,LOW
2073 18 0b 00 10 16             MOVB #0,TEMP
2078 18 0b 00 10 17             MOVB #0,BCD1
207d 18 0b 00 10 18             MOVB #0,BCD2
2082 18 0b 00 10 19             MOVB #0,DISP1
2087 18 0b 00 10 1a             MOVB #0,DISP2
208c 18 0b 00 10 1b             MOVB #0,DISP3
2091 18 0b 00 10 1c             MOVB #0,DISP4
2096 18 0b 00 10 1d             MOVB #0,CONT_7SEG
209b 18 0b 00 10 1d             MOVB #0,CONT_7SEG + 1     ; estaba en 50
20a0 18 0b 00 10 1f             MOVB #0,Cont_Delay
20a5 18 0b ff 10 0c             MOVB #VMAX,TIMER_CUENTA
                        
                                ;Inicializacion de hardware
                        
                                ;Rele:
20aa 4c 09 04                   BSET DDRE,$04   ;activar pin 2 de puerto E Rele como salida
                        
                                ;Pantalla LCD
20ad 4c 33 ff                   BSET DDRK,$FF  ;nibble inferior como salida
20b0 4d 32 01                   BClR PORTK,$01
                        
                                ;Pantalla 7 segmentos
20b3 1c 02 5a 0f                BSET DDRP,$0F  ;poner pads de salida,apagar 7 segmentos
                        
                                ;LEDS
20b7 18 0b ff 00 03             MOVB #$FF,DDRB
20bc 1c 02 6a 02                BSET DDRJ,$02   ;bit 1 como salida
20c0 1d 02 68 02                BCLR PTJ,$02    ;bit 1 en 0, catodo comun
                        
                                ;Teclado matricial
20c4 18 0b f0 00 02             MOVB #$F0,DDRA
20c9 4c 0c 01                   BSET PUCR,$01
                        
                                ;RTI
20cc 4c 38 80                   BSET CRGINT,$80
20cf 18 0b 17 00 3b             MOVB #$17,RTICTL
                        
                                ;PTH
20d4 79 02 62                   CLR DDRH
20d7 1c 02 66 0f                BSET PIEH,$0F
20db 1d 02 65 0f                BCLR PPSH,$0F   ;interrupcion en flanco decreciente
                        
                                ;OC4
20df 4c 46 90                   BSET TSCR1,$90  ;encendemos Timer, TFFCLA
20e2 4c 4d 04                   BSET TSCR2,$04  ;poner prescalador en 16
20e5 4c 40 10                   BSET TIOS,$10
20e8 4c 4c 10                   BSET TIE,$10  ;habilitar interrupcion por canal 4
20eb cc 00 1e                   LDD #30
20ee d3 44                      ADDD TCNT
20f0 5c 58                      STD TC4
                        
20f2 cf 3b ff                   LDS #$3BFF
20f5 10 ef                      CLI
                        
20f7 16 21 80                   JSR LCD_INIT
                         ;        LDX #Msg1_L1
                         ;        LDY #Msg1_L2
                         ;        JSR Cargar_LCD
                        
                        
                        ;*******************************************************************************
                        ;                             PROGRAMA PRINCIPAL
                        ;*******************************************************************************
                        
20fa                    main:
                                ;BRSET Banderas,$04,main ;salta a main si el bits 2 (%0000 0100) es 1 en Banderas
20fa 1c 10 00 10                BSET Banderas,$10 ; Bandera 4 (CambMod en 1)
20fe                    Loop_main:
20fe f7 10 0b                   TST CantPQ
2101 27 47                      Beq Antes_Rama_CONFIG
2103 86 80                      Ldaa #$80
2105 b4 02 60                   Anda PTH
2108 c6 08                      Ldab #08
210a f4 10 00                   Andb Banderas
210d 44                         LSRA    ;corre a derecha un bit sin meter carry
210e 44                         LSRA
210f 44                         LSRA
2110 44                         LSRA
2111 18 17                      CBA ; ModSel = ModActual
2113 27 0b                      Beq Revisar_ModSel
2115 1c 10 00 10                BSET Banderas,$10    ; Banderas.4 (Camb_Mod) en 1
2119 97                         TSTA
211a 27 28                      BEQ quitar_modo_actual  ;si ModSEL esta en 0
211c 1c 10 00 08                BSET Banderas,$08
2120                    Revisar_ModSel:
2120 97                         TSTA
2121 26 2b                      BNE Rama_CONFIG ;si ModSEL no es 0 esta en 1, entonces ir a inicio Config
2123 1f 10 00 10 17             BRCLR Banderas,$10,Ir_a_Modo_RUN
2128 1d 10 00 10                BCLR Banderas,$10
212c 18 0b 01 10 0d             MOVB #1,LEDS
2131 18 0b 0f 02 66             MOVB #$0F,PIEH
2136 ce 10 7d                   Ldx #Msg2_L1
2139 cd 10 8a                   Ldy #Msg2_L2
213c 16 22 0c                   Jsr Cargar_LCD
213f                    Ir_a_Modo_RUN:
213f 16 21 d7                   Jsr MODO_RUN
2142 20 ba                      Bra Loop_main
2144                    quitar_modo_actual:
2144 1d 10 00 08                BCLR Banderas,$08
2148 20 d6                      Bra Revisar_ModSel
214a                    Antes_Rama_CONFIG:
214a 1c 10 00 08                BSET Banderas,$08
214e                    Rama_CONFIG:
214e 4c 38 80                   BSET CRGINT,$80 ; Habilitar RTI
2151 1f 10 00 10 23             BRCLR Banderas,$10,Ir_a_Modo_CONFIG
2156 1d 10 00 10                BCLR Banderas,$10
215a 79 10 13                   CLR BIN2 ;borrar DISP1 y DISP2
215d 79 10 09                   CLR CUENTA ;borrar cuenta para cuando empiece Run otra vez
2160 79 10 0a                   CLR AcmPQ ;borrar para cuando empiece Run de nuevo
2163 4d 08 04                   BCLR PORTE,$04 ;apagar rel
2166 18 0b 02 10 0d             MOVB #2,LEDS ;poner leds de CONFIG
216b 18 0b 0c 02 66             MOVB #$0C,PIEH
2170 ce 10 60                   Ldx #Msg1_L1
2173 cd 10 6e                   Ldy #Msg1_L2
2176 16 22 0c                   Jsr Cargar_LCD
2179                    Ir_a_Modo_CONFIG:
                                ;MOVB #$40,PORTB ;led 6
2179 16 21 a7                   Jsr MODO_CONFIG
217c 18 20 ff 7e                LBra Loop_main
                                ; Cambiar CamMod se usa $10
                                ; Cambiar ModActual se usa $08
                        
                               ;BRA *
                        
                        ;*******************************************************************************
                        ;                                     SUBRUTINAS
                        ;*******************************************************************************
                        
2180                    LCD_INIT:
                                ;configuracion inical de la LCD
2180 c7                         CLRB
2181 ce 10 46                   LDX #iniDsp
2184                    loopIniDsp:
2184 a6 e5                      LDAA B,X
2186 16 22 62                   JSR SendCommand
2189 18 0c 10 22 10 1f          MOVB D40uS,Cont_Delay
218f 16 22 c8                   JSR Delay
2192 52                         INCB
2193 c1 04                      CMPB #4
2195 26 ed                      BNE loopIniDsp
2197 b6 10 23                   LDAA Clear_LCD
219a 16 22 62                   JSR SendCommand
219d 18 0c 10 20 10 1f          MOVB D2mS,Cont_Delay
21a3 16 22 c8                   JSR Delay
21a6 3d                         RTS
                        
21a7                    MODO_CONFIG:
21a7 1f 10 00 04 27             BRCLR Banderas,$04,llamar_Tarea_Teclado   ; Se moidifica Array_Ok con m?scara $04
21ac 1d 10 00 04                BCLR Banderas,$04   ;no hay forma de validar si se ingresaron 2 numeros en TT
21b0 16 22 ce                   Jsr BCD_BIN
21b3 b6 10 0b                   Ldaa CantPQ
21b6 81 19                      Cmpa #25
21b8 25 15                      Blo no_valido
21ba 81 55                      Cmpa #85
21bc 22 11                      Bhi no_valido      ;si es mayor a 85 es invalida
21be 18 0c 10 0b 10 12          Movb CantPQ,BIN1
                        ;        CLR Cont_TCL
21c4 18 0b ff 10 07             MOVB #$FF,Num_Array
21c9 18 0b ff 10 08             MOVB #$FF,Num_Array+1
21ce 3d                         Rts
                                
21cf                    no_valido:
21cf 79 10 0b                   Clr CantPQ
21d2 3d                         RTS
                        
21d3                    llamar_Tarea_Teclado:
21d3 16 24 de                   Jsr Tarea_Teclado
21d6 3d                         Rts
                        
                        
21d7                    MODO_RUN:               ;                 Subrutina MODO_RUN
                                                ;*******************************************************
                                                ; Subrutina que lleva la cuenta de tornillos
                                                ;*******************************************************
21d7 f7 10 0c                   TST TIMER_CUENTA
21da 26 23                      BNE retorno_MODO_RUN
21dc 18 0b ff 10 0c             MOVB #VMAX,TIMER_CUENTA
21e1 72 10 09                   INC CUENTA
21e4 b6 10 09                   LDAA CUENTA
21e7 b1 10 0b                   CMPA CantPQ
21ea 26 13                      BNE retorno_MODO_RUN
21ec 4d 38 80                   BCLR CRGINT,$80 ;apagar RTI
21ef 72 10 0a                   INC AcmPQ
21f2 4c 08 04                   BSET PORTE,$04
21f5 86 64                      LDAA #100
21f7 b1 10 0a                   CMPA AcmPQ
21fa 26 03                      BNE retorno_MODO_RUN
21fc 79 10 0a                   CLR AcmPQ
                        
21ff                    retorno_MODO_RUN:
21ff 18 0c 10 09 10 12          MOVB CUENTA,BIN1
2205 18 0c 10 0a 10 13          MOVB AcmPQ,BIN2
220b 3d                         RTS
                        
                        
                        
                        
220c                    Cargar_LCD:             ;                 Subrutina Cargar_LCD
                                                ;*******************************************************
                                                ;Envia datos a al pantalla LCD
                                                ;recibe direcciones de datos en X linea 1 y en Y linea 2
                                                ;llama a SendCommand y SendData
                                                ;*******************************************************
220c b6 10 23                   LDAA Clear_LCD  ;para borrar info anterior en pantalla LCD
220f 16 22 62                   JSR SendCommand
2212 18 0c 10 20 10 1f          MOVB D2mS,Cont_Delay
2218 16 22 c8                   JSR Delay
                        
221b b6 10 24                   LDAA ADD_L1
221e 16 22 62                   JSR SendCommand
2221 18 0c 10 22 10 1f          MOVB D40uS,Cont_Delay
2227 16 22 c8                   JSR Delay
222a                    loop_L1:
222a a6 30                      LDAA 1,X+
222c 81 ff                      CMPA #EOM          ; NUMERAL NUMERAL NUMERAL -> Hay que poner numeral si uso un valor definido con EQU
222e 27 0e                      BEQ inicio_L2
2230 16 22 95                   JSR SendData
2233 18 0c 10 22 10 1f          MOVB D40uS,Cont_Delay
2239 16 22 c8                   JSR Delay
223c 20 ec                      BRA loop_L1
                        
223e                    inicio_L2:
223e b6 10 25                   LDAA ADD_L2
2241 16 22 62                   JSR SendCommand
2244 18 0c 10 22 10 1f          MOVB D40uS,Cont_Delay
224a 16 22 c8                   JSR Delay
224d                    loop_L2:
224d a6 70                      LDAA 1,Y+
224f 81 ff                      CMPA #EOM          ; NUMERAL NUMERAL NUMERAL -> Hay que poner numeral si uso un valor definido con EQU
2251 27 0e                      BEQ retorno_cargar_LCD
2253 16 22 95                   JSR SendData
2256 18 0c 10 22 10 1f          MOVB D40uS,Cont_Delay
225c 16 22 c8                   JSR Delay
225f 20 ec                      BRA loop_L2
                        
2261                    retorno_cargar_LCD:
2261 3d                         RTS
                        
2262                    SendCommand:            ;                 Subrutina SendCommand
                                                ;*******************************************************
                                                ;Envia comandos a la memoria de la pantalla LCD
                                                ;recibe el comando en A
                                                ;*******************************************************
2262 36                         PSHA
2263 84 f0                      ANDA #$F0
2265 44                         LSRA
2266 44                         LSRA
2267 5a 32                      STAA PORTK
2269 4d 32 01                   BCLR PORTK,$01
226c 4c 32 02                   BSET PORTK,$02
226f 18 0c 10 21 10 1f          MOVB D260uS,Cont_Delay
2275 16 22 c8                   JSR Delay
2278 4d 32 02                   BCLR PORTK,$02
227b 32                         PULA
227c 84 0f                      ANDA #$0F
227e 48                         LSLA
227f 48                         LSLA
2280 5a 32                      STAA PORTK
2282 4d 32 01                   BCLR PORTK,$01
2285 4c 32 02                   BSET PORTK,$02
2288 18 0c 10 21 10 1f          MOVB D260uS,Cont_Delay
228e 16 22 c8                   JSR Delay
2291 4d 32 02                   BCLR PORTK,$02
2294 3d                         RTS
                        
                                                ;*******************************************************
2295                    SendData:               ;                 Subrutina SendData
                                                ;*******************************************************
                                                ;Envia datos a la memoria de la pantalla LCD, recibe
                                                ;comando en A
                                                ;*******************************************************
2295 36                         PSHA
2296 84 f0                      ANDA #$F0
2298 44                         LSRA
2299 44                         LSRA
229a 5a 32                      STAA PORTK
229c 4c 32 01                   BSET PORTK,$01       ;dato
229f 4c 32 02                   BSET PORTK,$02
22a2 18 0c 10 21 10 1f          MOVB D260uS,Cont_Delay
22a8 16 22 c8                   JSR Delay
22ab 4d 32 02                   BCLR PORTK,$02
22ae 32                         PULA
22af 84 0f                      ANDA #$0F
22b1 48                         LSLA
22b2 48                         LSLA
22b3 5a 32                      STAA PORTK
22b5 4c 32 01                   BSET PORTK,$01  ;dato
22b8 4c 32 02                   BSET PORTK,$02
22bb 18 0c 10 21 10 1f          MOVB D260uS,Cont_Delay
22c1 16 22 c8                   JSR Delay
22c4 4d 32 02                   BCLR PORTK,$02
22c7 3d                         RTS
                        
                                                ;*******************************************************
22c8                    Delay:                  ;                 Subrutina Delay
                                                ;*******************************************************
                                                ;Genera retardo para enviar informaci?n a la pantalla
                                                ;LCD, se queda en un loop hasta que la variable ha sido
                                                ;DECrementada a 0 por OC4
                                                ;*******************************************************
22c8 f7 10 1f                   TST Cont_Delay
22cb 26 fb                      BNE Delay
22cd 3d                         RTS
                        
                        
22ce                    BCD_BIN:                 ;          Subrutina BCD_BIN
                                                 ;******************************************************
                                                 ;  Se encarga de convertir un numero de BCD a Binario
                                                 ;******************************************************
22ce 1e 10 08 ff 10             BRSET Num_Array+1,$FF,arreglo_invalido
22d3 ce 10 07                   Ldx #Num_Array
22d6 c6 0a                      Ldab #$A
22d8 a6 30                      Ldaa 1,X+
22da 12                         Mul
22db a6 00                      Ldaa 0,X
22dd 18 06                      Aba
22df 7a 10 0b                   Staa CantPQ
22e2 3d                         Rts
22e3                    arreglo_invalido:
22e3 18 0b 00 10 0b             MOVB #0,CantPQ
22e8 3d                         RTS
                        
22e9                    BIN_BCD:                 ;          Subrutina BIN_BCD
                                                 ;**********************************************************
                                                 ;Subrutina que pasa un n?mero de binario (BIN) a BCD (BCD_l)
                                                 ;**********************************************************
                                 ;Ldaa BIN1   ;  Tengo que meter el n?mero binario en el acumulador A antes
22e9 c6 07                       Ldab #7
22eb 18 0b 00 10 14              Movb #0,BCD_L
22f0 48                 Loop1:   Lsla
22f1 75 10 14                    Rol BCD_L
22f4 7a 10 16                    Staa TEMP
22f7 86 0f                       Ldaa #$0F
22f9 b4 10 14                    Anda BCD_L
22fc 81 05                       Cmpa #5
22fe 25 02                       Blo no_mayor_a_5
2300 8b 03                       Adda #3
2302                    no_mayor_a_5:
2302 7a 10 15                    Staa LOW
2305 86 f0                       Ldaa #$F0
2307 b4 10 14                    Anda BCD_L
230a 81 50                       Cmpa #$50
230c 25 02                       Blo no_mayor_a_50
230e 8b 30                       Adda #$30
2310                    no_mayor_a_50:
2310 bb 10 15                    Adda LOW
2313 7a 10 14                    Staa BCD_L
2316 b6 10 16                    Ldaa TEMP
2319 53                          Decb
231a d7                          Tstb
231b 26 d3                       Bne Loop1
231d 48                          Lsla
231e 75 10 14                    Rol BCD_L
2321 3d                          Rts
                        
2322                    BCD_7SEG:                ;          Subrutina BCD_7SEG
                                                 ;**********************************************************
                                                 ;  Carga los valores correspondientes a ser desplegados
                                                 ; en la pantalla de 7 segmentos
                                                 ;**********************************************************
2322 ce 10 36                    Ldx #SEGMENT
2325 86 0f                       Ldaa #$0F
2327 b4 10 18                    Anda BCD2
232a 18 0d e4 10 1a              Movb A,X,DISP2
232f 86 f0                       Ldaa #$F0
2331 b4 10 18                    Anda BCD2
2334 44                          Lsra
2335 44                          Lsra
2336 44                          Lsra
2337 44                          Lsra
2338 18 0d e4 10 19              Movb A,X,DISP1
233d 86 0f                       Ldaa #$0F
233f b4 10 17                    Anda BCD1
2342 18 0d e4 10 1c              Movb A,X,DISP4
2347 86 f0                       Ldaa #$F0
2349 b4 10 17                    Anda BCD1
234c 44                          Lsra
234d 44                          Lsra
234e 44                          Lsra
234f 44                          Lsra
2350 18 0d e4 10 1b              Movb A,X,DISP3
2355 3d                          Rts
                        
                        
2356                    CONV_BIN_BCD:            ;          Subrutina CONV_BIN_BCD
                                                 ;******************************************************
                                                 ;  Se encarga de poner BIN1 y BIN2 en el acumulador dos
                                                 ;  para llamar a BIN_BCD y guardar los resultados
                                                 ; seg?n corresponda, adem?s devuelve $B si un LED
                                                 ; debe estar apagado
                                                 ;******************************************************
2356 b6 10 12                    Ldaa BIN1
2359 16 22 e9                    Jsr BIN_BCD
235c 18 0c 10 14 10 17           Movb BCD_L,BCD1
2362 b6 10 13                    Ldaa BIN2
2365 16 22 e9                    Jsr BIN_BCD
2368 18 0c 10 14 10 18           Movb BCD_L,BCD2
236e f7 10 17                    Tst BCD1
2371 27 27                       Beq es_cero
2373 b6 10 17                    Ldaa BCD1
2376 81 09                       Cmpa #9
2378 23 0d                       Bls BCD1_es_menor_a_10
237a                    revisar_BCD2:
237a f7 10 18                    Tst BCD2
237d 27 22                       Beq BCD2_es_cero
237f b6 10 18                    Ldaa BCD2
2382 81 09                       Cmpa #9
2384 23 0b                       Bls BCD2_es_menor_a_10
2386 3d                          Rts
2387                    BCD1_es_menor_a_10:
2387 86 b0                       Ldaa #$B0
2389 b8 10 17                    Eora BCD1
238c 7a 10 17                    Staa BCD1
238f 20 e9                       Bra revisar_BCD2
2391                    BCD2_es_menor_a_10:
2391 86 b0                       Ldaa #$B0
2393 b8 10 18                    Eora BCD2
2396 7a 10 18                    Staa BCD2
2399 3d                          Rts
239a                    es_cero:
239a 18 0b bb 10 17              Movb #$BB,BCD1
239f 20 d9                       Bra revisar_BCD2
23a1                    BCD2_es_cero:
23a1 18 0b bb 10 18              Movb #$BB,BCD2
23a6 3d                          Rts
                        
                        
                        
                        ;*******************************************************************************
                        ;                        SUBRUTINAS DE INTERRUPCION
                        ;*******************************************************************************
                        
23a7                    RTI_ISR:                ;                Subrutina RTI_ISR
                                                ;*******************************************************
                                                ;Subrutina que cuenta 1 ms
                                                ;*******************************************************
23a7 4c 37 80                   BSET CRGFLG,$80         ;borrar bandera de interrupcion
23aa 1f 10 04 ff 03             BRCLR Cont_Reb,$FF,seguir_RTI  ;salta si la pos Cont_reb es 0
23af 73 10 04                   DEC Cont_Reb    ;decrementar Cont_Reb
23b2                    seguir_RTI:
23b2 1e 10 00 08 08             BRSET Banderas,$08,retorno_RTI  ;estamos en config y por lo tanto no hay que descontar TIMER_CUENTA
23b7 1f 10 0c ff 03             BRCLR TIMER_CUENTA,$FF,retorno_RTI  ;salta si la pos Cont_reb es 0
23bc 73 10 0c                   DEC TIMER_CUENTA
23bf                    retorno_RTI:
23bf 0b                         RTI
                        
23c0                    PTH_ISR:                ;                Subrutina PTH_ISR
                                                ;*******************************************************
                                                ;Subrutina que lee botones conectados al puerto H
                                                ;*******************************************************
23c0 1e 02 67 01 10             brset PIFH,$01,reiniciar_CUENTA
23c5 1e 02 67 02 1a             brset PIFH,$02,reiniciar_AcmPQ
23ca 1e 02 67 04 30             brset PIFH,$04,disminuir_brillo
23cf 1e 02 67 08 19             brset PIFH,$08,aumentar_brillo
23d4                    retorno_PTH_ISR:
23d4 0b                         Rti
23d5                    reiniciar_CUENTA:
23d5 1c 02 67 01                bset PIFH,$01 ; Borramos la bandera de solicitud de interrupcion
23d9 79 10 09                   clr CUENTA
23dc 4d 08 04                   bclr PORTE,$04 ; Desactivamos el rele
23df 4c 38 80                   bset CRGINT,$80 ; Activamos la INterrupcion RTI
23e2 20 f0                      bra retorno_PTH_ISR
23e4                    reiniciar_AcmPQ:
23e4 1c 02 67 02                bset PIFH,$02 ; Borramos la bandera de solicitud de interrupcion
23e8 79 10 0a                   clr AcmPQ
23eb 20 e7                      bra retorno_PTH_ISR
23ed                    aumentar_brillo:
23ed 1c 02 67 08                bset PIFH,$08
23f1 b6 10 0e                   ldaa BRILLO
23f4 81 05                      cmpa #5
23f6 27 dc                      beq retorno_PTH_ISR
23f8 80 05                      suba #5 ;
23fa 7a 10 0e                   staa BRILLO
23fd 20 d5                      bra retorno_PTH_ISR
23ff                    disminuir_brillo:
23ff 1c 02 67 04                bset PIFH,$04
2403 b6 10 0e                   ldaa BRILLO
2406 81 5f                      cmpa #95
2408 27 ca                      beq retorno_PTH_ISR
240a 8b 05                      adda #5 ;
240c 7a 10 0e                   staa BRILLO
240f 20 c3                      bra retorno_PTH_ISR
                        
                        
2411                    OC4_ISR:
                        ;        BSET TFLG2,$80  ;borrar int estamos usando TFFCA
                                                ;                Subrutina OC4_ISR
                                                ;*******************************************************
                                                ;Subrutina que genera interrupciones cada 50 KHz
                                                ;*******************************************************
2411 f7 10 1f                   Tst Cont_Delay
2414 27 03                      BEQ aumentar_CONT_TICKS
2416 73 10 1f                   Dec Cont_Delay
2419                    aumentar_CONT_TICKS:
2419 72 10 10                   Inc CONT_TICKS
241c 86 64                      Ldaa #100
241e b1 10 10                   Cmpa CONT_TICKS
2421 26 12                      Bne aumentar_CONT_7SEG
2423 79 10 10                   Clr CONT_TICKS
2426 78 10 0f                   Lsl CONT_DIG
2429 86 20                      Ldaa #$20
242b b1 10 0f                   Cmpa CONT_DIG
242e 26 05                      BNE aumentar_CONT_7SEG
2430 18 0b 01 10 0f             MOVB #1,CONT_DIG
2435                    aumentar_CONT_7SEG:    ;aumentar cont7_seg
2435 fc 10 1d                   Ldd CONT_7SEG
2438 c3 00 01                   Addd #1
243b 7c 10 1d                   Std CONT_7SEG
                        ;        Ldd #5000
243e 8c 13 88                   Cpd #5000
2441 26 0c                      BNE Antes_de_revisar_CONT_DIG
2443 18 03 00 00 10 1d          Movw #$0,CONT_7SEG ;Si uso move word se pone 0 cont7seg +1 ?
2449 16 23 56                   Jsr CONV_BIN_BCD
244c 16 23 22                   Jsr BCD_7SEG
                        
244f                    Antes_de_revisar_CONT_DIG:
244f 86 64                      Ldaa #100
2451 b0 10 0e                   Suba BRILLO
2454 18 0e                      Tab
2456 86 64                      Ldaa #100
2458 18 16                      Sba
245a 7a 10 11                   Staa DT
245d b1 10 10                   Cmpa CONT_TICKS ;lo que est? en a es DT (se acaba de guardar)
2460 24 71                      Bhs  apagar_LEDS
2462 1e 10 0f 01 5b             BRSET CONT_DIG,$01,CONT_DIG_es_1
2467 1e 10 0f 02 45             BRSET CONT_DIG,$02,CONT_DIG_es_2
246c 1e 10 0f 04 2f             BRSET CONT_DIG,$04,CONT_DIG_es_4
2471 1e 10 0f 08 19             BRSET CONT_DIG,$08,CONT_DIG_es_8
2476 18 0c 10 19 00 01          Movb DISP1,PORTB ;CONT_DIG = $16
247c 86 0e                      LDAA #$0E
247e 18 0b 0e 02 58             MOVB #$0E,PTP   ;que hay en el nibble superior de P?
2483 1c 02 68 02                Bset PTJ,$2
                                
2487                    Antes_de_retornar:
2487 dc 44                      Ldd TCNT
2489 c3 00 1e                   Addd #30
248c 5c 58                      Std TC4
248e 0b                         RTI
                        
248f                    CONT_DIG_es_8:
248f 18 0c 10 1a 00 01          Movb DISP2,PORTB
2495 18 0b 0d 02 58             MOVB #$0D,PTP
                        ;        Bset PTP,$0D   ;PTP.[3:0] <- $D
249a 1c 02 68 02                Bset PTJ,$2
249e 20 e7                      Bra Antes_de_retornar
                        
24a0                    CONT_DIG_es_4:
24a0 18 0c 10 1b 00 01          Movb DISP3,PORTB
24a6 18 0b 0b 02 58             MOVB #$0B,PTP
                        ;        Bset PTP,$0B ;PTP.[3:0] <- $B
24ab 1c 02 68 02                Bset PTJ,$2
24af 20 d6                      Bra Antes_de_retornar
                        
24b1                    CONT_DIG_es_2:
24b1 18 0c 10 1c 00 01          Movb DISP4,PORTB
24b7 18 0b 07 02 58             MOVB #$07,PTP
                        ;        Bset PTP,$07 ;PTP.[2:0] <- 7
24bc 1c 02 68 02                Bset PTJ,$2
24c0 20 c5                      Bra Antes_de_retornar
                        
24c2                    CONT_DIG_es_1:
24c2 18 0c 10 0d 00 01          Movb LEDS,PORTB
24c8 18 0b 0f 02 58             MOVB #$0F,PTP
                        ;        Bset PTP,$F
24cd 1d 02 68 02                BClr PTJ,$2
24d1 20 b4                      Bra Antes_de_retornar
                        
24d3                    apagar_LEDS:
24d3 18 0b 0f 02 58             Movb #$0F,PTP
24d8 1c 02 68 02                BSET PTJ,$02
24dc 20 a9                      Bra Antes_de_retornar
                        
                        
                        ;*******************************************************************************
                        ;                           SUBRUTINAS DE TAREA 4
                        ;*******************************************************************************
                        
                                                ;*******************************************************
24de                    Tarea_Teclado:          ;                      SUBRUTINA
                                                ;*******************************************************
                                                ;Verifica estado de teclas ingresadas
                                                   ;y llama a las otras subrutinas
                                                ;*******************************************************
                        ;        MOVB #$01,PORTB  ;debugging
                        ;        INC Print+1
24de f7 10 04                   TST Cont_Reb
24e1 26 44                      BNE Retorno_Tarea_Teclado
24e3 16 25 28                   JSR Mux_Teclado
24e6 1e 10 02 ff 30             BRSET Tecla,$FF,revisar_TCL_LISTA
                        
24eb 1e 10 00 02 11             BRSET Banderas,$02,revisar_teclas
24f0 18 0c 10 02 10 03          MOVB Tecla,Tecla_IN
24f6 1c 10 00 02                BSET Banderas,$02
24fa 18 0b 0a 10 04             MOVB #10,Cont_Reb
                        
24ff 20 26                      BRA Retorno_Tarea_Teclado
                        
2501                    revisar_teclas:
2501 b6 10 02                   LDAA Tecla
2504 b1 10 03                   CMPA Tecla_IN
2507 26 06                      BNE error_al_leer
2509 1c 10 00 01                BSET Banderas,$01
250d 20 18                      BRA Retorno_Tarea_Teclado
                        
250f                    error_al_leer:
250f 18 03 ff ff 10 02          MOVW #$FFFF,Tecla ;Pone FF en las posiciones Tecla y Tecla_IN;
2515 1d 10 00 03                BCLR Banderas,$03
2519 20 0c                      BRA Retorno_Tarea_Teclado
                        
251b                    revisar_TCL_LISTA:
251b 1f 10 00 01 07             BRCLR Banderas,$01,Retorno_Tarea_Teclado
2520 1d 10 00 03                BCLR Banderas,$03
2524 16 25 6b                   JSR Formar_Array
                        
2527                    Retorno_Tarea_Teclado:
2527 3d                         RTS
                        
                                                ;*******************************************************
2528                    Mux_Teclado:            ;                      SUBRUTINA
                                                ;*******************************************************
                                                ;Lee teclado matricial
                                                ;*******************************************************
                        ;        MOVB #$02,PORTB  ;debugging
                        ;        INC Print+2
2528 ce 10 26                   LDX #Teclas
252b 87                         CLRA
252c 18 0b ef 10 06             MOVB #$EF,Patron
2531                    loop_mux:
2531 18 0c 10 06 00 00          MOVB Patron,PORTA
2537 4f 00 02 2a                BRCLR PORTA,$02,tecla_presionada
253b 42                         INCA
253c a7                         NOP
253d a7                         NOP
253e a7                         NOP
253f a7                         NOP
2540 a7                         NOP
2541 4f 00 04 20                BRCLR PORTA,$04,tecla_presionada
2545 42                         INCA
2546 a7                         NOP
2547 a7                         NOP
2548 a7                         NOP
2549 a7                         NOP
254a a7                         NOP
254b 4f 00 08 16                BRCLR PORTA,$08,tecla_presionada
254f 42                         INCA
2550 a7                         NOP
2551 a7                         NOP
2552 a7                         NOP
2553 a7                         NOP
2554 a7                         NOP
2555 78 10 06                   LSL Patron
2558 1f 10 06 f0 02             BRCLR Patron,$F0,nada_presionado
255d 20 d2                      BRA loop_mux
                        
255f                    nada_presionado:
                        ;        Inc Print+6
255f 18 0b ff 10 02             MOVB #$FF,Tecla
2564 3d                         RTS
                        
2565                    tecla_presionada:
2565 18 0d e4 10 02             MOVB A,X,Tecla
                        ;        Inc Print+7
256a 3d                         RTS
                        
                                                ;*******************************************************
256b                    Formar_Array:           ;                      SUBRUTINA
                                                ;*******************************************************
                                                ;Llena arreglo Num_Array con teclas leidas
                                                ;*******************************************************
                        ;        MOVB #$04,PORTB  ;debugging
                        ;        INC Print+3
256b ce 10 07                   Ldx #Num_Array   ; Cargar direcci?n de Num_Array en el ?ndice Y
256e 86 0b                      Ldaa #$0B
2570 f6 10 05                   Ldab Cont_TCL
                                ;Incb
2573 f1 10 01                   Cmpb MAX_TCL
2576 27 4a                      Beq full_array
2578 c6 0e                      Ldab #$0E
257a f7 10 05                   TST Cont_TCL
257d 27 2c                      Beq primer_input
257f b1 10 03                   Cmpa Tecla_IN
2582 27 1b                      Beq reducir_contador
2584 f1 10 03                   Cmpb Tecla_IN
2587 27 0d                      Beq poner_array_ok
2589 f6 10 05                   Ldab Cont_TCL
258c 18 09 e5 10 03             Movb Tecla_IN,b,x ; No sabemos si est? bien
2591 72 10 05                   Inc Cont_TCL
2594 20 3a                      Bra Nodo_Final
                        
2596                    poner_array_ok:
2596 1c 10 00 04                Bset Banderas,$04 ;Poner en 1 el bit 3 (Array_Ok)
259a 79 10 05                   Clr Cont_TCL
259d 20 31                      Bra Nodo_Final
                        
259f                    reducir_contador:
259f 73 10 05                   Dec Cont_TCL
25a2 f6 10 05                   Ldab Cont_TCL
25a5 18 08 e5 ff                Movb #$FF,b,x
25a9 20 25                      Bra Nodo_Final
                        
25ab                    primer_input:
25ab b1 10 03                   Cmpa Tecla_IN
25ae 27 20                      Beq Nodo_Final
25b0 f1 10 03                   Cmpb Tecla_IN
25b3 27 1b                      Beq Nodo_Final
25b5 f6 10 05                   Ldab Cont_TCL
25b8 18 09 e5 10 03             Movb Tecla_IN,b,x
25bd 72 10 05                   Inc Cont_TCL
25c0 20 0e                      Bra Nodo_Final
                        
25c2                    full_array:
25c2 c6 0e                      Ldab #$0E
25c4 b1 10 03                   Cmpa Tecla_IN
25c7 27 d6                      beq reducir_contador
25c9 f1 10 03                   Cmpb Tecla_IN
25cc 27 c8                      Beq poner_array_ok
25ce 20 00                      Bra Nodo_Final
                        
25d0                    Nodo_Final:
25d0 18 0b ff 10 03             Movb #$FF,Tecla_IN
25d5 3d                         RTS

Executed: Mon Feb 22 17:34:45 2021
Total cycles: 1675, Total bytes: 1603
Total errors: 0, Total warnings: 0
