<stg><name>atan2_generic<double></name>


<trans_list>

<trans id="181" from="1" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="1" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln839" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="4" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln839" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="6" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %x_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x_in

]]></Node>
<StgValue><ssdm name="x_in_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %y_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %y_in

]]></Node>
<StgValue><ssdm name="y_in_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64">
<![CDATA[
:2 %data_V = bitcast i64 %x_in_read

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmp_48 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64">
<![CDATA[
:4 %data_V_1 = bitcast i64 %y_in_read

]]></Node>
<StgValue><ssdm name="data_V_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_49 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="11">
<![CDATA[
:6 %zext_ln1300 = zext i11 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln1300"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7 %ret = add i12 %zext_ln1300, i12 27

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="11">
<![CDATA[
:8 %zext_ln832 = zext i11 %tmp_48

]]></Node>
<StgValue><ssdm name="zext_ln832"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9 %icmp_ln832 = icmp_ult  i12 %ret, i12 %zext_ln832

]]></Node>
<StgValue><ssdm name="icmp_ln832"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln684 = br i1 %icmp_ln832, void, void

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0 %icmp_ln824 = icmp_eq  i11 %tmp_49, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln824"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln691 = br i1 %icmp_ln824, void %_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56, void %_ZNK13ap_fixed_baseILi86ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit

]]></Node>
<StgValue><ssdm name="br_ln691"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56:0 %ret_6 = sub i12 %zext_ln832, i12 %zext_ln1300

]]></Node>
<StgValue><ssdm name="ret_6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="52" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56:1 %p_Result_25 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="86" op_0_bw="86" op_1_bw="1" op_2_bw="52" op_3_bw="33">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56:2 %x_V = bitconcatenate i86 @_ssdm_op_BitConcatenate.i86.i1.i52.i33, i1 1, i52 %p_Result_25, i33 0

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="89" op_0_bw="86">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56:3 %zext_ln710 = zext i86 %x_V

]]></Node>
<StgValue><ssdm name="zext_ln710"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="52" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56:4 %p_Result_26 = trunc i64 %data_V_1

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="86" op_0_bw="86" op_1_bw="1" op_2_bw="52" op_3_bw="33">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56:5 %y_V = bitconcatenate i86 @_ssdm_op_BitConcatenate.i86.i1.i52.i33, i1 1, i52 %p_Result_26, i33 0

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="89" op_0_bw="86">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56:6 %zext_ln710_1 = zext i86 %y_V

]]></Node>
<StgValue><ssdm name="zext_ln710_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56:7 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %ret_6, i32 11

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56:8 %sub_ln1321 = sub i12 0, i12 %ret_6

]]></Node>
<StgValue><ssdm name="sub_ln1321"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56:9 %ush = select i1 %isNeg, i12 %sub_ln1321, i12 %ret_6

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56:10 %sh_prom_i_i_i_cast_cast_cast = sext i12 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="89" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56:11 %sh_prom_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56:12 %r_V = shl i89 %zext_ln710_1, i89 %sh_prom_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56:13 %r_V_49 = lshr i89 %zext_ln710_1, i89 %sh_prom_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_49"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="89" op_0_bw="1" op_1_bw="89" op_2_bw="89">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56:14 %r_V_53 = select i1 %isNeg, i89 %r_V, i89 %r_V_49

]]></Node>
<StgValue><ssdm name="r_V_53"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56:15 %br_ln167 = br void %_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi90ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi90ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i:0 %k = phi i7 0, void %_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56, i7 %add_ln167, void %cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="89" op_0_bw="89" op_1_bw="0" op_2_bw="89" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi90ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i:2 %p_Val2_21 = phi i89 %r_V_53, void %_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56, i89 %y_V_3, void %cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="89" op_0_bw="89" op_1_bw="0" op_2_bw="89" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi90ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i:3 %x_V_1 = phi i89 %zext_ln710, void %_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56, i89 %x_V_2, void %cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region

]]></Node>
<StgValue><ssdm name="x_V_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi90ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i:4 %add_ln167 = add i7 %k, i7 1

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi90ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i:6 %icmp_ln167 = icmp_eq  i7 %k, i7 88

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi90ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i:8 %br_ln167 = br i1 %icmp_ln167, void %cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region, void %_ZN7cordic_14cordic_circ_v1ILi88ELi1ELi0ELi0ELi89ELi4ELi86ELi1EEEvR8ap_fixedIXT3_EXT4_EL9ap_q_mode5EL9ap_o_mode3ELi0EES5_RS1_IXT5_EXT6_ELS2_5ELS3_3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="7">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:0 %k_cast = zext i7 %k

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="89" op_2_bw="32">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:1 %p_Result_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i89.i32, i89 %p_Val2_21, i32 88

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="89" op_0_bw="7">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:2 %zext_ln1287 = zext i7 %k

]]></Node>
<StgValue><ssdm name="zext_ln1287"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:3 %r_V_54 = ashr i89 %p_Val2_21, i89 %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:4 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_89_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_89_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_uint_MD_1_OD_AC_s

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:5 %speclatency_ln118 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 0, void @empty_0

]]></Node>
<StgValue><ssdm name="speclatency_ln118"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:6 %sub_ln130 = sub i89 %x_V_1, i89 %r_V_54

]]></Node>
<StgValue><ssdm name="sub_ln130"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:7 %add_ln130 = add i89 %r_V_54, i89 %x_V_1

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="89" op_0_bw="1" op_1_bw="89" op_2_bw="89">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:8 %x_V_2 = select i1 %p_Result_27, i89 %sub_ln130, i89 %add_ln130

]]></Node>
<StgValue><ssdm name="x_V_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:9 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_89_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_89_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_uint_MD_1_OD_AC_s, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:10 %r_V_55 = ashr i89 %x_V_1, i89 %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V_55"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:11 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_89_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_89_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_bool_OD_OC_region_st

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:12 %speclatency_ln118 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 0, void @empty_0

]]></Node>
<StgValue><ssdm name="speclatency_ln118"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:13 %sub_ln130_1 = sub i89 %p_Val2_21, i89 %r_V_55

]]></Node>
<StgValue><ssdm name="sub_ln130_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:14 %add_ln130_1 = add i89 %r_V_55, i89 %p_Val2_21

]]></Node>
<StgValue><ssdm name="add_ln130_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="89" op_0_bw="1" op_1_bw="89" op_2_bw="89">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:15 %y_V_3 = select i1 %p_Result_27, i89 %add_ln130_1, i89 %sub_ln130_1

]]></Node>
<StgValue><ssdm name="y_V_3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:16 %rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_89_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_89_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_bool_OD_OC_region_st, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend18"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="126" op_1_bw="64" op_2_bw="64">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:17 %cordic_ctab_table_128_V_addr = getelementptr i126 %cordic_ctab_table_128_V, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="cordic_ctab_table_128_V_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="126" op_0_bw="7">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:18 %p_Val2_s = load i7 %cordic_ctab_table_128_V_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="86" op_0_bw="86" op_1_bw="0" op_2_bw="86" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi90ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i:1 %z_V = phi i86 0, void %_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56, i86 %z_V_1, void %cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region

]]></Node>
<StgValue><ssdm name="z_V"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi90ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi90ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i:7 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 88, i64 88, i64 88

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="126" op_0_bw="7">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:18 %p_Val2_s = load i7 %cordic_ctab_table_128_V_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="85" op_0_bw="85" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:19 %trunc_ln = partselect i85 @_ssdm_op_PartSelect.i85.i126.i32.i32, i126 %p_Val2_s, i32 41, i32 125

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="126" op_2_bw="32">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:20 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i126.i32, i126 %p_Val2_s, i32 40

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="85" op_0_bw="1">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:21 %zext_ln369 = zext i1 %tmp_43

]]></Node>
<StgValue><ssdm name="zext_ln369"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:22 %add_ln369 = add i85 %zext_ln369, i85 %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln369"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="86" op_0_bw="85">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:23 %zext_ln193 = zext i85 %add_ln369

]]></Node>
<StgValue><ssdm name="zext_ln193"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:24 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_86_MC_AC_1_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_86_MC_AC_1_MC_AC_IC_ap_q_mode_JC_0_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_uint_MD_1_OD_AC_s

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:25 %speclatency_ln118 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 0, void @empty_0

]]></Node>
<StgValue><ssdm name="speclatency_ln118"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
<literal name="p_Result_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:26 %sub_ln130_2 = sub i86 %z_V, i86 %zext_ln193

]]></Node>
<StgValue><ssdm name="sub_ln130_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
<literal name="p_Result_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:27 %add_ln130_2 = add i86 %zext_ln193, i86 %z_V

]]></Node>
<StgValue><ssdm name="add_ln130_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="86" op_0_bw="1" op_1_bw="86" op_2_bw="86">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:28 %z_V_1 = select i1 %p_Result_27, i86 %sub_ln130_2, i86 %add_ln130_2

]]></Node>
<StgValue><ssdm name="z_V_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:29 %rend23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_86_MC_AC_1_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_86_MC_AC_1_MC_AC_IC_ap_q_mode_JC_0_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_uint_MD_1_OD_AC_s, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend23"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:30 %br_ln0 = br void %_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi90ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="100" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="86" op_1_bw="86">
<![CDATA[
_ZN7cordic_14cordic_circ_v1ILi88ELi1ELi0ELi0ELi89ELi4ELi86ELi1EEEvR8ap_fixedIXT3_EXT4_EL9ap_q_mode5EL9ap_o_mode3ELi0EES5_RS1_IXT5_EXT6_ELS2_5ELS3_3ELi0EE.exit:0 %icmp_ln839 = icmp_eq  i86 %z_V, i86 0

]]></Node>
<StgValue><ssdm name="icmp_ln839"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN7cordic_14cordic_circ_v1ILi88ELi1ELi0ELi0ELi89ELi4ELi86ELi1EEEvR8ap_fixedIXT3_EXT4_EL9ap_q_mode5EL9ap_o_mode3ELi0EES5_RS1_IXT5_EXT6_ELS2_5ELS3_3ELi0EE.exit:1 %br_ln839 = br i1 %icmp_ln839, void %_ifconv, void %_ZNK13ap_fixed_baseILi86ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit

]]></Node>
<StgValue><ssdm name="br_ln839"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln839" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
_ifconv:1 %tmp_V = sub i86 0, i86 %z_V

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="86" op_2_bw="32">
<![CDATA[
_ifconv:0 %p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i86.i32, i86 %z_V, i32 85

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="86" op_0_bw="1" op_1_bw="86" op_2_bw="86">
<![CDATA[
_ifconv:2 %tmp_V_4 = select i1 %p_Result_28, i86 %tmp_V, i86 %z_V

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="86" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3 %t = partselect i64 @_ssdm_op_PartSelect.i64.i86.i32.i32, i86 %tmp_V_4, i32 22, i32 85

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:4 %tmp = ctlz i64 @llvm.ctlz.i64, i64 %t, i1 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:5 %NZeros = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="NZeros"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:6 %hitNonZero = icmp_eq  i64 %t, i64 0

]]></Node>
<StgValue><ssdm name="hitNonZero"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="22" op_0_bw="86">
<![CDATA[
_ifconv:7 %trunc_ln1026 = trunc i86 %tmp_V_4

]]></Node>
<StgValue><ssdm name="trunc_ln1026"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="22" op_2_bw="42">
<![CDATA[
_ifconv:8 %p_Result_29 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i22.i42, i22 %trunc_ln1026, i42 4398046511103

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:9 %tmp_s = ctlz i64 @llvm.ctlz.i64, i64 %p_Result_29, i1 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:10 %trunc_ln1028 = trunc i64 %tmp_s

]]></Node>
<StgValue><ssdm name="trunc_ln1028"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11 %NZeros_4 = add i32 %trunc_ln1028, i32 %NZeros

]]></Node>
<StgValue><ssdm name="NZeros_4"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:12 %NZeros_6 = select i1 %hitNonZero, i32 %NZeros_4, i32 %NZeros

]]></Node>
<StgValue><ssdm name="NZeros_6"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13 %sub_ln848 = sub i32 86, i32 %NZeros_6

]]></Node>
<StgValue><ssdm name="sub_ln848"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14 %lsb_index = add i32 %sub_ln848, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:15 %tmp_45 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:16 %icmp_ln850 = icmp_sgt  i31 %tmp_45, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln850"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="32">
<![CDATA[
_ifconv:17 %trunc_ln851 = trunc i32 %sub_ln848

]]></Node>
<StgValue><ssdm name="trunc_ln851"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:18 %sub_ln851 = sub i7 12, i7 %trunc_ln851

]]></Node>
<StgValue><ssdm name="sub_ln851"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="86" op_0_bw="7">
<![CDATA[
_ifconv:19 %zext_ln851 = zext i7 %sub_ln851

]]></Node>
<StgValue><ssdm name="zext_ln851"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
_ifconv:20 %lshr_ln851 = lshr i86 77371252455336267181195263, i86 %zext_ln851

]]></Node>
<StgValue><ssdm name="lshr_ln851"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="86" op_0_bw="32">
<![CDATA[
_ifconv:21 %zext_ln853 = zext i32 %lsb_index

]]></Node>
<StgValue><ssdm name="zext_ln853"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
_ifconv:22 %shl_ln853 = shl i86 1, i86 %zext_ln853

]]></Node>
<StgValue><ssdm name="shl_ln853"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
_ifconv:23 %or_ln853_2 = or i86 %lshr_ln851, i86 %shl_ln853

]]></Node>
<StgValue><ssdm name="or_ln853_2"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
_ifconv:24 %and_ln853 = and i86 %tmp_V_4, i86 %or_ln853_2

]]></Node>
<StgValue><ssdm name="and_ln853"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="86" op_1_bw="86">
<![CDATA[
_ifconv:25 %icmp_ln853 = icmp_ne  i86 %and_ln853, i86 0

]]></Node>
<StgValue><ssdm name="icmp_ln853"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:26 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27 %xor_ln853 = xor i1 %tmp_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln853"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="86" op_2_bw="32">
<![CDATA[
_ifconv:28 %p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i86.i32, i86 %tmp_V_4, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29 %icmp_ln858 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln858"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30 %and_ln853_1 = and i1 %p_Result_30, i1 %xor_ln853

]]></Node>
<StgValue><ssdm name="and_ln853_1"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:34 %select_ln850 = select i1 %icmp_ln850, i1 %icmp_ln853, i1 %p_Result_30

]]></Node>
<StgValue><ssdm name="select_ln850"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:38 %select_ln858 = select i1 %icmp_ln858, i1 %select_ln850, i1 %and_ln853_1

]]></Node>
<StgValue><ssdm name="select_ln858"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:48 %trunc_ln847 = trunc i32 %NZeros_6

]]></Node>
<StgValue><ssdm name="trunc_ln847"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="136" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln858" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31 %sub_ln859 = sub i32 54, i32 %sub_ln848

]]></Node>
<StgValue><ssdm name="sub_ln859"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln858" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="86" op_0_bw="32">
<![CDATA[
_ifconv:32 %zext_ln859 = zext i32 %sub_ln859

]]></Node>
<StgValue><ssdm name="zext_ln859"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln858" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
_ifconv:33 %shl_ln859 = shl i86 %tmp_V_4, i86 %zext_ln859

]]></Node>
<StgValue><ssdm name="shl_ln859"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln858" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:35 %add_ln858 = add i32 %sub_ln848, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln858"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln858" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="86" op_0_bw="32">
<![CDATA[
_ifconv:36 %zext_ln858 = zext i32 %add_ln858

]]></Node>
<StgValue><ssdm name="zext_ln858"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln858" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
_ifconv:37 %lshr_ln858 = lshr i86 %tmp_V_4, i86 %zext_ln858

]]></Node>
<StgValue><ssdm name="lshr_ln858"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln858" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="86">
<![CDATA[
_ifconv:39 %trunc_ln859 = trunc i86 %lshr_ln858

]]></Node>
<StgValue><ssdm name="trunc_ln859"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln858" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="86">
<![CDATA[
_ifconv:40 %trunc_ln859_2 = trunc i86 %shl_ln859

]]></Node>
<StgValue><ssdm name="trunc_ln859_2"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:41 %m = select i1 %icmp_ln858, i64 %trunc_ln859, i64 %trunc_ln859_2

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:42 %zext_ln865 = zext i1 %select_ln858

]]></Node>
<StgValue><ssdm name="zext_ln865"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43 %m_5 = add i64 %m, i64 %zext_ln865

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:44 %m_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_5, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:45 %zext_ln866 = zext i63 %m_7

]]></Node>
<StgValue><ssdm name="zext_ln866"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:46 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_5, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:47 %select_ln847 = select i1 %p_Result_s, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln847"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:49 %sub_ln869 = sub i11 1, i11 %trunc_ln847

]]></Node>
<StgValue><ssdm name="sub_ln869"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:50 %add_ln869 = add i11 %sub_ln869, i11 %select_ln847

]]></Node>
<StgValue><ssdm name="add_ln869"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv:51 %tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_28, i11 %add_ln869

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:52 %p_Result_31 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln866, i12 %tmp_5, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:53 %bitcast_ln688 = bitcast i64 %p_Result_31

]]></Node>
<StgValue><ssdm name="bitcast_ln688"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:54 %br_ln878 = br void %_ZNK13ap_fixed_baseILi86ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="157" st_id="7" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="158" st_id="8" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="159" st_id="9" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="160" st_id="10" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="161" st_id="11" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="162" st_id="12" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="163" st_id="13" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="164" st_id="14" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="165" st_id="15" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="166" st_id="16" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="167" st_id="17" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="168" st_id="18" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="169" st_id="19" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="170" st_id="20" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="171" st_id="21" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="172" st_id="22" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="173" st_id="23" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="174" st_id="24" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="175" st_id="25" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="176" st_id="26" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="177" st_id="27" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %div_i = ddiv i64 %y_in_read, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="178" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln689 = br void %_ZNK13ap_fixed_baseILi86ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit

]]></Node>
<StgValue><ssdm name="br_ln689"/></StgValue>
</operation>

<operation id="179" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi86ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit:0 %retval_0 = phi i64 %div_i, void, i64 %bitcast_ln688, void %_ifconv, i64 0, void, i64 0, void %_ZN7cordic_14cordic_circ_v1ILi88ELi1ELi0ELi0ELi89ELi4ELi86ELi1EEEvR8ap_fixedIXT3_EXT4_EL9ap_q_mode5EL9ap_o_mode3ELi0EES5_RS1_IXT5_EXT6_ELS2_5ELS3_3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="retval_0"/></StgValue>
</operation>

<operation id="180" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi86ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit:1 %ret_ln732 = ret i64 %retval_0

]]></Node>
<StgValue><ssdm name="ret_ln732"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
