<dec f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='90' type='1235'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='90'>// llvm.amdgcn.global.atomic.fadd</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1735' c='_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='4251' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1131' c='_ZNK4llvm16SITargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1193' c='_ZNK4llvm16SITargetLowering20getAddrModeArgumentsEPNS_13IntrinsicInstERNS_15SmallVectorImplIPNS_5ValueEEERPNS_4TypeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7191' c='_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
