// Seed: 1876656793
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3
);
  type_7(
      1, 1'h0 + id_3, 1, id_1, id_0, 1
  );
  assign id_4 = id_4;
  type_8(
      (1'b0), id_1
  );
endmodule
