Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,19
design__inferred_latch__count,0
design__instance__count,742
design__instance__area,3861.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00023535994114354253
power__switching__total,0.00023536061053164303
power__leakage__total,5.257098312227981e-09
power__total,0.00047072581946849823
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.002671
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.002671
timing__hold__ws__corner:nom_tt_025C_1v80,0.387449
timing__setup__ws__corner:nom_tt_025C_1v80,7.352477
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.387449
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,12.115993
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.004818
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.004818
timing__hold__ws__corner:nom_ss_100C_1v60,0.974602
timing__setup__ws__corner:nom_ss_100C_1v60,-0.622009
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-2.980755
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.622009
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.974602
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,7
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,4.793181
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.002527
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.002527
timing__hold__ws__corner:nom_ff_n40C_1v95,0.143876
timing__setup__ws__corner:nom_ff_n40C_1v95,10.426543
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.143876
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,15.002698
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.001777
clock__skew__worst_setup,-0.005956
timing__hold__ws,0.140716
timing__setup__ws,-0.751578
timing__hold__tns,0.0
timing__setup__tns,-3.882951
timing__hold__wns,0.0
timing__setup__wns,-0.751578
timing__hold_vio__count,0
timing__hold_r2r__ws,0.140716
timing__hold_r2r_vio__count,0
timing__setup_vio__count,19
timing__setup_r2r__ws,4.674247
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,742
design__instance__area__stdcell,3861.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.234107
design__instance__utilization__stdcell,0.234107
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,7772.09
design__violations,0
design__instance__count__setup_buffer,1
design__instance__count__hold_buffer,3
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,536
route__net__special,2
route__drc_errors__iter:1,304
route__wirelength__iter:1,8883
route__drc_errors__iter:2,118
route__wirelength__iter:2,8603
route__drc_errors__iter:3,125
route__wirelength__iter:3,8602
route__drc_errors__iter:4,6
route__wirelength__iter:4,8584
route__drc_errors__iter:5,0
route__wirelength__iter:5,8575
route__drc_errors,0
route__wirelength,8575
route__vias,3122
route__vias__singlecut,3122
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,146.27
timing__unannotated_net__count__corner:nom_tt_025C_1v80,93
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,93
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,93
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.002094
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.002094
timing__hold__ws__corner:min_tt_025C_1v80,0.383528
timing__setup__ws__corner:min_tt_025C_1v80,7.436057
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.383528
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,12.192209
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,93
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.003719
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.003719
timing__hold__ws__corner:min_ss_100C_1v60,0.967199
timing__setup__ws__corner:min_ss_100C_1v60,-0.484958
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-2.081203
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-0.484958
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.967199
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,5
timing__setup_r2r__ws__corner:min_ss_100C_1v60,4.922271
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,93
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.001777
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.001777
timing__hold__ws__corner:min_ff_n40C_1v95,0.140716
timing__setup__ws__corner:min_ff_n40C_1v95,10.485901
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.140716
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,15.053356
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,93
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.003769
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.003769
timing__hold__ws__corner:max_tt_025C_1v80,0.391467
timing__setup__ws__corner:max_tt_025C_1v80,7.273724
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.391467
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,12.045885
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,93
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.005956
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.005956
timing__hold__ws__corner:max_ss_100C_1v60,0.982519
timing__setup__ws__corner:max_ss_100C_1v60,-0.751578
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-3.882951
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-0.751578
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.982519
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,7
timing__setup_r2r__ws__corner:max_ss_100C_1v60,4.674247
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,93
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.003695
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.003695
timing__hold__ws__corner:max_ff_n40C_1v95,0.147085
timing__setup__ws__corner:max_ff_n40C_1v95,10.371797
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.147085
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,14.956527
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,93
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,93
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79928
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79985
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000722045
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000659812
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000142389
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000659812
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00015100000000000001116641501486270726672955788671970367431640625
ir__drop__worst,0.0007219999999999999855393451042573360609821975231170654296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
