{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@73:83@HdlIdDef", "  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_addr_diff = 'b0;\n  reg                                 dma_ready_fifo = 1'b0;\n  reg                                 dma_bypass = 1'b0;\n  reg                                 dma_bypass_m1 = 1'b0;\n  reg                                 dma_xfer_out_fifo = 1'b0;\n\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr = 'b0;\n"], "Clone Blocks": [["hdl/library/util_dacfifo/util_dacfifo.v@82:92", "  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_addr_diff = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr = 'b0;\n  reg                                 dac_mem_ready = 1'b0;\n  reg                                 dac_xfer_out_fifo = 1'b0;\n  reg                                 dac_xfer_out_fifo_m1 = 1'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@74:84", "  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_addr_diff = 'b0;\n  reg                                 dma_ready_fifo = 1'b0;\n  reg                                 dma_bypass = 1'b0;\n  reg                                 dma_bypass_m1 = 1'b0;\n  reg                                 dma_xfer_out_fifo = 1'b0;\n\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m1 = 'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@85:95", "  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_addr_diff = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr = 'b0;\n  reg                                 dac_mem_ready = 1'b0;\n  reg                                 dac_xfer_out_fifo = 1'b0;\n  reg                                 dac_xfer_out_fifo_m1 = 1'b0;\n  reg                                 dac_xfer_out_fifo_d = 1'b0;\n  reg                                 dac_bypass = 1'b0;\n  reg                                 dac_bypass_m1 = 1'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@68:78", "\n  reg     [(ADDRESS_WIDTH-1):0]       dma_waddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_waddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_lastaddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_addr_diff = 'b0;\n  reg                                 dma_ready_fifo = 1'b0;\n  reg                                 dma_bypass = 1'b0;\n  reg                                 dma_bypass_m1 = 1'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@72:82", "  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_addr_diff = 'b0;\n  reg                                 dma_ready_fifo = 1'b0;\n  reg                                 dma_bypass = 1'b0;\n  reg                                 dma_bypass_m1 = 1'b0;\n  reg                                 dma_xfer_out_fifo = 1'b0;\n\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr_g = 'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@78:88", "  reg                                 dma_bypass_m1 = 1'b0;\n  reg                                 dma_xfer_out_fifo = 1'b0;\n\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_addr_diff = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m2 = 'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@76:86", "  reg                                 dma_ready_fifo = 1'b0;\n  reg                                 dma_bypass = 1'b0;\n  reg                                 dma_bypass_m1 = 1'b0;\n  reg                                 dma_xfer_out_fifo = 1'b0;\n\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_addr_diff = 'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@71:81", "  reg     [(ADDRESS_WIDTH-1):0]       dma_lastaddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_addr_diff = 'b0;\n  reg                                 dma_ready_fifo = 1'b0;\n  reg                                 dma_bypass = 1'b0;\n  reg                                 dma_bypass_m1 = 1'b0;\n  reg                                 dma_xfer_out_fifo = 1'b0;\n\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@79:89", "  reg                                 dma_xfer_out_fifo = 1'b0;\n\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_addr_diff = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr = 'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@81:91", "  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_addr_diff = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr = 'b0;\n  reg                                 dac_mem_ready = 1'b0;\n  reg                                 dac_xfer_out_fifo = 1'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@86:96", "  reg     [(ADDRESS_WIDTH-1):0]       dac_addr_diff = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr = 'b0;\n  reg                                 dac_mem_ready = 1'b0;\n  reg                                 dac_xfer_out_fifo = 1'b0;\n  reg                                 dac_xfer_out_fifo_m1 = 1'b0;\n  reg                                 dac_xfer_out_fifo_d = 1'b0;\n  reg                                 dac_bypass = 1'b0;\n  reg                                 dac_bypass_m1 = 1'b0;\n\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@66:76", "\n  // internal registers\n\n  reg     [(ADDRESS_WIDTH-1):0]       dma_waddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_waddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_lastaddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_addr_diff = 'b0;\n  reg                                 dma_ready_fifo = 1'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@84:94", "  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_addr_diff = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr = 'b0;\n  reg                                 dac_mem_ready = 1'b0;\n  reg                                 dac_xfer_out_fifo = 1'b0;\n  reg                                 dac_xfer_out_fifo_m1 = 1'b0;\n  reg                                 dac_xfer_out_fifo_d = 1'b0;\n  reg                                 dac_bypass = 1'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@80:90", "\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_addr_diff = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr = 'b0;\n  reg                                 dac_mem_ready = 1'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@70:80", "  reg     [(ADDRESS_WIDTH-1):0]       dma_waddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_lastaddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_addr_diff = 'b0;\n  reg                                 dma_ready_fifo = 1'b0;\n  reg                                 dma_bypass = 1'b0;\n  reg                                 dma_bypass_m1 = 1'b0;\n  reg                                 dma_xfer_out_fifo = 1'b0;\n\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@77:87", "  reg                                 dma_bypass = 1'b0;\n  reg                                 dma_bypass_m1 = 1'b0;\n  reg                                 dma_xfer_out_fifo = 1'b0;\n\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_addr_diff = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m1 = 'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@69:79", "  reg     [(ADDRESS_WIDTH-1):0]       dma_waddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_waddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_lastaddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_addr_diff = 'b0;\n  reg                                 dma_ready_fifo = 1'b0;\n  reg                                 dma_bypass = 1'b0;\n  reg                                 dma_bypass_m1 = 1'b0;\n  reg                                 dma_xfer_out_fifo = 1'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@67:77", "  // internal registers\n\n  reg     [(ADDRESS_WIDTH-1):0]       dma_waddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_waddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_lastaddr_g = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr_m1 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr_m2 = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_raddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_addr_diff = 'b0;\n  reg                                 dma_ready_fifo = 1'b0;\n  reg                                 dma_bypass = 1'b0;\n"]], "Diff Content": {"Delete": [], "Add": [[78, "  reg                                 dma_xfer_req_d1 = 1'b0;\n"], [78, "  reg                                 dma_xfer_req_d2 = 1'b0;\n"]]}}