##### START OF AREA REPORT #####[
Design view:work.matmul_top(verilog)
Selecting part EP4CE6E22A7

Total combinational functions 304 of 6272 ( 4%)
Logic element usage by number of inputs
		  4 input functions 	 123
		  3 input functions 	 52
		  <=2 input functions 	 129
Logic elements by mode
		  normal mode            244
		  arithmetic mode        60
Total registers 146 of 6272 ( 2%)
I/O pins 120 of 180 (67%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP.Simple_Multipliers_18_bit: 3
DSP Blocks:     3  (6 nine-bit DSP elements).
DSP Utilization: 20.00% of available 15 blocks (30 nine-bit).
ShiftTap:       0  (0 registers)
Total ESB:      6144 bits 

##### END OF AREA REPORT #####]

