Analysis & Synthesis report for lab08_1
Wed Oct 30 19:46:16 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |lab08_1|higher:HIGH|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ps2_keyboard:PS_|altsyncram:fifo_rtl_0|altsyncram_2qp1:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |lab08_1
 17. Parameter Settings for User Entity Instance: higher:HIGH
 18. Parameter Settings for Inferred Entity Instance: ps2_keyboard:PS_|altsyncram:fifo_rtl_0
 19. Parameter Settings for Inferred Entity Instance: trans:TRANS|lpm_divide:Mod0
 20. Parameter Settings for Inferred Entity Instance: trans:TRANS|lpm_divide:Div0
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "ps2_keyboard:PS_"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Oct 30 19:46:16 2019       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; lab08_1                                     ;
; Top-level Entity Name           ; lab08_1                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 79                                          ;
; Total pins                      ; 70                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 64                                          ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; lab08_1            ; lab08_1            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; lab08_1.v                        ; yes             ; User Verilog HDL File        ; D:/quartus/mydesign/lab08_1/lab08_1.v                            ;         ;
; ps2_keyboard.v                   ; yes             ; User Verilog HDL File        ; D:/quartus/mydesign/lab08_1/ps2_keyboard.v                       ;         ;
; higher.v                         ; yes             ; User Verilog HDL File        ; D:/quartus/mydesign/lab08_1/higher.v                             ;         ;
; trans.v                          ; yes             ; User Verilog HDL File        ; D:/quartus/mydesign/lab08_1/trans.v                              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_2qp1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/quartus/mydesign/lab08_1/db/altsyncram_2qp1.tdf               ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_h3m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/quartus/mydesign/lab08_1/db/lpm_divide_h3m.tdf                ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/quartus/mydesign/lab08_1/db/sign_div_unsign_klh.tdf           ;         ;
; db/alt_u_div_eve.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/quartus/mydesign/lab08_1/db/alt_u_div_eve.tdf                 ;         ;
; db/lpm_divide_ibm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/quartus/mydesign/lab08_1/db/lpm_divide_ibm.tdf                ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/quartus/mydesign/lab08_1/db/sign_div_unsign_olh.tdf           ;         ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/quartus/mydesign/lab08_1/db/alt_u_div_mve.tdf                 ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 166            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 307            ;
;     -- 7 input functions                    ; 1              ;
;     -- 6 input functions                    ; 23             ;
;     -- 5 input functions                    ; 18             ;
;     -- 4 input functions                    ; 64             ;
;     -- <=3 input functions                  ; 201            ;
;                                             ;                ;
; Dedicated logic registers                   ; 79             ;
;                                             ;                ;
; I/O pins                                    ; 70             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 64             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 87             ;
; Total fan-out                               ; 1419           ;
; Average fan-out                             ; 2.64           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                  ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |lab08_1                                  ; 307 (0)             ; 79 (0)                    ; 64                ; 0          ; 70   ; 0            ; |lab08_1                                                                                                             ; lab08_1             ; work         ;
;    |higher:HIGH|                          ; 21 (21)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab08_1|higher:HIGH                                                                                                 ; higher              ; work         ;
;    |ps2_keyboard:PS_|                     ; 33 (33)             ; 24 (24)                   ; 64                ; 0          ; 0    ; 0            ; |lab08_1|ps2_keyboard:PS_                                                                                            ; ps2_keyboard        ; work         ;
;       |altsyncram:fifo_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |lab08_1|ps2_keyboard:PS_|altsyncram:fifo_rtl_0                                                                      ; altsyncram          ; work         ;
;          |altsyncram_2qp1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |lab08_1|ps2_keyboard:PS_|altsyncram:fifo_rtl_0|altsyncram_2qp1:auto_generated                                       ; altsyncram_2qp1     ; work         ;
;    |trans:TRANS|                          ; 253 (75)            ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |lab08_1|trans:TRANS                                                                                                 ; trans               ; work         ;
;       |lpm_divide:Div0|                   ; 101 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab08_1|trans:TRANS|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_ibm:auto_generated|  ; 101 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab08_1|trans:TRANS|lpm_divide:Div0|lpm_divide_ibm:auto_generated                                                   ; lpm_divide_ibm      ; work         ;
;             |sign_div_unsign_olh:divider| ; 101 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab08_1|trans:TRANS|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_mve:divider|    ; 101 (101)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab08_1|trans:TRANS|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve       ; work         ;
;       |lpm_divide:Mod0|                   ; 77 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab08_1|trans:TRANS|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_h3m:auto_generated|  ; 77 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab08_1|trans:TRANS|lpm_divide:Mod0|lpm_divide_h3m:auto_generated                                                   ; lpm_divide_h3m      ; work         ;
;             |sign_div_unsign_klh:divider| ; 77 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab08_1|trans:TRANS|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_eve:divider|    ; 77 (77)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab08_1|trans:TRANS|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider ; alt_u_div_eve       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                     ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ps2_keyboard:PS_|altsyncram:fifo_rtl_0|altsyncram_2qp1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+--------------------------------------------+
; State Machine - |lab08_1|higher:HIGH|state ;
+----------+----------+---------+------------+
; Name     ; state.00 ; state.B ; state.A    ;
+----------+----------+---------+------------+
; state.00 ; 0        ; 0       ; 0          ;
; state.A  ; 1        ; 0       ; 1          ;
; state.B  ; 1        ; 1       ; 0          ;
+----------+----------+---------+------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; trans:TRANS|ASCII_h[6]                ; Merged with trans:TRANS|ASCII_h[2]     ;
; trans:TRANS|ASCII_h[3]                ; Merged with trans:TRANS|ASCII_h[0]     ;
; trans:TRANS|ASCII_h[4]                ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 79    ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 41    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; higher:HIGH|off                        ; 28      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions              ;
+----------------------+-----------------------------+------+
; Register Name        ; Megafunction                ; Type ;
+----------------------+-----------------------------+------+
; higher:HIGH|PS[0..7] ; ps2_keyboard:PS_|fifo_rtl_0 ; RAM  ;
+----------------------+-----------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab08_1|trans:TRANS|ASCII_h[4]   ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |lab08_1|trans:TRANS|counter_l[6] ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |lab08_1|trans:TRANS|counter_h[2] ;
; 257:1              ; 10 bits   ; 1710 LEs      ; 240 LEs              ; 1470 LEs               ; Yes        ; |lab08_1|trans:TRANS|ASCII_l[0]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for ps2_keyboard:PS_|altsyncram:fifo_rtl_0|altsyncram_2qp1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |lab08_1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; a              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: higher:HIGH ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; Start          ; 0     ; Signed Integer                  ;
; A              ; 1     ; Signed Integer                  ;
; B              ; 2     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ps2_keyboard:PS_|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Untyped                     ;
; WIDTHAD_A                          ; 3                    ; Untyped                     ;
; NUMWORDS_A                         ; 8                    ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Untyped                     ;
; WIDTHAD_B                          ; 3                    ; Untyped                     ;
; NUMWORDS_B                         ; 8                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_2qp1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: trans:TRANS|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: trans:TRANS|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; ps2_keyboard:PS_|altsyncram:fifo_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 8                                      ;
;     -- NUMWORDS_A                         ; 8                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 8                                      ;
;     -- NUMWORDS_B                         ; 8                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                               ;
+-------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2_keyboard:PS_"                                                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clrn     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clrn[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 79                          ;
;     ENA               ; 21                          ;
;     ENA SCLR          ; 10                          ;
;     ENA SLD           ; 10                          ;
;     SLD               ; 14                          ;
;     plain             ; 24                          ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 310                         ;
;     arith             ; 115                         ;
;         0 data inputs ; 30                          ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 43                          ;
;         4 data inputs ; 13                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 173                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 43                          ;
;         4 data inputs ; 49                          ;
;         5 data inputs ; 18                          ;
;         6 data inputs ; 23                          ;
;     shared            ; 21                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 2                           ;
; boundary_port         ; 70                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 29.20                       ;
; Average LUT depth     ; 16.52                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Oct 30 19:46:05 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab08_1 -c lab08_1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lab08_1.v
    Info (12023): Found entity 1: lab08_1 File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 6
Warning (10238): Verilog Module Declaration warning at ps2_keyboard.v(3): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "ps2_keyboard" File: D:/quartus/mydesign/lab08_1/ps2_keyboard.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ps2_keyboard.v
    Info (12023): Found entity 1: ps2_keyboard File: D:/quartus/mydesign/lab08_1/ps2_keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file higher.v
    Info (12023): Found entity 1: higher File: D:/quartus/mydesign/lab08_1/higher.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file trans.v
    Info (12023): Found entity 1: trans File: D:/quartus/mydesign/lab08_1/trans.v Line: 1
Info (12127): Elaborating entity "lab08_1" for the top level hierarchy
Warning (10034): Output port "LEDR[9..3]" at lab08_1.v(18) has no driver File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 18
Warning (10034): Output port "LEDR[1..0]" at lab08_1.v(18) has no driver File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 18
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "ps2_keyboard:PS_" File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 50
Warning (10858): Verilog HDL warning at ps2_keyboard.v(5): object nextdata_n used but never assigned File: D:/quartus/mydesign/lab08_1/ps2_keyboard.v Line: 5
Warning (10030): Net "nextdata_n" at ps2_keyboard.v(5) has no driver or initial value, using a default initial value '0' File: D:/quartus/mydesign/lab08_1/ps2_keyboard.v Line: 5
Info (12128): Elaborating entity "higher" for hierarchy "higher:HIGH" File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 51
Warning (10230): Verilog HDL assignment warning at higher.v(36): truncated value with size 32 to match size of target (10) File: D:/quartus/mydesign/lab08_1/higher.v Line: 36
Info (12128): Elaborating entity "trans" for hierarchy "trans:TRANS" File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 52
Warning (10230): Verilog HDL assignment warning at trans.v(18): truncated value with size 32 to match size of target (4) File: D:/quartus/mydesign/lab08_1/trans.v Line: 18
Warning (10230): Verilog HDL assignment warning at trans.v(19): truncated value with size 32 to match size of target (4) File: D:/quartus/mydesign/lab08_1/trans.v Line: 19
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ps2_keyboard:PS_|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "trans:TRANS|Mod0" File: D:/quartus/mydesign/lab08_1/trans.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "trans:TRANS|Div0" File: D:/quartus/mydesign/lab08_1/trans.v Line: 19
Info (12130): Elaborated megafunction instantiation "ps2_keyboard:PS_|altsyncram:fifo_rtl_0"
Info (12133): Instantiated megafunction "ps2_keyboard:PS_|altsyncram:fifo_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2qp1.tdf
    Info (12023): Found entity 1: altsyncram_2qp1 File: D:/quartus/mydesign/lab08_1/db/altsyncram_2qp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "trans:TRANS|lpm_divide:Mod0" File: D:/quartus/mydesign/lab08_1/trans.v Line: 19
Info (12133): Instantiated megafunction "trans:TRANS|lpm_divide:Mod0" with the following parameter: File: D:/quartus/mydesign/lab08_1/trans.v Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m File: D:/quartus/mydesign/lab08_1/db/lpm_divide_h3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: D:/quartus/mydesign/lab08_1/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: D:/quartus/mydesign/lab08_1/db/alt_u_div_eve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "trans:TRANS|lpm_divide:Div0" File: D:/quartus/mydesign/lab08_1/trans.v Line: 19
Info (12133): Instantiated megafunction "trans:TRANS|lpm_divide:Div0" with the following parameter: File: D:/quartus/mydesign/lab08_1/trans.v Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm File: D:/quartus/mydesign/lab08_1/db/lpm_divide_ibm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: D:/quartus/mydesign/lab08_1/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: D:/quartus/mydesign/lab08_1/db/alt_u_div_mve.tdf Line: 22
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 29
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 31
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 30
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 33
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 18
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 18
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 18
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 18
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 18
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 18
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 18
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 18
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 18
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/quartus/mydesign/lab08_1/lab08_1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 11
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 15
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 15
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 15
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 15
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 15
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 15
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 15
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 15
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 15
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/quartus/mydesign/lab08_1/lab08_1.v Line: 15
Info (21057): Implemented 389 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 311 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 4862 megabytes
    Info: Processing ended: Wed Oct 30 19:46:16 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/quartus/mydesign/lab08_1/lab08_1.map.smsg.


