module siso(input clk,clr,serial_in,output reg serial_out);
  reg [3:0]serial;
  always @(posedge clk,posedge clr)
    begin
      if(clr)
        serial=4'b0000;
      else
        begin
          serial={serial[2:0],serial_in};
          serial_out=serial[3];
        end
    end
endmodule