{
 "builder": {
  "_logger": "hdl_checker.builders.fallback",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "not_in_project",
    "case_sensitive": true,
    "__class__": "Identifier"
   },
   {
    "name": "ieee",
    "case_sensitive": false,
    "__class__": "VhdlIdentifier"
   }
  ],
  "_version": "<undefined>",
  "_work_folder": "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/.hdl_checker",
  "__class__": "Fallback"
 },
 "config_file": null,
 "database": {
  "sources": [],
  "inferred_libraries": [],
  "design_units": [
   {
    "owner": {
     "name": "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "DE10_Standard_proyecto",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "UART",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/nvim.guillermo/jZDIod/tmpqjksg036.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "UART",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}