
vrs_cvicenie_6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f20  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a4  080060b0  080060b0  000160b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006454  08006454  000201d8  2**0
                  CONTENTS
  4 .ARM          00000000  08006454  08006454  000201d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006454  08006454  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006454  08006454  00016454  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006458  08006458  00016458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800645c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d8  2**0
                  CONTENTS
 10 .bss          000001fc  200001d8  200001d8  000201d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003d4  200003d4  000201d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 14 .debug_info   000077ec  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002151  00000000  00000000  00027a37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000a88  00000000  00000000  00029b88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000799  00000000  00000000  0002a610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000048f8  00000000  00000000  0002ada9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000a39c  00000000  00000000  0002f6a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000a33ba  00000000  00000000  00039a3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003ae4  00000000  00000000  000dcdf8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  000e08dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006098 	.word	0x08006098

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08006098 	.word	0x08006098

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <lps25hb_write_byte>:
#include "math.h"
#include "usart.h"
static uint8_t address = 0x5E << 1;

void lps25hb_write_byte(uint8_t reg_address, uint8_t *data,uint8_t len)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	4603      	mov	r3, r0
 8000c50:	6039      	str	r1, [r7, #0]
 8000c52:	71fb      	strb	r3, [r7, #7]
 8000c54:	4613      	mov	r3, r2
 8000c56:	71bb      	strb	r3, [r7, #6]
//	i2c_master_write_byte(address, reg_address, data);
	i2c_master_write(data, reg_address, address,len);
 8000c58:	4b05      	ldr	r3, [pc, #20]	; (8000c70 <lps25hb_write_byte+0x28>)
 8000c5a:	781a      	ldrb	r2, [r3, #0]
 8000c5c:	79bb      	ldrb	r3, [r7, #6]
 8000c5e:	79f9      	ldrb	r1, [r7, #7]
 8000c60:	6838      	ldr	r0, [r7, #0]
 8000c62:	f000 fbb1 	bl	80013c8 <i2c_master_write>
}
 8000c66:	bf00      	nop
 8000c68:	3708      	adds	r7, #8
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	20000000 	.word	0x20000000

08000c74 <lps25hb_read_bytes>:

void lps25hb_read_bytes(uint8_t *data, uint8_t reg_address,uint8_t len)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
 8000c7c:	460b      	mov	r3, r1
 8000c7e:	70fb      	strb	r3, [r7, #3]
 8000c80:	4613      	mov	r3, r2
 8000c82:	70bb      	strb	r3, [r7, #2]
	i2c_master_read(data, len, reg_address, address);
 8000c84:	4b05      	ldr	r3, [pc, #20]	; (8000c9c <lps25hb_read_bytes+0x28>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	78fa      	ldrb	r2, [r7, #3]
 8000c8a:	78b9      	ldrb	r1, [r7, #2]
 8000c8c:	6878      	ldr	r0, [r7, #4]
 8000c8e:	f000 fbe3 	bl	8001458 <i2c_master_read>
}
 8000c92:	bf00      	nop
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	20000000 	.word	0x20000000

08000ca0 <lps25hb_init>:

uint8_t lps25hb_init()
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
	// verify WHO_AM_I

	// set up sensor registers
	uint8_t mod2 = 0b11100000;
 8000ca6:	23e0      	movs	r3, #224	; 0xe0
 8000ca8:	71fb      	strb	r3, [r7, #7]

	uint8_t mod1;
	// lps25hb_read_bytes(&mod1,0x7,1);
	mod1 = mod1 | 0x0 << 2;
 8000caa:	79bb      	ldrb	r3, [r7, #6]
 8000cac:	71bb      	strb	r3, [r7, #6]
	mod1 = mod1 | 1<<1;
 8000cae:	79bb      	ldrb	r3, [r7, #6]
 8000cb0:	f043 0302 	orr.w	r3, r3, #2
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	71bb      	strb	r3, [r7, #6]
	mod1 = mod1 & ~(0b0);
 8000cb8:	79bb      	ldrb	r3, [r7, #6]
 8000cba:	71bb      	strb	r3, [r7, #6]
	lps25hb_write_byte(TLV493_MOD1, &mod1,1);
 8000cbc:	1dbb      	adds	r3, r7, #6
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	f7ff ffc0 	bl	8000c48 <lps25hb_write_byte>
	lps25hb_write_byte(TLV493_MOD2, &mod2,1);
 8000cc8:	1dfb      	adds	r3, r7, #7
 8000cca:	2201      	movs	r2, #1
 8000ccc:	4619      	mov	r1, r3
 8000cce:	2003      	movs	r0, #3
 8000cd0:	f7ff ffba 	bl	8000c48 <lps25hb_write_byte>
	return 1;
 8000cd4:	2301      	movs	r3, #1
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3708      	adds	r7, #8
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
	...

08000ce0 <lps25hb_get_pressure>:

float lps25hb_get_pressure(float *coord)
{
 8000ce0:	b590      	push	{r4, r7, lr}
 8000ce2:	b087      	sub	sp, #28
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
	uint8_t data[6];
	lps25hb_read_bytes(&data,0x0,6);
 8000ce8:	f107 030c 	add.w	r3, r7, #12
 8000cec:	2206      	movs	r2, #6
 8000cee:	2100      	movs	r1, #0
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff ffbf 	bl	8000c74 <lps25hb_read_bytes>
	uint16_t x = (uint16_t)((data[0] << 8)) | (data[4] >> 4);
 8000cf6:	7b3b      	ldrb	r3, [r7, #12]
 8000cf8:	b29b      	uxth	r3, r3
 8000cfa:	021b      	lsls	r3, r3, #8
 8000cfc:	b29a      	uxth	r2, r3
 8000cfe:	7c3b      	ldrb	r3, [r7, #16]
 8000d00:	091b      	lsrs	r3, r3, #4
 8000d02:	b2db      	uxtb	r3, r3
 8000d04:	b29b      	uxth	r3, r3
 8000d06:	4313      	orrs	r3, r2
 8000d08:	82fb      	strh	r3, [r7, #22]
    uint16_t y = (uint16_t)(data[1] << 8 | (data[4] & 0b1111) << 8);
 8000d0a:	7b7b      	ldrb	r3, [r7, #13]
 8000d0c:	021b      	lsls	r3, r3, #8
 8000d0e:	b21a      	sxth	r2, r3
 8000d10:	7c3b      	ldrb	r3, [r7, #16]
 8000d12:	021b      	lsls	r3, r3, #8
 8000d14:	b21b      	sxth	r3, r3
 8000d16:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000d1a:	b21b      	sxth	r3, r3
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	b21b      	sxth	r3, r3
 8000d20:	82bb      	strh	r3, [r7, #20]
    uint16_t z = (uint16_t)(data[2] << 8) | (data[5] & 0b1111);
 8000d22:	7bbb      	ldrb	r3, [r7, #14]
 8000d24:	b29b      	uxth	r3, r3
 8000d26:	021b      	lsls	r3, r3, #8
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	b21a      	sxth	r2, r3
 8000d2c:	7c7b      	ldrb	r3, [r7, #17]
 8000d2e:	b21b      	sxth	r3, r3
 8000d30:	f003 030f 	and.w	r3, r3, #15
 8000d34:	b21b      	sxth	r3, r3
 8000d36:	4313      	orrs	r3, r2
 8000d38:	b21b      	sxth	r3, r3
 8000d3a:	827b      	strh	r3, [r7, #18]
    coord[0] = (float)x*TLV493D_B_MULT;
 8000d3c:	8afb      	ldrh	r3, [r7, #22]
 8000d3e:	ee07 3a90 	vmov	s15, r3
 8000d42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d46:	ee17 0a90 	vmov	r0, s15
 8000d4a:	f7ff fbfd 	bl	8000548 <__aeabi_f2d>
 8000d4e:	a324      	add	r3, pc, #144	; (adr r3, 8000de0 <lps25hb_get_pressure+0x100>)
 8000d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d54:	f7ff fc50 	bl	80005f8 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4610      	mov	r0, r2
 8000d5e:	4619      	mov	r1, r3
 8000d60:	f7ff ff22 	bl	8000ba8 <__aeabi_d2f>
 8000d64:	4602      	mov	r2, r0
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	601a      	str	r2, [r3, #0]
    coord[1] = (float)y*TLV493D_B_MULT;
 8000d6a:	8abb      	ldrh	r3, [r7, #20]
 8000d6c:	ee07 3a90 	vmov	s15, r3
 8000d70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d74:	ee17 0a90 	vmov	r0, s15
 8000d78:	f7ff fbe6 	bl	8000548 <__aeabi_f2d>
 8000d7c:	a318      	add	r3, pc, #96	; (adr r3, 8000de0 <lps25hb_get_pressure+0x100>)
 8000d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d82:	f7ff fc39 	bl	80005f8 <__aeabi_dmul>
 8000d86:	4602      	mov	r2, r0
 8000d88:	460b      	mov	r3, r1
 8000d8a:	4610      	mov	r0, r2
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	1d1c      	adds	r4, r3, #4
 8000d92:	f7ff ff09 	bl	8000ba8 <__aeabi_d2f>
 8000d96:	4603      	mov	r3, r0
 8000d98:	6023      	str	r3, [r4, #0]
    coord[2] = (float)z*TLV493D_B_MULT;
 8000d9a:	8a7b      	ldrh	r3, [r7, #18]
 8000d9c:	ee07 3a90 	vmov	s15, r3
 8000da0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000da4:	ee17 0a90 	vmov	r0, s15
 8000da8:	f7ff fbce 	bl	8000548 <__aeabi_f2d>
 8000dac:	a30c      	add	r3, pc, #48	; (adr r3, 8000de0 <lps25hb_get_pressure+0x100>)
 8000dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000db2:	f7ff fc21 	bl	80005f8 <__aeabi_dmul>
 8000db6:	4602      	mov	r2, r0
 8000db8:	460b      	mov	r3, r1
 8000dba:	4610      	mov	r0, r2
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	f103 0408 	add.w	r4, r3, #8
 8000dc4:	f7ff fef0 	bl	8000ba8 <__aeabi_d2f>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	6023      	str	r3, [r4, #0]

	return 0;
 8000dcc:	f04f 0300 	mov.w	r3, #0
 8000dd0:	ee07 3a90 	vmov	s15, r3
}
 8000dd4:	eeb0 0a67 	vmov.f32	s0, s15
 8000dd8:	371c      	adds	r7, #28
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd90      	pop	{r4, r7, pc}
 8000dde:	bf00      	nop
 8000de0:	2b020c4a 	.word	0x2b020c4a
 8000de4:	3fb91687 	.word	0x3fb91687

08000de8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	4603      	mov	r3, r0
 8000df0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	db0b      	blt.n	8000e12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dfa:	79fb      	ldrb	r3, [r7, #7]
 8000dfc:	f003 021f 	and.w	r2, r3, #31
 8000e00:	4907      	ldr	r1, [pc, #28]	; (8000e20 <__NVIC_EnableIRQ+0x38>)
 8000e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e06:	095b      	lsrs	r3, r3, #5
 8000e08:	2001      	movs	r0, #1
 8000e0a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e12:	bf00      	nop
 8000e14:	370c      	adds	r7, #12
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	e000e100 	.word	0xe000e100

08000e24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	6039      	str	r1, [r7, #0]
 8000e2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	db0a      	blt.n	8000e4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	b2da      	uxtb	r2, r3
 8000e3c:	490c      	ldr	r1, [pc, #48]	; (8000e70 <__NVIC_SetPriority+0x4c>)
 8000e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e42:	0112      	lsls	r2, r2, #4
 8000e44:	b2d2      	uxtb	r2, r2
 8000e46:	440b      	add	r3, r1
 8000e48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e4c:	e00a      	b.n	8000e64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	b2da      	uxtb	r2, r3
 8000e52:	4908      	ldr	r1, [pc, #32]	; (8000e74 <__NVIC_SetPriority+0x50>)
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	f003 030f 	and.w	r3, r3, #15
 8000e5a:	3b04      	subs	r3, #4
 8000e5c:	0112      	lsls	r2, r2, #4
 8000e5e:	b2d2      	uxtb	r2, r2
 8000e60:	440b      	add	r3, r1
 8000e62:	761a      	strb	r2, [r3, #24]
}
 8000e64:	bf00      	nop
 8000e66:	370c      	adds	r7, #12
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr
 8000e70:	e000e100 	.word	0xe000e100
 8000e74:	e000ed00 	.word	0xe000ed00

08000e78 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b085      	sub	sp, #20
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000e80:	4b08      	ldr	r3, [pc, #32]	; (8000ea4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000e82:	695a      	ldr	r2, [r3, #20]
 8000e84:	4907      	ldr	r1, [pc, #28]	; (8000ea4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000e8c:	4b05      	ldr	r3, [pc, #20]	; (8000ea4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000e8e:	695a      	ldr	r2, [r3, #20]
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	4013      	ands	r3, r2
 8000e94:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e96:	68fb      	ldr	r3, [r7, #12]
}
 8000e98:	bf00      	nop
 8000e9a:	3714      	adds	r7, #20
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	40021000 	.word	0x40021000

08000ea8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8000eac:	2001      	movs	r0, #1
 8000eae:	f7ff ffe3 	bl	8000e78 <LL_AHB1_GRP1_EnableClock>

   /* DMA interrupt init */
   /* DMA1_Channel6_IRQn interrupt configuration */
   NVIC_SetPriority(DMA1_Channel6_IRQn, 0);
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	2010      	movs	r0, #16
 8000eb6:	f7ff ffb5 	bl	8000e24 <__NVIC_SetPriority>
   NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000eba:	2010      	movs	r0, #16
 8000ebc:	f7ff ff94 	bl	8000de8 <__NVIC_EnableIRQ>
   /* DMA1_Channel7_IRQn interrupt configuration */
   NVIC_SetPriority(DMA1_Channel7_IRQn, 0);
 8000ec0:	2100      	movs	r1, #0
 8000ec2:	2011      	movs	r0, #17
 8000ec4:	f7ff ffae 	bl	8000e24 <__NVIC_SetPriority>
   NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000ec8:	2011      	movs	r0, #17
 8000eca:	f7ff ff8d 	bl	8000de8 <__NVIC_EnableIRQ>

}
 8000ece:	bf00      	nop
 8000ed0:	bd80      	pop	{r7, pc}
	...

08000ed4 <LL_AHB1_GRP1_EnableClock>:
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b085      	sub	sp, #20
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8000edc:	4b08      	ldr	r3, [pc, #32]	; (8000f00 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000ede:	695a      	ldr	r2, [r3, #20]
 8000ee0:	4907      	ldr	r1, [pc, #28]	; (8000f00 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000ee8:	4b05      	ldr	r3, [pc, #20]	; (8000f00 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000eea:	695a      	ldr	r2, [r3, #20]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	4013      	ands	r3, r2
 8000ef0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ef2:	68fb      	ldr	r3, [r7, #12]
}
 8000ef4:	bf00      	nop
 8000ef6:	3714      	adds	r7, #20
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	40021000 	.word	0x40021000

08000f04 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 8000f08:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000f0c:	f7ff ffe2 	bl	8000ed4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000f10:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000f14:	f7ff ffde 	bl	8000ed4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000f18:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000f1c:	f7ff ffda 	bl	8000ed4 <LL_AHB1_GRP1_EnableClock>

}
 8000f20:	bf00      	nop
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <__NVIC_GetPriorityGrouping>:
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f28:	4b04      	ldr	r3, [pc, #16]	; (8000f3c <__NVIC_GetPriorityGrouping+0x18>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	0a1b      	lsrs	r3, r3, #8
 8000f2e:	f003 0307 	and.w	r3, r3, #7
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	e000ed00 	.word	0xe000ed00

08000f40 <__NVIC_EnableIRQ>:
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	db0b      	blt.n	8000f6a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	f003 021f 	and.w	r2, r3, #31
 8000f58:	4907      	ldr	r1, [pc, #28]	; (8000f78 <__NVIC_EnableIRQ+0x38>)
 8000f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f5e:	095b      	lsrs	r3, r3, #5
 8000f60:	2001      	movs	r0, #1
 8000f62:	fa00 f202 	lsl.w	r2, r0, r2
 8000f66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f6a:	bf00      	nop
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	e000e100 	.word	0xe000e100

08000f7c <__NVIC_SetPriority>:
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	6039      	str	r1, [r7, #0]
 8000f86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	db0a      	blt.n	8000fa6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	b2da      	uxtb	r2, r3
 8000f94:	490c      	ldr	r1, [pc, #48]	; (8000fc8 <__NVIC_SetPriority+0x4c>)
 8000f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9a:	0112      	lsls	r2, r2, #4
 8000f9c:	b2d2      	uxtb	r2, r2
 8000f9e:	440b      	add	r3, r1
 8000fa0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000fa4:	e00a      	b.n	8000fbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	b2da      	uxtb	r2, r3
 8000faa:	4908      	ldr	r1, [pc, #32]	; (8000fcc <__NVIC_SetPriority+0x50>)
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	f003 030f 	and.w	r3, r3, #15
 8000fb2:	3b04      	subs	r3, #4
 8000fb4:	0112      	lsls	r2, r2, #4
 8000fb6:	b2d2      	uxtb	r2, r2
 8000fb8:	440b      	add	r3, r1
 8000fba:	761a      	strb	r2, [r3, #24]
}
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	e000e100 	.word	0xe000e100
 8000fcc:	e000ed00 	.word	0xe000ed00

08000fd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b089      	sub	sp, #36	; 0x24
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	60f8      	str	r0, [r7, #12]
 8000fd8:	60b9      	str	r1, [r7, #8]
 8000fda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	f003 0307 	and.w	r3, r3, #7
 8000fe2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	f1c3 0307 	rsb	r3, r3, #7
 8000fea:	2b04      	cmp	r3, #4
 8000fec:	bf28      	it	cs
 8000fee:	2304      	movcs	r3, #4
 8000ff0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	3304      	adds	r3, #4
 8000ff6:	2b06      	cmp	r3, #6
 8000ff8:	d902      	bls.n	8001000 <NVIC_EncodePriority+0x30>
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	3b03      	subs	r3, #3
 8000ffe:	e000      	b.n	8001002 <NVIC_EncodePriority+0x32>
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001004:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	fa02 f303 	lsl.w	r3, r2, r3
 800100e:	43da      	mvns	r2, r3
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	401a      	ands	r2, r3
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001018:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	fa01 f303 	lsl.w	r3, r1, r3
 8001022:	43d9      	mvns	r1, r3
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001028:	4313      	orrs	r3, r2
         );
}
 800102a:	4618      	mov	r0, r3
 800102c:	3724      	adds	r7, #36	; 0x24
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr

08001036 <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 8001036:	b480      	push	{r7}
 8001038:	b083      	sub	sp, #12
 800103a:	af00      	add	r7, sp, #0
 800103c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f043 0201 	orr.w	r2, r3, #1
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	601a      	str	r2, [r3, #0]
}
 800104a:	bf00      	nop
 800104c:	370c      	adds	r7, #12
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr

08001056 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8001056:	b480      	push	{r7}
 8001058:	b083      	sub	sp, #12
 800105a:	af00      	add	r7, sp, #0
 800105c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	601a      	str	r2, [r3, #0]
}
 800106a:	bf00      	nop
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr

08001076 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8001076:	b480      	push	{r7}
 8001078:	b083      	sub	sp, #12
 800107a:	af00      	add	r7, sp, #0
 800107c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	601a      	str	r2, [r3, #0]
}
 800108a:	bf00      	nop
 800108c:	370c      	adds	r7, #12
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr

08001096 <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 8001096:	b480      	push	{r7}
 8001098:	b085      	sub	sp, #20
 800109a:	af00      	add	r7, sp, #0
 800109c:	60f8      	str	r0, [r7, #12]
 800109e:	60b9      	str	r1, [r7, #8]
 80010a0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	68db      	ldr	r3, [r3, #12]
 80010a6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80010aa:	f023 0306 	bic.w	r3, r3, #6
 80010ae:	68b9      	ldr	r1, [r7, #8]
 80010b0:	687a      	ldr	r2, [r7, #4]
 80010b2:	430a      	orrs	r2, r1
 80010b4:	431a      	orrs	r2, r3
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	60da      	str	r2, [r3, #12]
}
 80010ba:	bf00      	nop
 80010bc:	3714      	adds	r7, #20
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr

080010c6 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 80010c6:	b480      	push	{r7}
 80010c8:	b083      	sub	sp, #12
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	68db      	ldr	r3, [r3, #12]
 80010d2:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	60da      	str	r2, [r3, #12]
}
 80010da:	bf00      	nop
 80010dc:	370c      	adds	r7, #12
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr

080010e6 <LL_I2C_EnableIT_RX>:
  * @rmtoll CR1          RXIE          LL_I2C_EnableIT_RX
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx)
{
 80010e6:	b480      	push	{r7}
 80010e8:	b083      	sub	sp, #12
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f043 0204 	orr.w	r2, r3, #4
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	601a      	str	r2, [r3, #0]
}
 80010fa:	bf00      	nop
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr

08001106 <LL_I2C_DisableIT_RX>:
  * @rmtoll CR1          RXIE          LL_I2C_DisableIT_RX
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx)
{
 8001106:	b480      	push	{r7}
 8001108:	b083      	sub	sp, #12
 800110a:	af00      	add	r7, sp, #0
 800110c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f023 0204 	bic.w	r2, r3, #4
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	601a      	str	r2, [r3, #0]
}
 800111a:	bf00      	nop
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr

08001126 <LL_I2C_IsActiveFlag_TXIS>:
  * @rmtoll ISR          TXIS          LL_I2C_IsActiveFlag_TXIS
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(const I2C_TypeDef *I2Cx)
{
 8001126:	b480      	push	{r7}
 8001128:	b083      	sub	sp, #12
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	699b      	ldr	r3, [r3, #24]
 8001132:	f003 0302 	and.w	r3, r3, #2
 8001136:	2b02      	cmp	r3, #2
 8001138:	d101      	bne.n	800113e <LL_I2C_IsActiveFlag_TXIS+0x18>
 800113a:	2301      	movs	r3, #1
 800113c:	e000      	b.n	8001140 <LL_I2C_IsActiveFlag_TXIS+0x1a>
 800113e:	2300      	movs	r3, #0
}
 8001140:	4618      	mov	r0, r3
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <LL_I2C_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_I2C_IsActiveFlag_RXNE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(const I2C_TypeDef *I2Cx)
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	699b      	ldr	r3, [r3, #24]
 8001158:	f003 0304 	and.w	r3, r3, #4
 800115c:	2b04      	cmp	r3, #4
 800115e:	d101      	bne.n	8001164 <LL_I2C_IsActiveFlag_RXNE+0x18>
 8001160:	2301      	movs	r3, #1
 8001162:	e000      	b.n	8001166 <LL_I2C_IsActiveFlag_RXNE+0x1a>
 8001164:	2300      	movs	r3, #0
}
 8001166:	4618      	mov	r0, r3
 8001168:	370c      	adds	r7, #12
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr

08001172 <LL_I2C_IsActiveFlag_STOP>:
  * @rmtoll ISR          STOPF         LL_I2C_IsActiveFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(const I2C_TypeDef *I2Cx)
{
 8001172:	b480      	push	{r7}
 8001174:	b083      	sub	sp, #12
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	699b      	ldr	r3, [r3, #24]
 800117e:	f003 0320 	and.w	r3, r3, #32
 8001182:	2b20      	cmp	r3, #32
 8001184:	d101      	bne.n	800118a <LL_I2C_IsActiveFlag_STOP+0x18>
 8001186:	2301      	movs	r3, #1
 8001188:	e000      	b.n	800118c <LL_I2C_IsActiveFlag_STOP+0x1a>
 800118a:	2300      	movs	r3, #0
}
 800118c:	4618      	mov	r0, r3
 800118e:	370c      	adds	r7, #12
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr

08001198 <LL_I2C_ClearFlag_NACK>:
  * @rmtoll ICR          NACKCF        LL_I2C_ClearFlag_NACK
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_NACK(I2C_TypeDef *I2Cx)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_NACKCF);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	69db      	ldr	r3, [r3, #28]
 80011a4:	f043 0210 	orr.w	r2, r3, #16
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	61da      	str	r2, [r3, #28]
}
 80011ac:	bf00      	nop
 80011ae:	370c      	adds	r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr

080011b8 <LL_I2C_ClearFlag_STOP>:
  * @rmtoll ICR          STOPCF        LL_I2C_ClearFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	69db      	ldr	r3, [r3, #28]
 80011c4:	f043 0220 	orr.w	r2, r3, #32
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	61da      	str	r2, [r3, #28]
}
 80011cc:	bf00      	nop
 80011ce:	370c      	adds	r7, #12
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr

080011d8 <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	605a      	str	r2, [r3, #4]
}
 80011ec:	bf00      	nop
 80011ee:	370c      	adds	r7, #12
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr

080011f8 <LL_I2C_HandleTransfer>:
  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
  * @retval None
  */
__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,
                                           uint32_t TransferSize, uint32_t EndMode, uint32_t Request)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	60f8      	str	r0, [r7, #12]
 8001200:	60b9      	str	r1, [r7, #8]
 8001202:	607a      	str	r2, [r7, #4]
 8001204:	603b      	str	r3, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 |
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	685a      	ldr	r2, [r3, #4]
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	0d5b      	lsrs	r3, r3, #21
 800120e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001212:	4b0b      	ldr	r3, [pc, #44]	; (8001240 <LL_I2C_HandleTransfer+0x48>)
 8001214:	430b      	orrs	r3, r1
 8001216:	43db      	mvns	r3, r3
 8001218:	401a      	ands	r2, r3
 800121a:	68b9      	ldr	r1, [r7, #8]
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	4319      	orrs	r1, r3
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	041b      	lsls	r3, r3, #16
 8001224:	4319      	orrs	r1, r3
 8001226:	69bb      	ldr	r3, [r7, #24]
 8001228:	4319      	orrs	r1, r3
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	430b      	orrs	r3, r1
 800122e:	431a      	orrs	r2, r3
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	605a      	str	r2, [r3, #4]
             (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
             I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
             I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
             SlaveAddr | SlaveAddrSize | (TransferSize << I2C_CR2_NBYTES_Pos) | EndMode | Request);
}
 8001234:	bf00      	nop
 8001236:	3714      	adds	r7, #20
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr
 8001240:	03ff7bff 	.word	0x03ff7bff

08001244 <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(const I2C_TypeDef *I2Cx)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001250:	b2db      	uxtb	r3, r3
}
 8001252:	4618      	mov	r0, r3
 8001254:	370c      	adds	r7, #12
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr

0800125e <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 800125e:	b480      	push	{r7}
 8001260:	b083      	sub	sp, #12
 8001262:	af00      	add	r7, sp, #0
 8001264:	6078      	str	r0, [r7, #4]
 8001266:	460b      	mov	r3, r1
 8001268:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 800126a:	78fa      	ldrb	r2, [r7, #3]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr

0800127c <LL_AHB1_GRP1_EnableClock>:
{
 800127c:	b480      	push	{r7}
 800127e:	b085      	sub	sp, #20
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8001284:	4b08      	ldr	r3, [pc, #32]	; (80012a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001286:	695a      	ldr	r2, [r3, #20]
 8001288:	4907      	ldr	r1, [pc, #28]	; (80012a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4313      	orrs	r3, r2
 800128e:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001290:	4b05      	ldr	r3, [pc, #20]	; (80012a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001292:	695a      	ldr	r2, [r3, #20]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	4013      	ands	r3, r2
 8001298:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800129a:	68fb      	ldr	r3, [r7, #12]
}
 800129c:	bf00      	nop
 800129e:	3714      	adds	r7, #20
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr
 80012a8:	40021000 	.word	0x40021000

080012ac <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b085      	sub	sp, #20
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80012b4:	4b08      	ldr	r3, [pc, #32]	; (80012d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80012b6:	69da      	ldr	r2, [r3, #28]
 80012b8:	4907      	ldr	r1, [pc, #28]	; (80012d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4313      	orrs	r3, r2
 80012be:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80012c0:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80012c2:	69da      	ldr	r2, [r3, #28]
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	4013      	ands	r3, r2
 80012c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012ca:	68fb      	ldr	r3, [r7, #12]
}
 80012cc:	bf00      	nop
 80012ce:	3714      	adds	r7, #20
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr
 80012d8:	40021000 	.word	0x40021000

080012dc <MX_I2C1_Init>:
volatile uint8_t ubReceiveIndex = 0;
/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b08e      	sub	sp, #56	; 0x38
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 80012e2:	f107 031c 	add.w	r3, r7, #28
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
 80012ec:	609a      	str	r2, [r3, #8]
 80012ee:	60da      	str	r2, [r3, #12]
 80012f0:	611a      	str	r2, [r3, #16]
 80012f2:	615a      	str	r2, [r3, #20]
 80012f4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f6:	1d3b      	adds	r3, r7, #4
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	609a      	str	r2, [r3, #8]
 8001300:	60da      	str	r2, [r3, #12]
 8001302:	611a      	str	r2, [r3, #16]
 8001304:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001306:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800130a:	f7ff ffb7 	bl	800127c <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 800130e:	23c0      	movs	r3, #192	; 0xc0
 8001310:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001312:	2302      	movs	r3, #2
 8001314:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001316:	2303      	movs	r3, #3
 8001318:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 800131a:	2301      	movs	r3, #1
 800131c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800131e:	2301      	movs	r3, #1
 8001320:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001322:	2304      	movs	r3, #4
 8001324:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001326:	1d3b      	adds	r3, r7, #4
 8001328:	4619      	mov	r1, r3
 800132a:	4824      	ldr	r0, [pc, #144]	; (80013bc <MX_I2C1_Init+0xe0>)
 800132c:	f001 fc20 	bl	8002b70 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8001330:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001334:	f7ff ffba 	bl	80012ac <LL_APB1_GRP1_EnableClock>

  /* I2C1 interrupt Init */
  NVIC_SetPriority(I2C1_EV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001338:	f7ff fdf4 	bl	8000f24 <__NVIC_GetPriorityGrouping>
 800133c:	4603      	mov	r3, r0
 800133e:	2200      	movs	r2, #0
 8001340:	2100      	movs	r1, #0
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff fe44 	bl	8000fd0 <NVIC_EncodePriority>
 8001348:	4603      	mov	r3, r0
 800134a:	4619      	mov	r1, r3
 800134c:	201f      	movs	r0, #31
 800134e:	f7ff fe15 	bl	8000f7c <__NVIC_SetPriority>
  NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001352:	201f      	movs	r0, #31
 8001354:	f7ff fdf4 	bl	8000f40 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN I2C1_Init 1 */
  GPIOB->ODR |= (0b11 << 6);
 8001358:	4b18      	ldr	r3, [pc, #96]	; (80013bc <MX_I2C1_Init+0xe0>)
 800135a:	695b      	ldr	r3, [r3, #20]
 800135c:	4a17      	ldr	r2, [pc, #92]	; (80013bc <MX_I2C1_Init+0xe0>)
 800135e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001362:	6153      	str	r3, [r2, #20]
  /* USER CODE END I2C1_Init 1 */
  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 8001364:	4816      	ldr	r0, [pc, #88]	; (80013c0 <MX_I2C1_Init+0xe4>)
 8001366:	f7ff ff37 	bl	80011d8 <LL_I2C_EnableAutoEndMode>
  LL_I2C_DisableOwnAddress2(I2C1);
 800136a:	4815      	ldr	r0, [pc, #84]	; (80013c0 <MX_I2C1_Init+0xe4>)
 800136c:	f7ff feab 	bl	80010c6 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8001370:	4813      	ldr	r0, [pc, #76]	; (80013c0 <MX_I2C1_Init+0xe4>)
 8001372:	f7ff fe80 	bl	8001076 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 8001376:	4812      	ldr	r0, [pc, #72]	; (80013c0 <MX_I2C1_Init+0xe4>)
 8001378:	f7ff fe6d 	bl	8001056 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 800137c:	2300      	movs	r3, #0
 800137e:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x2000090E;
 8001380:	4b10      	ldr	r3, [pc, #64]	; (80013c4 <MX_I2C1_Init+0xe8>)
 8001382:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8001384:	2300      	movs	r3, #0
 8001386:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 8001388:	2300      	movs	r3, #0
 800138a:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 2;
 800138c:	2302      	movs	r3, #2
 800138e:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8001390:	2300      	movs	r3, #0
 8001392:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001394:	2300      	movs	r3, #0
 8001396:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8001398:	f107 031c 	add.w	r3, r7, #28
 800139c:	4619      	mov	r1, r3
 800139e:	4808      	ldr	r0, [pc, #32]	; (80013c0 <MX_I2C1_Init+0xe4>)
 80013a0:	f001 fcf9 	bl	8002d96 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 80013a4:	2200      	movs	r2, #0
 80013a6:	2100      	movs	r1, #0
 80013a8:	4805      	ldr	r0, [pc, #20]	; (80013c0 <MX_I2C1_Init+0xe4>)
 80013aa:	f7ff fe74 	bl	8001096 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C1_Init 2 */
  LL_I2C_Enable(I2C1);
 80013ae:	4804      	ldr	r0, [pc, #16]	; (80013c0 <MX_I2C1_Init+0xe4>)
 80013b0:	f7ff fe41 	bl	8001036 <LL_I2C_Enable>
  /* USER CODE END I2C1_Init 2 */

}
 80013b4:	bf00      	nop
 80013b6:	3738      	adds	r7, #56	; 0x38
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	48000400 	.word	0x48000400
 80013c0:	40005400 	.word	0x40005400
 80013c4:	2000090e 	.word	0x2000090e

080013c8 <i2c_master_write>:

/* USER CODE BEGIN 1 */
void i2c_master_write(uint8_t *data, uint8_t register_addr, uint8_t slave_addr,uint8_t len)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af02      	add	r7, sp, #8
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	4608      	mov	r0, r1
 80013d2:	4611      	mov	r1, r2
 80013d4:	461a      	mov	r2, r3
 80013d6:	4603      	mov	r3, r0
 80013d8:	70fb      	strb	r3, [r7, #3]
 80013da:	460b      	mov	r3, r1
 80013dc:	70bb      	strb	r3, [r7, #2]
 80013de:	4613      	mov	r3, r2
 80013e0:	707b      	strb	r3, [r7, #1]
	
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 2, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 80013e2:	78b9      	ldrb	r1, [r7, #2]
 80013e4:	4b1a      	ldr	r3, [pc, #104]	; (8001450 <i2c_master_write+0x88>)
 80013e6:	9301      	str	r3, [sp, #4]
 80013e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80013ec:	9300      	str	r3, [sp, #0]
 80013ee:	2302      	movs	r3, #2
 80013f0:	2200      	movs	r2, #0
 80013f2:	4818      	ldr	r0, [pc, #96]	; (8001454 <i2c_master_write+0x8c>)
 80013f4:	f7ff ff00 	bl	80011f8 <LL_I2C_HandleTransfer>

	LL_I2C_TransmitData8(I2C1, register_addr);
 80013f8:	78fb      	ldrb	r3, [r7, #3]
 80013fa:	4619      	mov	r1, r3
 80013fc:	4815      	ldr	r0, [pc, #84]	; (8001454 <i2c_master_write+0x8c>)
 80013fe:	f7ff ff2e 	bl	800125e <LL_I2C_TransmitData8>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8001402:	e018      	b.n	8001436 <i2c_master_write+0x6e>
	{
		for (size_t i = 0; i < len;i++) {
 8001404:	2300      	movs	r3, #0
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	e011      	b.n	800142e <i2c_master_write+0x66>
			if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 800140a:	4812      	ldr	r0, [pc, #72]	; (8001454 <i2c_master_write+0x8c>)
 800140c:	f7ff fe8b 	bl	8001126 <LL_I2C_IsActiveFlag_TXIS>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d008      	beq.n	8001428 <i2c_master_write+0x60>
			{
				LL_I2C_TransmitData8(I2C1, data[i]);
 8001416:	687a      	ldr	r2, [r7, #4]
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	4413      	add	r3, r2
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	4619      	mov	r1, r3
 8001420:	480c      	ldr	r0, [pc, #48]	; (8001454 <i2c_master_write+0x8c>)
 8001422:	f7ff ff1c 	bl	800125e <LL_I2C_TransmitData8>
				break;
 8001426:	e006      	b.n	8001436 <i2c_master_write+0x6e>
		for (size_t i = 0; i < len;i++) {
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	3301      	adds	r3, #1
 800142c:	60fb      	str	r3, [r7, #12]
 800142e:	787b      	ldrb	r3, [r7, #1]
 8001430:	68fa      	ldr	r2, [r7, #12]
 8001432:	429a      	cmp	r2, r3
 8001434:	d3e9      	bcc.n	800140a <i2c_master_write+0x42>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8001436:	4807      	ldr	r0, [pc, #28]	; (8001454 <i2c_master_write+0x8c>)
 8001438:	f7ff fe9b 	bl	8001172 <LL_I2C_IsActiveFlag_STOP>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d0e0      	beq.n	8001404 <i2c_master_write+0x3c>
			}
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 8001442:	4804      	ldr	r0, [pc, #16]	; (8001454 <i2c_master_write+0x8c>)
 8001444:	f7ff feb8 	bl	80011b8 <LL_I2C_ClearFlag_STOP>
}
 8001448:	bf00      	nop
 800144a:	3710      	adds	r7, #16
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	80002000 	.word	0x80002000
 8001454:	40005400 	.word	0x40005400

08001458 <i2c_master_read>:


void i2c_master_read(uint8_t* buffer, uint8_t length, uint8_t register_addr, uint8_t slave_addr)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af02      	add	r7, sp, #8
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	4608      	mov	r0, r1
 8001462:	4611      	mov	r1, r2
 8001464:	461a      	mov	r2, r3
 8001466:	4603      	mov	r3, r0
 8001468:	70fb      	strb	r3, [r7, #3]
 800146a:	460b      	mov	r3, r1
 800146c:	70bb      	strb	r3, [r7, #2]
 800146e:	4613      	mov	r3, r2
 8001470:	707b      	strb	r3, [r7, #1]
	aReceiveBuffer_read = buffer;
 8001472:	4a2c      	ldr	r2, [pc, #176]	; (8001524 <i2c_master_read+0xcc>)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6013      	str	r3, [r2, #0]
	size = length;
 8001478:	4a2b      	ldr	r2, [pc, #172]	; (8001528 <i2c_master_read+0xd0>)
 800147a:	78fb      	ldrb	r3, [r7, #3]
 800147c:	7013      	strb	r3, [r2, #0]

	LL_I2C_EnableIT_RX(I2C1);
 800147e:	482b      	ldr	r0, [pc, #172]	; (800152c <i2c_master_read+0xd4>)
 8001480:	f7ff fe31 	bl	80010e6 <LL_I2C_EnableIT_RX>

	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 1, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 8001484:	7879      	ldrb	r1, [r7, #1]
 8001486:	4b2a      	ldr	r3, [pc, #168]	; (8001530 <i2c_master_read+0xd8>)
 8001488:	9301      	str	r3, [sp, #4]
 800148a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800148e:	9300      	str	r3, [sp, #0]
 8001490:	2301      	movs	r3, #1
 8001492:	2200      	movs	r2, #0
 8001494:	4825      	ldr	r0, [pc, #148]	; (800152c <i2c_master_read+0xd4>)
 8001496:	f7ff feaf 	bl	80011f8 <LL_I2C_HandleTransfer>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 800149a:	e00a      	b.n	80014b2 <i2c_master_read+0x5a>
	{
		if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 800149c:	4823      	ldr	r0, [pc, #140]	; (800152c <i2c_master_read+0xd4>)
 800149e:	f7ff fe42 	bl	8001126 <LL_I2C_IsActiveFlag_TXIS>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d004      	beq.n	80014b2 <i2c_master_read+0x5a>
		{
			LL_I2C_TransmitData8(I2C1, register_addr);
 80014a8:	78bb      	ldrb	r3, [r7, #2]
 80014aa:	4619      	mov	r1, r3
 80014ac:	481f      	ldr	r0, [pc, #124]	; (800152c <i2c_master_read+0xd4>)
 80014ae:	f7ff fed6 	bl	800125e <LL_I2C_TransmitData8>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 80014b2:	481e      	ldr	r0, [pc, #120]	; (800152c <i2c_master_read+0xd4>)
 80014b4:	f7ff fe5d 	bl	8001172 <LL_I2C_IsActiveFlag_STOP>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d0ee      	beq.n	800149c <i2c_master_read+0x44>
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 80014be:	481b      	ldr	r0, [pc, #108]	; (800152c <i2c_master_read+0xd4>)
 80014c0:	f7ff fe7a 	bl	80011b8 <LL_I2C_ClearFlag_STOP>
	while(LL_I2C_IsActiveFlag_STOP(I2C1)){}
 80014c4:	bf00      	nop
 80014c6:	4819      	ldr	r0, [pc, #100]	; (800152c <i2c_master_read+0xd4>)
 80014c8:	f7ff fe53 	bl	8001172 <LL_I2C_IsActiveFlag_STOP>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d1f9      	bne.n	80014c6 <i2c_master_read+0x6e>

	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, length, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_READ);
 80014d2:	7879      	ldrb	r1, [r7, #1]
 80014d4:	78fb      	ldrb	r3, [r7, #3]
 80014d6:	4a17      	ldr	r2, [pc, #92]	; (8001534 <i2c_master_read+0xdc>)
 80014d8:	9201      	str	r2, [sp, #4]
 80014da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014de:	9200      	str	r2, [sp, #0]
 80014e0:	2200      	movs	r2, #0
 80014e2:	4812      	ldr	r0, [pc, #72]	; (800152c <i2c_master_read+0xd4>)
 80014e4:	f7ff fe88 	bl	80011f8 <LL_I2C_HandleTransfer>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1)){};
 80014e8:	bf00      	nop
 80014ea:	4810      	ldr	r0, [pc, #64]	; (800152c <i2c_master_read+0xd4>)
 80014ec:	f7ff fe41 	bl	8001172 <LL_I2C_IsActiveFlag_STOP>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d0f9      	beq.n	80014ea <i2c_master_read+0x92>

	//End of transfer
	LL_I2C_ClearFlag_STOP(I2C1);
 80014f6:	480d      	ldr	r0, [pc, #52]	; (800152c <i2c_master_read+0xd4>)
 80014f8:	f7ff fe5e 	bl	80011b8 <LL_I2C_ClearFlag_STOP>
	LL_I2C_DisableIT_RX(I2C1);
 80014fc:	480b      	ldr	r0, [pc, #44]	; (800152c <i2c_master_read+0xd4>)
 80014fe:	f7ff fe02 	bl	8001106 <LL_I2C_DisableIT_RX>
	I2C1->ICR |= (1 << 4);
 8001502:	4b0a      	ldr	r3, [pc, #40]	; (800152c <i2c_master_read+0xd4>)
 8001504:	69db      	ldr	r3, [r3, #28]
 8001506:	4a09      	ldr	r2, [pc, #36]	; (800152c <i2c_master_read+0xd4>)
 8001508:	f043 0310 	orr.w	r3, r3, #16
 800150c:	61d3      	str	r3, [r2, #28]
	LL_I2C_ClearFlag_NACK(I2C1);
 800150e:	4807      	ldr	r0, [pc, #28]	; (800152c <i2c_master_read+0xd4>)
 8001510:	f7ff fe42 	bl	8001198 <LL_I2C_ClearFlag_NACK>
	ubReceiveIndex = 0;
 8001514:	4b08      	ldr	r3, [pc, #32]	; (8001538 <i2c_master_read+0xe0>)
 8001516:	2200      	movs	r2, #0
 8001518:	701a      	strb	r2, [r3, #0]

}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	200001f4 	.word	0x200001f4
 8001528:	200001f8 	.word	0x200001f8
 800152c:	40005400 	.word	0x40005400
 8001530:	80002000 	.word	0x80002000
 8001534:	80002400 	.word	0x80002400
 8001538:	200001f9 	.word	0x200001f9

0800153c <I2C1_IRQHandler>:

void I2C1_IRQHandler(void)
{
 800153c:	b598      	push	{r3, r4, r7, lr}
 800153e:	af00      	add	r7, sp, #0
	if(LL_I2C_IsActiveFlag_RXNE(I2C1))
 8001540:	4810      	ldr	r0, [pc, #64]	; (8001584 <I2C1_IRQHandler+0x48>)
 8001542:	f7ff fe03 	bl	800114c <LL_I2C_IsActiveFlag_RXNE>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d019      	beq.n	8001580 <I2C1_IRQHandler+0x44>
	{
		/* Call function Master Reception Callback */
		aReceiveBuffer_read[ubReceiveIndex++] = LL_I2C_ReceiveData8(I2C1);
 800154c:	4b0e      	ldr	r3, [pc, #56]	; (8001588 <I2C1_IRQHandler+0x4c>)
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	4b0e      	ldr	r3, [pc, #56]	; (800158c <I2C1_IRQHandler+0x50>)
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	b2db      	uxtb	r3, r3
 8001556:	1c59      	adds	r1, r3, #1
 8001558:	b2c8      	uxtb	r0, r1
 800155a:	490c      	ldr	r1, [pc, #48]	; (800158c <I2C1_IRQHandler+0x50>)
 800155c:	7008      	strb	r0, [r1, #0]
 800155e:	18d4      	adds	r4, r2, r3
 8001560:	4808      	ldr	r0, [pc, #32]	; (8001584 <I2C1_IRQHandler+0x48>)
 8001562:	f7ff fe6f 	bl	8001244 <LL_I2C_ReceiveData8>
 8001566:	4603      	mov	r3, r0
 8001568:	7023      	strb	r3, [r4, #0]
		(ubReceiveIndex > 19) ? ubReceiveIndex = 0 : ubReceiveIndex;
 800156a:	4b08      	ldr	r3, [pc, #32]	; (800158c <I2C1_IRQHandler+0x50>)
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	b2db      	uxtb	r3, r3
 8001570:	2b13      	cmp	r3, #19
 8001572:	d903      	bls.n	800157c <I2C1_IRQHandler+0x40>
 8001574:	4b05      	ldr	r3, [pc, #20]	; (800158c <I2C1_IRQHandler+0x50>)
 8001576:	2200      	movs	r2, #0
 8001578:	701a      	strb	r2, [r3, #0]
	}
	/* Check RXNE flag value in ISR register */

}
 800157a:	e001      	b.n	8001580 <I2C1_IRQHandler+0x44>
		(ubReceiveIndex > 19) ? ubReceiveIndex = 0 : ubReceiveIndex;
 800157c:	4b03      	ldr	r3, [pc, #12]	; (800158c <I2C1_IRQHandler+0x50>)
 800157e:	781b      	ldrb	r3, [r3, #0]
}
 8001580:	bf00      	nop
 8001582:	bd98      	pop	{r3, r4, r7, pc}
 8001584:	40005400 	.word	0x40005400
 8001588:	200001f4 	.word	0x200001f4
 800158c:	200001f9 	.word	0x200001f9

08001590 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001594:	4b05      	ldr	r3, [pc, #20]	; (80015ac <LL_RCC_HSI_Enable+0x1c>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a04      	ldr	r2, [pc, #16]	; (80015ac <LL_RCC_HSI_Enable+0x1c>)
 800159a:	f043 0301 	orr.w	r3, r3, #1
 800159e:	6013      	str	r3, [r2, #0]
}
 80015a0:	bf00      	nop
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	40021000 	.word	0x40021000

080015b0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80015b4:	4b06      	ldr	r3, [pc, #24]	; (80015d0 <LL_RCC_HSI_IsReady+0x20>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0302 	and.w	r3, r3, #2
 80015bc:	2b02      	cmp	r3, #2
 80015be:	bf0c      	ite	eq
 80015c0:	2301      	moveq	r3, #1
 80015c2:	2300      	movne	r3, #0
 80015c4:	b2db      	uxtb	r3, r3
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr
 80015d0:	40021000 	.word	0x40021000

080015d4 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80015dc:	4b07      	ldr	r3, [pc, #28]	; (80015fc <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	00db      	lsls	r3, r3, #3
 80015e8:	4904      	ldr	r1, [pc, #16]	; (80015fc <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80015ea:	4313      	orrs	r3, r2
 80015ec:	600b      	str	r3, [r1, #0]
}
 80015ee:	bf00      	nop
 80015f0:	370c      	adds	r7, #12
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	40021000 	.word	0x40021000

08001600 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001608:	4b06      	ldr	r3, [pc, #24]	; (8001624 <LL_RCC_SetSysClkSource+0x24>)
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f023 0203 	bic.w	r2, r3, #3
 8001610:	4904      	ldr	r1, [pc, #16]	; (8001624 <LL_RCC_SetSysClkSource+0x24>)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4313      	orrs	r3, r2
 8001616:	604b      	str	r3, [r1, #4]
}
 8001618:	bf00      	nop
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr
 8001624:	40021000 	.word	0x40021000

08001628 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800162c:	4b04      	ldr	r3, [pc, #16]	; (8001640 <LL_RCC_GetSysClkSource+0x18>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f003 030c 	and.w	r3, r3, #12
}
 8001634:	4618      	mov	r0, r3
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	40021000 	.word	0x40021000

08001644 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800164c:	4b06      	ldr	r3, [pc, #24]	; (8001668 <LL_RCC_SetAHBPrescaler+0x24>)
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001654:	4904      	ldr	r1, [pc, #16]	; (8001668 <LL_RCC_SetAHBPrescaler+0x24>)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4313      	orrs	r3, r2
 800165a:	604b      	str	r3, [r1, #4]
}
 800165c:	bf00      	nop
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr
 8001668:	40021000 	.word	0x40021000

0800166c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001674:	4b06      	ldr	r3, [pc, #24]	; (8001690 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800167c:	4904      	ldr	r1, [pc, #16]	; (8001690 <LL_RCC_SetAPB1Prescaler+0x24>)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4313      	orrs	r3, r2
 8001682:	604b      	str	r3, [r1, #4]
}
 8001684:	bf00      	nop
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr
 8001690:	40021000 	.word	0x40021000

08001694 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800169c:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <LL_RCC_SetAPB2Prescaler+0x24>)
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80016a4:	4904      	ldr	r1, [pc, #16]	; (80016b8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4313      	orrs	r3, r2
 80016aa:	604b      	str	r3, [r1, #4]
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	40021000 	.word	0x40021000

080016bc <LL_RCC_SetI2CClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR3, ((I2CxSource  & 0xFF000000U) >> 24U), (I2CxSource & 0x00FFFFFFU));
 80016c4:	4b08      	ldr	r3, [pc, #32]	; (80016e8 <LL_RCC_SetI2CClockSource+0x2c>)
 80016c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	0e1b      	lsrs	r3, r3, #24
 80016cc:	43db      	mvns	r3, r3
 80016ce:	401a      	ands	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80016d6:	4904      	ldr	r1, [pc, #16]	; (80016e8 <LL_RCC_SetI2CClockSource+0x2c>)
 80016d8:	4313      	orrs	r3, r2
 80016da:	630b      	str	r3, [r1, #48]	; 0x30
}
 80016dc:	bf00      	nop
 80016de:	370c      	adds	r7, #12
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr
 80016e8:	40021000 	.word	0x40021000

080016ec <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80016f4:	4b06      	ldr	r3, [pc, #24]	; (8001710 <LL_FLASH_SetLatency+0x24>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f023 0207 	bic.w	r2, r3, #7
 80016fc:	4904      	ldr	r1, [pc, #16]	; (8001710 <LL_FLASH_SetLatency+0x24>)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4313      	orrs	r3, r2
 8001702:	600b      	str	r3, [r1, #0]
}
 8001704:	bf00      	nop
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr
 8001710:	40022000 	.word	0x40022000

08001714 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001718:	4b04      	ldr	r3, [pc, #16]	; (800172c <LL_FLASH_GetLatency+0x18>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 0307 	and.w	r3, r3, #7
}
 8001720:	4618      	mov	r0, r3
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	40022000 	.word	0x40022000

08001730 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001730:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001734:	b08a      	sub	sp, #40	; 0x28
 8001736:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001738:	f000 ffea 	bl	8002710 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800173c:	f000 f848 	bl	80017d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001740:	f7ff fbe0 	bl	8000f04 <MX_GPIO_Init>
  MX_DMA_Init();
 8001744:	f7ff fbb0 	bl	8000ea8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001748:	f000 fe54 	bl	80023f4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800174c:	f7ff fdc6 	bl	80012dc <MX_I2C1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t press_sensor_ok =0, temp_sensor_ok=0;
 8001750:	2300      	movs	r3, #0
 8001752:	75fb      	strb	r3, [r7, #23]
 8001754:	2300      	movs	r3, #0
 8001756:	75bb      	strb	r3, [r7, #22]
//  uint8_t press_sensor_ok = 0;
//  temp_sensor_ok = hts221_init();
  press_sensor_ok = lps25hb_init();
 8001758:	f7ff faa2 	bl	8000ca0 <lps25hb_init>
 800175c:	4603      	mov	r3, r0
 800175e:	75fb      	strb	r3, [r7, #23]
//        if(temp_sensor_ok)
//        {
//          temp = hts221_get_temperature();
//          hum = hts221_get_humidity();
//        }
        if(press_sensor_ok)
 8001760:	7dfb      	ldrb	r3, [r7, #23]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d006      	beq.n	8001774 <main+0x44>
        {
//          tlv493_test();
           lps25hb_get_pressure(&data);
 8001766:	463b      	mov	r3, r7
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff fab9 	bl	8000ce0 <lps25hb_get_pressure>
          LL_mDelay(50);
 800176e:	2032      	movs	r0, #50	; 0x32
 8001770:	f001 fdd0 	bl	8003314 <LL_mDelay>
//          alt = lps25hb_calculate_altitude(press);
        }

		 str = malloc(64*sizeof(uint8_t));
 8001774:	2040      	movs	r0, #64	; 0x40
 8001776:	f001 fe03 	bl	8003380 <malloc>
 800177a:	4603      	mov	r3, r0
 800177c:	613b      	str	r3, [r7, #16]
		 len = sprintf(str, "%f,%f,%f\n", data[0],data[1],data[2]);
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	4618      	mov	r0, r3
 8001782:	f7fe fee1 	bl	8000548 <__aeabi_f2d>
 8001786:	4680      	mov	r8, r0
 8001788:	4689      	mov	r9, r1
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4618      	mov	r0, r3
 800178e:	f7fe fedb 	bl	8000548 <__aeabi_f2d>
 8001792:	4604      	mov	r4, r0
 8001794:	460d      	mov	r5, r1
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	4618      	mov	r0, r3
 800179a:	f7fe fed5 	bl	8000548 <__aeabi_f2d>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
 80017a2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80017a6:	e9cd 4500 	strd	r4, r5, [sp]
 80017aa:	4642      	mov	r2, r8
 80017ac:	464b      	mov	r3, r9
 80017ae:	4907      	ldr	r1, [pc, #28]	; (80017cc <main+0x9c>)
 80017b0:	6938      	ldr	r0, [r7, #16]
 80017b2:	f002 fbc9 	bl	8003f48 <siprintf>
 80017b6:	60f8      	str	r0, [r7, #12]
		 USART2_PutBuffer(str,len);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	4619      	mov	r1, r3
 80017be:	6938      	ldr	r0, [r7, #16]
 80017c0:	f000 fefa 	bl	80025b8 <USART2_PutBuffer>
		 free(str);
 80017c4:	6938      	ldr	r0, [r7, #16]
 80017c6:	f001 fde3 	bl	8003390 <free>
  {
 80017ca:	e7c9      	b.n	8001760 <main+0x30>
 80017cc:	080060b0 	.word	0x080060b0

080017d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 80017d4:	2000      	movs	r0, #0
 80017d6:	f7ff ff89 	bl	80016ec <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 80017da:	bf00      	nop
 80017dc:	f7ff ff9a 	bl	8001714 <LL_FLASH_GetLatency>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d1fa      	bne.n	80017dc <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 80017e6:	f7ff fed3 	bl	8001590 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80017ea:	bf00      	nop
 80017ec:	f7ff fee0 	bl	80015b0 <LL_RCC_HSI_IsReady>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d1fa      	bne.n	80017ec <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 80017f6:	2010      	movs	r0, #16
 80017f8:	f7ff feec 	bl	80015d4 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80017fc:	2000      	movs	r0, #0
 80017fe:	f7ff ff21 	bl	8001644 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8001802:	2000      	movs	r0, #0
 8001804:	f7ff ff32 	bl	800166c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8001808:	2000      	movs	r0, #0
 800180a:	f7ff ff43 	bl	8001694 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 800180e:	2000      	movs	r0, #0
 8001810:	f7ff fef6 	bl	8001600 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8001814:	bf00      	nop
 8001816:	f7ff ff07 	bl	8001628 <LL_RCC_GetSysClkSource>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d1fa      	bne.n	8001816 <SystemClock_Config+0x46>
  {

  }
  LL_SetSystemCoreClock(8000000);
 8001820:	4808      	ldr	r0, [pc, #32]	; (8001844 <SystemClock_Config+0x74>)
 8001822:	f001 fd9d 	bl	8003360 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8001826:	2000      	movs	r0, #0
 8001828:	f000 ff88 	bl	800273c <HAL_InitTick>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001832:	f000 f809 	bl	8001848 <Error_Handler>
  }
  LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_HSI);
 8001836:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800183a:	f7ff ff3f 	bl	80016bc <LL_RCC_SetI2CClockSource>
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	007a1200 	.word	0x007a1200

08001848 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800184c:	b672      	cpsid	i
}
 800184e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001850:	e7fe      	b.n	8001850 <Error_Handler+0x8>
	...

08001854 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800185a:	4b0f      	ldr	r3, [pc, #60]	; (8001898 <HAL_MspInit+0x44>)
 800185c:	699b      	ldr	r3, [r3, #24]
 800185e:	4a0e      	ldr	r2, [pc, #56]	; (8001898 <HAL_MspInit+0x44>)
 8001860:	f043 0301 	orr.w	r3, r3, #1
 8001864:	6193      	str	r3, [r2, #24]
 8001866:	4b0c      	ldr	r3, [pc, #48]	; (8001898 <HAL_MspInit+0x44>)
 8001868:	699b      	ldr	r3, [r3, #24]
 800186a:	f003 0301 	and.w	r3, r3, #1
 800186e:	607b      	str	r3, [r7, #4]
 8001870:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001872:	4b09      	ldr	r3, [pc, #36]	; (8001898 <HAL_MspInit+0x44>)
 8001874:	69db      	ldr	r3, [r3, #28]
 8001876:	4a08      	ldr	r2, [pc, #32]	; (8001898 <HAL_MspInit+0x44>)
 8001878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800187c:	61d3      	str	r3, [r2, #28]
 800187e:	4b06      	ldr	r3, [pc, #24]	; (8001898 <HAL_MspInit+0x44>)
 8001880:	69db      	ldr	r3, [r3, #28]
 8001882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001886:	603b      	str	r3, [r7, #0]
 8001888:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800188a:	bf00      	nop
 800188c:	370c      	adds	r7, #12
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	40021000 	.word	0x40021000

0800189c <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	3b01      	subs	r3, #1
 80018aa:	4a0b      	ldr	r2, [pc, #44]	; (80018d8 <LL_DMA_DisableChannel+0x3c>)
 80018ac:	5cd3      	ldrb	r3, [r2, r3]
 80018ae:	461a      	mov	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4413      	add	r3, r2
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	683a      	ldr	r2, [r7, #0]
 80018b8:	3a01      	subs	r2, #1
 80018ba:	4907      	ldr	r1, [pc, #28]	; (80018d8 <LL_DMA_DisableChannel+0x3c>)
 80018bc:	5c8a      	ldrb	r2, [r1, r2]
 80018be:	4611      	mov	r1, r2
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	440a      	add	r2, r1
 80018c4:	f023 0301 	bic.w	r3, r3, #1
 80018c8:	6013      	str	r3, [r2, #0]
}
 80018ca:	bf00      	nop
 80018cc:	370c      	adds	r7, #12
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	080060bc 	.word	0x080060bc

080018dc <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018ec:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80018f0:	bf0c      	ite	eq
 80018f2:	2301      	moveq	r3, #1
 80018f4:	2300      	movne	r3, #0
 80018f6:	b2db      	uxtb	r3, r3
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr

08001904 <LL_DMA_IsActiveFlag_TC7>:
  * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001914:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001918:	bf0c      	ite	eq
 800191a:	2301      	moveq	r3, #1
 800191c:	2300      	movne	r3, #0
 800191e:	b2db      	uxtb	r3, r3
}
 8001920:	4618      	mov	r0, r3
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <LL_DMA_IsActiveFlag_HT6>:
  * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800193c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001940:	bf0c      	ite	eq
 8001942:	2301      	moveq	r3, #1
 8001944:	2300      	movne	r3, #0
 8001946:	b2db      	uxtb	r3, r3
}
 8001948:	4618      	mov	r0, r3
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001962:	605a      	str	r2, [r3, #4]
}
 8001964:	bf00      	nop
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr

08001970 <LL_DMA_ClearFlag_TC7>:
  * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800197e:	605a      	str	r2, [r3, #4]
}
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <LL_DMA_ClearFlag_HT6>:
  * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800199a:	605a      	str	r2, [r3, #4]
}
 800199c:	bf00      	nop
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr

080019a8 <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(const USART_TypeDef *USARTx)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	69db      	ldr	r3, [r3, #28]
 80019b4:	f003 0310 	and.w	r3, r3, #16
 80019b8:	2b10      	cmp	r3, #16
 80019ba:	d101      	bne.n	80019c0 <LL_USART_IsActiveFlag_IDLE+0x18>
 80019bc:	2301      	movs	r3, #1
 80019be:	e000      	b.n	80019c2 <LL_USART_IsActiveFlag_IDLE+0x1a>
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
 80019ce:	b480      	push	{r7}
 80019d0:	b083      	sub	sp, #12
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	69db      	ldr	r3, [r3, #28]
 80019da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019de:	2b40      	cmp	r3, #64	; 0x40
 80019e0:	d101      	bne.n	80019e6 <LL_USART_IsActiveFlag_TC+0x18>
 80019e2:	2301      	movs	r3, #1
 80019e4:	e000      	b.n	80019e8 <LL_USART_IsActiveFlag_TC+0x1a>
 80019e6:	2300      	movs	r3, #0
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	370c      	adds	r7, #12
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <LL_USART_ClearFlag_IDLE>:
  * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2210      	movs	r2, #16
 8001a00:	621a      	str	r2, [r3, #32]
}
 8001a02:	bf00      	nop
 8001a04:	370c      	adds	r7, #12
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr

08001a0e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a20:	e7fe      	b.n	8001a20 <HardFault_Handler+0x4>

08001a22 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a22:	b480      	push	{r7}
 8001a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a26:	e7fe      	b.n	8001a26 <MemManage_Handler+0x4>

08001a28 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a2c:	e7fe      	b.n	8001a2c <BusFault_Handler+0x4>

08001a2e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a32:	e7fe      	b.n	8001a32 <UsageFault_Handler+0x4>

08001a34 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a38:	bf00      	nop
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr

08001a42 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a42:	b480      	push	{r7}
 8001a44:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a46:	bf00      	nop
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr

08001a50 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a54:	bf00      	nop
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr

08001a5e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a5e:	b480      	push	{r7}
 8001a60:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a62:	bf00      	nop
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC6(DMA1) == SET)
 8001a70:	480c      	ldr	r0, [pc, #48]	; (8001aa4 <DMA1_Channel6_IRQHandler+0x38>)
 8001a72:	f7ff ff33 	bl	80018dc <LL_DMA_IsActiveFlag_TC6>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d105      	bne.n	8001a88 <DMA1_Channel6_IRQHandler+0x1c>
	{
		USART2_CheckDmaReception();
 8001a7c:	f000 fdbc 	bl	80025f8 <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_TC6(DMA1);
 8001a80:	4808      	ldr	r0, [pc, #32]	; (8001aa4 <DMA1_Channel6_IRQHandler+0x38>)
 8001a82:	f7ff ff67 	bl	8001954 <LL_DMA_ClearFlag_TC6>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
	{
		USART2_CheckDmaReception();
		LL_DMA_ClearFlag_HT6(DMA1);
	}
}
 8001a86:	e00a      	b.n	8001a9e <DMA1_Channel6_IRQHandler+0x32>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
 8001a88:	4806      	ldr	r0, [pc, #24]	; (8001aa4 <DMA1_Channel6_IRQHandler+0x38>)
 8001a8a:	f7ff ff4f 	bl	800192c <LL_DMA_IsActiveFlag_HT6>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d104      	bne.n	8001a9e <DMA1_Channel6_IRQHandler+0x32>
		USART2_CheckDmaReception();
 8001a94:	f000 fdb0 	bl	80025f8 <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_HT6(DMA1);
 8001a98:	4802      	ldr	r0, [pc, #8]	; (8001aa4 <DMA1_Channel6_IRQHandler+0x38>)
 8001a9a:	f7ff ff77 	bl	800198c <LL_DMA_ClearFlag_HT6>
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40020000 	.word	0x40020000

08001aa8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC7(DMA1) == SET)
 8001aac:	480a      	ldr	r0, [pc, #40]	; (8001ad8 <DMA1_Channel7_IRQHandler+0x30>)
 8001aae:	f7ff ff29 	bl	8001904 <LL_DMA_IsActiveFlag_TC7>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d10d      	bne.n	8001ad4 <DMA1_Channel7_IRQHandler+0x2c>
	{
		LL_DMA_ClearFlag_TC7(DMA1);
 8001ab8:	4807      	ldr	r0, [pc, #28]	; (8001ad8 <DMA1_Channel7_IRQHandler+0x30>)
 8001aba:	f7ff ff59 	bl	8001970 <LL_DMA_ClearFlag_TC7>

		while(LL_USART_IsActiveFlag_TC(USART2) == RESET);
 8001abe:	bf00      	nop
 8001ac0:	4806      	ldr	r0, [pc, #24]	; (8001adc <DMA1_Channel7_IRQHandler+0x34>)
 8001ac2:	f7ff ff84 	bl	80019ce <LL_USART_IsActiveFlag_TC>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d0f9      	beq.n	8001ac0 <DMA1_Channel7_IRQHandler+0x18>
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_7);
 8001acc:	2107      	movs	r1, #7
 8001ace:	4802      	ldr	r0, [pc, #8]	; (8001ad8 <DMA1_Channel7_IRQHandler+0x30>)
 8001ad0:	f7ff fee4 	bl	800189c <LL_DMA_DisableChannel>
	}
}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	40020000 	.word	0x40020000
 8001adc:	40004400 	.word	0x40004400

08001ae0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_IDLE(USART2))
 8001ae4:	4806      	ldr	r0, [pc, #24]	; (8001b00 <USART2_IRQHandler+0x20>)
 8001ae6:	f7ff ff5f 	bl	80019a8 <LL_USART_IsActiveFlag_IDLE>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d004      	beq.n	8001afa <USART2_IRQHandler+0x1a>
	{
		USART2_CheckDmaReception();
 8001af0:	f000 fd82 	bl	80025f8 <USART2_CheckDmaReception>
		LL_USART_ClearFlag_IDLE(USART2);
 8001af4:	4802      	ldr	r0, [pc, #8]	; (8001b00 <USART2_IRQHandler+0x20>)
 8001af6:	f7ff ff7d 	bl	80019f4 <LL_USART_ClearFlag_IDLE>
	}
}
 8001afa:	bf00      	nop
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40004400 	.word	0x40004400

08001b04 <I2C1_EV_IRQHandler>:
/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXT line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C1_IRQHandler();
 8001b08:	f7ff fd18 	bl	800153c <I2C1_IRQHandler>
  /* USER CODE END I2C1_EV_IRQn 0 */

  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001b0c:	bf00      	nop
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  return 1;
 8001b14:	2301      	movs	r3, #1
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <_kill>:

int _kill(int pid, int sig)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b2a:	f002 fad3 	bl	80040d4 <__errno>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2216      	movs	r2, #22
 8001b32:	601a      	str	r2, [r3, #0]
  return -1;
 8001b34:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <_exit>:

void _exit (int status)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b48:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	f7ff ffe7 	bl	8001b20 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b52:	e7fe      	b.n	8001b52 <_exit+0x12>

08001b54 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b60:	2300      	movs	r3, #0
 8001b62:	617b      	str	r3, [r7, #20]
 8001b64:	e00a      	b.n	8001b7c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b66:	f3af 8000 	nop.w
 8001b6a:	4601      	mov	r1, r0
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	1c5a      	adds	r2, r3, #1
 8001b70:	60ba      	str	r2, [r7, #8]
 8001b72:	b2ca      	uxtb	r2, r1
 8001b74:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	617b      	str	r3, [r7, #20]
 8001b7c:	697a      	ldr	r2, [r7, #20]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	dbf0      	blt.n	8001b66 <_read+0x12>
  }

  return len;
 8001b84:	687b      	ldr	r3, [r7, #4]
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3718      	adds	r7, #24
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b086      	sub	sp, #24
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	60f8      	str	r0, [r7, #12]
 8001b96:	60b9      	str	r1, [r7, #8]
 8001b98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	617b      	str	r3, [r7, #20]
 8001b9e:	e009      	b.n	8001bb4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	1c5a      	adds	r2, r3, #1
 8001ba4:	60ba      	str	r2, [r7, #8]
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	617b      	str	r3, [r7, #20]
 8001bb4:	697a      	ldr	r2, [r7, #20]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	dbf1      	blt.n	8001ba0 <_write+0x12>
  }
  return len;
 8001bbc:	687b      	ldr	r3, [r7, #4]
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <_close>:

int _close(int file)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	b083      	sub	sp, #12
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr

08001bde <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bde:	b480      	push	{r7}
 8001be0:	b083      	sub	sp, #12
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
 8001be6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bee:	605a      	str	r2, [r3, #4]
  return 0;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr

08001bfe <_isatty>:

int _isatty(int file)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	b083      	sub	sp, #12
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c06:	2301      	movs	r3, #1
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	60b9      	str	r1, [r7, #8]
 8001c1e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3714      	adds	r7, #20
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
	...

08001c30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c38:	4a14      	ldr	r2, [pc, #80]	; (8001c8c <_sbrk+0x5c>)
 8001c3a:	4b15      	ldr	r3, [pc, #84]	; (8001c90 <_sbrk+0x60>)
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c44:	4b13      	ldr	r3, [pc, #76]	; (8001c94 <_sbrk+0x64>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d102      	bne.n	8001c52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c4c:	4b11      	ldr	r3, [pc, #68]	; (8001c94 <_sbrk+0x64>)
 8001c4e:	4a12      	ldr	r2, [pc, #72]	; (8001c98 <_sbrk+0x68>)
 8001c50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c52:	4b10      	ldr	r3, [pc, #64]	; (8001c94 <_sbrk+0x64>)
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4413      	add	r3, r2
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d207      	bcs.n	8001c70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c60:	f002 fa38 	bl	80040d4 <__errno>
 8001c64:	4603      	mov	r3, r0
 8001c66:	220c      	movs	r2, #12
 8001c68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c6e:	e009      	b.n	8001c84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c70:	4b08      	ldr	r3, [pc, #32]	; (8001c94 <_sbrk+0x64>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c76:	4b07      	ldr	r3, [pc, #28]	; (8001c94 <_sbrk+0x64>)
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	4a05      	ldr	r2, [pc, #20]	; (8001c94 <_sbrk+0x64>)
 8001c80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c82:	68fb      	ldr	r3, [r7, #12]
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3718      	adds	r7, #24
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	20003000 	.word	0x20003000
 8001c90:	00000400 	.word	0x00000400
 8001c94:	200001fc 	.word	0x200001fc
 8001c98:	200003d8 	.word	0x200003d8

08001c9c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ca0:	4b06      	ldr	r3, [pc, #24]	; (8001cbc <SystemInit+0x20>)
 8001ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ca6:	4a05      	ldr	r2, [pc, #20]	; (8001cbc <SystemInit+0x20>)
 8001ca8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cb0:	bf00      	nop
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	e000ed00 	.word	0xe000ed00

08001cc0 <__NVIC_EnableIRQ>:
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	db0b      	blt.n	8001cea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	f003 021f 	and.w	r2, r3, #31
 8001cd8:	4907      	ldr	r1, [pc, #28]	; (8001cf8 <__NVIC_EnableIRQ+0x38>)
 8001cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cde:	095b      	lsrs	r3, r3, #5
 8001ce0:	2001      	movs	r0, #1
 8001ce2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ce6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001cea:	bf00      	nop
 8001cec:	370c      	adds	r7, #12
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	e000e100 	.word	0xe000e100

08001cfc <__NVIC_SetPriority>:
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	6039      	str	r1, [r7, #0]
 8001d06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	db0a      	blt.n	8001d26 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	b2da      	uxtb	r2, r3
 8001d14:	490c      	ldr	r1, [pc, #48]	; (8001d48 <__NVIC_SetPriority+0x4c>)
 8001d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d1a:	0112      	lsls	r2, r2, #4
 8001d1c:	b2d2      	uxtb	r2, r2
 8001d1e:	440b      	add	r3, r1
 8001d20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001d24:	e00a      	b.n	8001d3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	b2da      	uxtb	r2, r3
 8001d2a:	4908      	ldr	r1, [pc, #32]	; (8001d4c <__NVIC_SetPriority+0x50>)
 8001d2c:	79fb      	ldrb	r3, [r7, #7]
 8001d2e:	f003 030f 	and.w	r3, r3, #15
 8001d32:	3b04      	subs	r3, #4
 8001d34:	0112      	lsls	r2, r2, #4
 8001d36:	b2d2      	uxtb	r2, r2
 8001d38:	440b      	add	r3, r1
 8001d3a:	761a      	strb	r2, [r3, #24]
}
 8001d3c:	bf00      	nop
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr
 8001d48:	e000e100 	.word	0xe000e100
 8001d4c:	e000ed00 	.word	0xe000ed00

08001d50 <LL_AHB1_GRP1_EnableClock>:
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8001d58:	4b08      	ldr	r3, [pc, #32]	; (8001d7c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d5a:	695a      	ldr	r2, [r3, #20]
 8001d5c:	4907      	ldr	r1, [pc, #28]	; (8001d7c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4313      	orrs	r3, r2
 8001d62:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001d64:	4b05      	ldr	r3, [pc, #20]	; (8001d7c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d66:	695a      	ldr	r2, [r3, #20]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
}
 8001d70:	bf00      	nop
 8001d72:	3714      	adds	r7, #20
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr
 8001d7c:	40021000 	.word	0x40021000

08001d80 <LL_APB1_GRP1_EnableClock>:
{
 8001d80:	b480      	push	{r7}
 8001d82:	b085      	sub	sp, #20
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001d88:	4b08      	ldr	r3, [pc, #32]	; (8001dac <LL_APB1_GRP1_EnableClock+0x2c>)
 8001d8a:	69da      	ldr	r2, [r3, #28]
 8001d8c:	4907      	ldr	r1, [pc, #28]	; (8001dac <LL_APB1_GRP1_EnableClock+0x2c>)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001d94:	4b05      	ldr	r3, [pc, #20]	; (8001dac <LL_APB1_GRP1_EnableClock+0x2c>)
 8001d96:	69da      	ldr	r2, [r3, #28]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
}
 8001da0:	bf00      	nop
 8001da2:	3714      	adds	r7, #20
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr
 8001dac:	40021000 	.word	0x40021000

08001db0 <LL_DMA_EnableChannel>:
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	3b01      	subs	r3, #1
 8001dbe:	4a0b      	ldr	r2, [pc, #44]	; (8001dec <LL_DMA_EnableChannel+0x3c>)
 8001dc0:	5cd3      	ldrb	r3, [r2, r3]
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	683a      	ldr	r2, [r7, #0]
 8001dcc:	3a01      	subs	r2, #1
 8001dce:	4907      	ldr	r1, [pc, #28]	; (8001dec <LL_DMA_EnableChannel+0x3c>)
 8001dd0:	5c8a      	ldrb	r2, [r1, r2]
 8001dd2:	4611      	mov	r1, r2
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	440a      	add	r2, r1
 8001dd8:	f043 0301 	orr.w	r3, r3, #1
 8001ddc:	6013      	str	r3, [r2, #0]
}
 8001dde:	bf00      	nop
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	080060dc 	.word	0x080060dc

08001df0 <LL_DMA_DisableChannel>:
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	3b01      	subs	r3, #1
 8001dfe:	4a0b      	ldr	r2, [pc, #44]	; (8001e2c <LL_DMA_DisableChannel+0x3c>)
 8001e00:	5cd3      	ldrb	r3, [r2, r3]
 8001e02:	461a      	mov	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4413      	add	r3, r2
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	683a      	ldr	r2, [r7, #0]
 8001e0c:	3a01      	subs	r2, #1
 8001e0e:	4907      	ldr	r1, [pc, #28]	; (8001e2c <LL_DMA_DisableChannel+0x3c>)
 8001e10:	5c8a      	ldrb	r2, [r1, r2]
 8001e12:	4611      	mov	r1, r2
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	440a      	add	r2, r1
 8001e18:	f023 0301 	bic.w	r3, r3, #1
 8001e1c:	6013      	str	r3, [r2, #0]
}
 8001e1e:	bf00      	nop
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	080060dc 	.word	0x080060dc

08001e30 <LL_DMA_SetDataTransferDirection>:
{
 8001e30:	b480      	push	{r7}
 8001e32:	b085      	sub	sp, #20
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	60f8      	str	r0, [r7, #12]
 8001e38:	60b9      	str	r1, [r7, #8]
 8001e3a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	3b01      	subs	r3, #1
 8001e40:	4a0d      	ldr	r2, [pc, #52]	; (8001e78 <LL_DMA_SetDataTransferDirection+0x48>)
 8001e42:	5cd3      	ldrb	r3, [r2, r3]
 8001e44:	461a      	mov	r2, r3
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	4413      	add	r3, r2
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001e50:	f023 0310 	bic.w	r3, r3, #16
 8001e54:	68ba      	ldr	r2, [r7, #8]
 8001e56:	3a01      	subs	r2, #1
 8001e58:	4907      	ldr	r1, [pc, #28]	; (8001e78 <LL_DMA_SetDataTransferDirection+0x48>)
 8001e5a:	5c8a      	ldrb	r2, [r1, r2]
 8001e5c:	4611      	mov	r1, r2
 8001e5e:	68fa      	ldr	r2, [r7, #12]
 8001e60:	440a      	add	r2, r1
 8001e62:	4611      	mov	r1, r2
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	600b      	str	r3, [r1, #0]
}
 8001e6a:	bf00      	nop
 8001e6c:	3714      	adds	r7, #20
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	080060dc 	.word	0x080060dc

08001e7c <LL_DMA_GetDataTransferDirection>:
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	3b01      	subs	r3, #1
 8001e8a:	4a07      	ldr	r2, [pc, #28]	; (8001ea8 <LL_DMA_GetDataTransferDirection+0x2c>)
 8001e8c:	5cd3      	ldrb	r3, [r2, r3]
 8001e8e:	461a      	mov	r2, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4413      	add	r3, r2
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	f244 0310 	movw	r3, #16400	; 0x4010
 8001e9a:	4013      	ands	r3, r2
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr
 8001ea8:	080060dc 	.word	0x080060dc

08001eac <LL_DMA_SetMode>:
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	3b01      	subs	r3, #1
 8001ebc:	4a0c      	ldr	r2, [pc, #48]	; (8001ef0 <LL_DMA_SetMode+0x44>)
 8001ebe:	5cd3      	ldrb	r3, [r2, r3]
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	4413      	add	r3, r2
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f023 0220 	bic.w	r2, r3, #32
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	3b01      	subs	r3, #1
 8001ed0:	4907      	ldr	r1, [pc, #28]	; (8001ef0 <LL_DMA_SetMode+0x44>)
 8001ed2:	5ccb      	ldrb	r3, [r1, r3]
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	440b      	add	r3, r1
 8001eda:	4619      	mov	r1, r3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	600b      	str	r3, [r1, #0]
}
 8001ee2:	bf00      	nop
 8001ee4:	3714      	adds	r7, #20
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	080060dc 	.word	0x080060dc

08001ef4 <LL_DMA_SetPeriphIncMode>:
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b085      	sub	sp, #20
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	3b01      	subs	r3, #1
 8001f04:	4a0c      	ldr	r2, [pc, #48]	; (8001f38 <LL_DMA_SetPeriphIncMode+0x44>)
 8001f06:	5cd3      	ldrb	r3, [r2, r3]
 8001f08:	461a      	mov	r2, r3
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	3b01      	subs	r3, #1
 8001f18:	4907      	ldr	r1, [pc, #28]	; (8001f38 <LL_DMA_SetPeriphIncMode+0x44>)
 8001f1a:	5ccb      	ldrb	r3, [r1, r3]
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	440b      	add	r3, r1
 8001f22:	4619      	mov	r1, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	600b      	str	r3, [r1, #0]
}
 8001f2a:	bf00      	nop
 8001f2c:	3714      	adds	r7, #20
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	080060dc 	.word	0x080060dc

08001f3c <LL_DMA_SetMemoryIncMode>:
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	60b9      	str	r1, [r7, #8]
 8001f46:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	3b01      	subs	r3, #1
 8001f4c:	4a0c      	ldr	r2, [pc, #48]	; (8001f80 <LL_DMA_SetMemoryIncMode+0x44>)
 8001f4e:	5cd3      	ldrb	r3, [r2, r3]
 8001f50:	461a      	mov	r2, r3
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	4413      	add	r3, r2
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	4907      	ldr	r1, [pc, #28]	; (8001f80 <LL_DMA_SetMemoryIncMode+0x44>)
 8001f62:	5ccb      	ldrb	r3, [r1, r3]
 8001f64:	4619      	mov	r1, r3
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	440b      	add	r3, r1
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	600b      	str	r3, [r1, #0]
}
 8001f72:	bf00      	nop
 8001f74:	3714      	adds	r7, #20
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	080060dc 	.word	0x080060dc

08001f84 <LL_DMA_SetPeriphSize>:
{
 8001f84:	b480      	push	{r7}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	3b01      	subs	r3, #1
 8001f94:	4a0c      	ldr	r2, [pc, #48]	; (8001fc8 <LL_DMA_SetPeriphSize+0x44>)
 8001f96:	5cd3      	ldrb	r3, [r2, r3]
 8001f98:	461a      	mov	r2, r3
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	4413      	add	r3, r2
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	4907      	ldr	r1, [pc, #28]	; (8001fc8 <LL_DMA_SetPeriphSize+0x44>)
 8001faa:	5ccb      	ldrb	r3, [r1, r3]
 8001fac:	4619      	mov	r1, r3
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	440b      	add	r3, r1
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	600b      	str	r3, [r1, #0]
}
 8001fba:	bf00      	nop
 8001fbc:	3714      	adds	r7, #20
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	080060dc 	.word	0x080060dc

08001fcc <LL_DMA_SetMemorySize>:
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	3b01      	subs	r3, #1
 8001fdc:	4a0c      	ldr	r2, [pc, #48]	; (8002010 <LL_DMA_SetMemorySize+0x44>)
 8001fde:	5cd3      	ldrb	r3, [r2, r3]
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	3b01      	subs	r3, #1
 8001ff0:	4907      	ldr	r1, [pc, #28]	; (8002010 <LL_DMA_SetMemorySize+0x44>)
 8001ff2:	5ccb      	ldrb	r3, [r1, r3]
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	440b      	add	r3, r1
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	600b      	str	r3, [r1, #0]
}
 8002002:	bf00      	nop
 8002004:	3714      	adds	r7, #20
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	080060dc 	.word	0x080060dc

08002014 <LL_DMA_SetChannelPriorityLevel>:
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	3b01      	subs	r3, #1
 8002024:	4a0c      	ldr	r2, [pc, #48]	; (8002058 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8002026:	5cd3      	ldrb	r3, [r2, r3]
 8002028:	461a      	mov	r2, r3
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	4413      	add	r3, r2
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	3b01      	subs	r3, #1
 8002038:	4907      	ldr	r1, [pc, #28]	; (8002058 <LL_DMA_SetChannelPriorityLevel+0x44>)
 800203a:	5ccb      	ldrb	r3, [r1, r3]
 800203c:	4619      	mov	r1, r3
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	440b      	add	r3, r1
 8002042:	4619      	mov	r1, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	4313      	orrs	r3, r2
 8002048:	600b      	str	r3, [r1, #0]
}
 800204a:	bf00      	nop
 800204c:	3714      	adds	r7, #20
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	080060dc 	.word	0x080060dc

0800205c <LL_DMA_SetDataLength>:
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	60b9      	str	r1, [r7, #8]
 8002066:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	3b01      	subs	r3, #1
 800206c:	4a0c      	ldr	r2, [pc, #48]	; (80020a0 <LL_DMA_SetDataLength+0x44>)
 800206e:	5cd3      	ldrb	r3, [r2, r3]
 8002070:	461a      	mov	r2, r3
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	4413      	add	r3, r2
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	0c1b      	lsrs	r3, r3, #16
 800207a:	041b      	lsls	r3, r3, #16
 800207c:	68ba      	ldr	r2, [r7, #8]
 800207e:	3a01      	subs	r2, #1
 8002080:	4907      	ldr	r1, [pc, #28]	; (80020a0 <LL_DMA_SetDataLength+0x44>)
 8002082:	5c8a      	ldrb	r2, [r1, r2]
 8002084:	4611      	mov	r1, r2
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	440a      	add	r2, r1
 800208a:	4611      	mov	r1, r2
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	4313      	orrs	r3, r2
 8002090:	604b      	str	r3, [r1, #4]
}
 8002092:	bf00      	nop
 8002094:	3714      	adds	r7, #20
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	080060dc 	.word	0x080060dc

080020a4 <LL_DMA_GetDataLength>:
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	3b01      	subs	r3, #1
 80020b2:	4a06      	ldr	r2, [pc, #24]	; (80020cc <LL_DMA_GetDataLength+0x28>)
 80020b4:	5cd3      	ldrb	r3, [r2, r3]
 80020b6:	461a      	mov	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4413      	add	r3, r2
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	b29b      	uxth	r3, r3
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	370c      	adds	r7, #12
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr
 80020cc:	080060dc 	.word	0x080060dc

080020d0 <LL_DMA_ConfigAddresses>:
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	60f8      	str	r0, [r7, #12]
 80020d8:	60b9      	str	r1, [r7, #8]
 80020da:	607a      	str	r2, [r7, #4]
 80020dc:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 80020de:	69bb      	ldr	r3, [r7, #24]
 80020e0:	2b10      	cmp	r3, #16
 80020e2:	d114      	bne.n	800210e <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	3b01      	subs	r3, #1
 80020e8:	4a16      	ldr	r2, [pc, #88]	; (8002144 <LL_DMA_ConfigAddresses+0x74>)
 80020ea:	5cd3      	ldrb	r3, [r2, r3]
 80020ec:	461a      	mov	r2, r3
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	4413      	add	r3, r2
 80020f2:	461a      	mov	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	3b01      	subs	r3, #1
 80020fc:	4a11      	ldr	r2, [pc, #68]	; (8002144 <LL_DMA_ConfigAddresses+0x74>)
 80020fe:	5cd3      	ldrb	r3, [r2, r3]
 8002100:	461a      	mov	r2, r3
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	4413      	add	r3, r2
 8002106:	461a      	mov	r2, r3
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	6093      	str	r3, [r2, #8]
}
 800210c:	e013      	b.n	8002136 <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	3b01      	subs	r3, #1
 8002112:	4a0c      	ldr	r2, [pc, #48]	; (8002144 <LL_DMA_ConfigAddresses+0x74>)
 8002114:	5cd3      	ldrb	r3, [r2, r3]
 8002116:	461a      	mov	r2, r3
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	4413      	add	r3, r2
 800211c:	461a      	mov	r2, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	3b01      	subs	r3, #1
 8002126:	4a07      	ldr	r2, [pc, #28]	; (8002144 <LL_DMA_ConfigAddresses+0x74>)
 8002128:	5cd3      	ldrb	r3, [r2, r3]
 800212a:	461a      	mov	r2, r3
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	4413      	add	r3, r2
 8002130:	461a      	mov	r2, r3
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	60d3      	str	r3, [r2, #12]
}
 8002136:	bf00      	nop
 8002138:	3714      	adds	r7, #20
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr
 8002142:	bf00      	nop
 8002144:	080060dc 	.word	0x080060dc

08002148 <LL_DMA_SetMemoryAddress>:
{
 8002148:	b480      	push	{r7}
 800214a:	b085      	sub	sp, #20
 800214c:	af00      	add	r7, sp, #0
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	60b9      	str	r1, [r7, #8]
 8002152:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	3b01      	subs	r3, #1
 8002158:	4a06      	ldr	r2, [pc, #24]	; (8002174 <LL_DMA_SetMemoryAddress+0x2c>)
 800215a:	5cd3      	ldrb	r3, [r2, r3]
 800215c:	461a      	mov	r2, r3
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	4413      	add	r3, r2
 8002162:	461a      	mov	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	60d3      	str	r3, [r2, #12]
}
 8002168:	bf00      	nop
 800216a:	3714      	adds	r7, #20
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	080060dc 	.word	0x080060dc

08002178 <LL_DMA_SetPeriphAddress>:
{
 8002178:	b480      	push	{r7}
 800217a:	b085      	sub	sp, #20
 800217c:	af00      	add	r7, sp, #0
 800217e:	60f8      	str	r0, [r7, #12]
 8002180:	60b9      	str	r1, [r7, #8]
 8002182:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	3b01      	subs	r3, #1
 8002188:	4a06      	ldr	r2, [pc, #24]	; (80021a4 <LL_DMA_SetPeriphAddress+0x2c>)
 800218a:	5cd3      	ldrb	r3, [r2, r3]
 800218c:	461a      	mov	r2, r3
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	4413      	add	r3, r2
 8002192:	461a      	mov	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6093      	str	r3, [r2, #8]
}
 8002198:	bf00      	nop
 800219a:	3714      	adds	r7, #20
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr
 80021a4:	080060dc 	.word	0x080060dc

080021a8 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	3b01      	subs	r3, #1
 80021b6:	4a0b      	ldr	r2, [pc, #44]	; (80021e4 <LL_DMA_EnableIT_TC+0x3c>)
 80021b8:	5cd3      	ldrb	r3, [r2, r3]
 80021ba:	461a      	mov	r2, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	4413      	add	r3, r2
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	683a      	ldr	r2, [r7, #0]
 80021c4:	3a01      	subs	r2, #1
 80021c6:	4907      	ldr	r1, [pc, #28]	; (80021e4 <LL_DMA_EnableIT_TC+0x3c>)
 80021c8:	5c8a      	ldrb	r2, [r1, r2]
 80021ca:	4611      	mov	r1, r2
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	440a      	add	r2, r1
 80021d0:	f043 0302 	orr.w	r3, r3, #2
 80021d4:	6013      	str	r3, [r2, #0]
}
 80021d6:	bf00      	nop
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	080060dc 	.word	0x080060dc

080021e8 <LL_DMA_EnableIT_HT>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_HTIE);
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	3b01      	subs	r3, #1
 80021f6:	4a0b      	ldr	r2, [pc, #44]	; (8002224 <LL_DMA_EnableIT_HT+0x3c>)
 80021f8:	5cd3      	ldrb	r3, [r2, r3]
 80021fa:	461a      	mov	r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	4413      	add	r3, r2
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	683a      	ldr	r2, [r7, #0]
 8002204:	3a01      	subs	r2, #1
 8002206:	4907      	ldr	r1, [pc, #28]	; (8002224 <LL_DMA_EnableIT_HT+0x3c>)
 8002208:	5c8a      	ldrb	r2, [r1, r2]
 800220a:	4611      	mov	r1, r2
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	440a      	add	r2, r1
 8002210:	f043 0304 	orr.w	r3, r3, #4
 8002214:	6013      	str	r3, [r2, #0]
}
 8002216:	bf00      	nop
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	080060dc 	.word	0x080060dc

08002228 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE);
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	3b01      	subs	r3, #1
 8002236:	4a0b      	ldr	r2, [pc, #44]	; (8002264 <LL_DMA_EnableIT_TE+0x3c>)
 8002238:	5cd3      	ldrb	r3, [r2, r3]
 800223a:	461a      	mov	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4413      	add	r3, r2
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	683a      	ldr	r2, [r7, #0]
 8002244:	3a01      	subs	r2, #1
 8002246:	4907      	ldr	r1, [pc, #28]	; (8002264 <LL_DMA_EnableIT_TE+0x3c>)
 8002248:	5c8a      	ldrb	r2, [r1, r2]
 800224a:	4611      	mov	r1, r2
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	440a      	add	r2, r1
 8002250:	f043 0308 	orr.w	r3, r3, #8
 8002254:	6013      	str	r3, [r2, #0]
}
 8002256:	bf00      	nop
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	080060dc 	.word	0x080060dc

08002268 <LL_USART_Enable>:
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f043 0201 	orr.w	r2, r3, #1
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	601a      	str	r2, [r3, #0]
}
 800227c:	bf00      	nop
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <LL_USART_ConfigAsyncMode>:
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	609a      	str	r2, [r3, #8]
}
 80022a8:	bf00      	nop
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b089      	sub	sp, #36	; 0x24
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	e853 3f00 	ldrex	r3, [r3]
 80022c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	f043 0310 	orr.w	r3, r3, #16
 80022ce:	61fb      	str	r3, [r7, #28]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	69fa      	ldr	r2, [r7, #28]
 80022d4:	61ba      	str	r2, [r7, #24]
 80022d6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022d8:	6979      	ldr	r1, [r7, #20]
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	e841 2300 	strex	r3, r2, [r1]
 80022e0:	613b      	str	r3, [r7, #16]
   return(result);
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d1e9      	bne.n	80022bc <LL_USART_EnableIT_IDLE+0x8>
}
 80022e8:	bf00      	nop
 80022ea:	bf00      	nop
 80022ec:	3724      	adds	r7, #36	; 0x24
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr

080022f6 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 80022f6:	b480      	push	{r7}
 80022f8:	b089      	sub	sp, #36	; 0x24
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	3308      	adds	r3, #8
 8002302:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	e853 3f00 	ldrex	r3, [r3]
 800230a:	60bb      	str	r3, [r7, #8]
   return(result);
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002312:	61fb      	str	r3, [r7, #28]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	3308      	adds	r3, #8
 8002318:	69fa      	ldr	r2, [r7, #28]
 800231a:	61ba      	str	r2, [r7, #24]
 800231c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800231e:	6979      	ldr	r1, [r7, #20]
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	e841 2300 	strex	r3, r2, [r1]
 8002326:	613b      	str	r3, [r7, #16]
   return(result);
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d1e7      	bne.n	80022fe <LL_USART_DisableIT_CTS+0x8>
}
 800232e:	bf00      	nop
 8002330:	bf00      	nop
 8002332:	3724      	adds	r7, #36	; 0x24
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr

0800233c <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 800233c:	b480      	push	{r7}
 800233e:	b089      	sub	sp, #36	; 0x24
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	3308      	adds	r3, #8
 8002348:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	e853 3f00 	ldrex	r3, [r3]
 8002350:	60bb      	str	r3, [r7, #8]
   return(result);
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002358:	61fb      	str	r3, [r7, #28]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	3308      	adds	r3, #8
 800235e:	69fa      	ldr	r2, [r7, #28]
 8002360:	61ba      	str	r2, [r7, #24]
 8002362:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002364:	6979      	ldr	r1, [r7, #20]
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	e841 2300 	strex	r3, r2, [r1]
 800236c:	613b      	str	r3, [r7, #16]
   return(result);
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d1e7      	bne.n	8002344 <LL_USART_EnableDMAReq_RX+0x8>
}
 8002374:	bf00      	nop
 8002376:	bf00      	nop
 8002378:	3724      	adds	r7, #36	; 0x24
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr

08002382 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8002382:	b480      	push	{r7}
 8002384:	b089      	sub	sp, #36	; 0x24
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	3308      	adds	r3, #8
 800238e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	e853 3f00 	ldrex	r3, [r3]
 8002396:	60bb      	str	r3, [r7, #8]
   return(result);
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800239e:	61fb      	str	r3, [r7, #28]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	3308      	adds	r3, #8
 80023a4:	69fa      	ldr	r2, [r7, #28]
 80023a6:	61ba      	str	r2, [r7, #24]
 80023a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023aa:	6979      	ldr	r1, [r7, #20]
 80023ac:	69ba      	ldr	r2, [r7, #24]
 80023ae:	e841 2300 	strex	r3, r2, [r1]
 80023b2:	613b      	str	r3, [r7, #16]
   return(result);
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d1e7      	bne.n	800238a <LL_USART_EnableDMAReq_TX+0x8>
}
 80023ba:	bf00      	nop
 80023bc:	bf00      	nop
 80023be:	3724      	adds	r7, #36	; 0x24
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <LL_USART_DMA_GetRegAddr>:
  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(const USART_TypeDef *USARTx, uint32_t Direction)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  uint32_t data_reg_addr;

  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d103      	bne.n	80023e0 <LL_USART_DMA_GetRegAddr+0x18>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	3328      	adds	r3, #40	; 0x28
 80023dc:	60fb      	str	r3, [r7, #12]
 80023de:	e002      	b.n	80023e6 <LL_USART_DMA_GetRegAddr+0x1e>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	3324      	adds	r3, #36	; 0x24
 80023e4:	60fb      	str	r3, [r7, #12]
  }

  return data_reg_addr;
 80023e6:	68fb      	ldr	r3, [r7, #12]
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3714      	adds	r7, #20
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <MX_USART2_UART_Init>:
	// type global variables here
uint16_t buf_read_pos = 0;

/* USART2 init function */
void MX_USART2_UART_Init(void)
{
 80023f4:	b5b0      	push	{r4, r5, r7, lr}
 80023f6:	b090      	sub	sp, #64	; 0x40
 80023f8:	af02      	add	r7, sp, #8
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80023fa:	f107 031c 	add.w	r3, r7, #28
 80023fe:	2200      	movs	r2, #0
 8002400:	601a      	str	r2, [r3, #0]
 8002402:	605a      	str	r2, [r3, #4]
 8002404:	609a      	str	r2, [r3, #8]
 8002406:	60da      	str	r2, [r3, #12]
 8002408:	611a      	str	r2, [r3, #16]
 800240a:	615a      	str	r2, [r3, #20]
 800240c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800240e:	1d3b      	adds	r3, r7, #4
 8002410:	2200      	movs	r2, #0
 8002412:	601a      	str	r2, [r3, #0]
 8002414:	605a      	str	r2, [r3, #4]
 8002416:	609a      	str	r2, [r3, #8]
 8002418:	60da      	str	r2, [r3, #12]
 800241a:	611a      	str	r2, [r3, #16]
 800241c:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 800241e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002422:	f7ff fcad 	bl	8001d80 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002426:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800242a:	f7ff fc91 	bl	8001d50 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA15   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_15;
 800242e:	f248 0304 	movw	r3, #32772	; 0x8004
 8002432:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002434:	2302      	movs	r3, #2
 8002436:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002438:	2303      	movs	r3, #3
 800243a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800243c:	2300      	movs	r3, #0
 800243e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002440:	2300      	movs	r3, #0
 8002442:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002444:	2307      	movs	r3, #7
 8002446:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002448:	1d3b      	adds	r3, r7, #4
 800244a:	4619      	mov	r1, r3
 800244c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002450:	f000 fb8e 	bl	8002b70 <LL_GPIO_Init>
   * Rx memory buffer will be handled in normal mode, not circular!
   * You can use configuration from example program and modify it.
   * For more information about DMA registers, refer to reference manual.
   */

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8002454:	2200      	movs	r2, #0
 8002456:	2106      	movs	r1, #6
 8002458:	4854      	ldr	r0, [pc, #336]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 800245a:	f7ff fce9 	bl	8001e30 <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_MEDIUM);
 800245e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002462:	2106      	movs	r1, #6
 8002464:	4851      	ldr	r0, [pc, #324]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 8002466:	f7ff fdd5 	bl	8002014 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 800246a:	2200      	movs	r2, #0
 800246c:	2106      	movs	r1, #6
 800246e:	484f      	ldr	r0, [pc, #316]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 8002470:	f7ff fd1c 	bl	8001eac <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 8002474:	2200      	movs	r2, #0
 8002476:	2106      	movs	r1, #6
 8002478:	484c      	ldr	r0, [pc, #304]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 800247a:	f7ff fd3b 	bl	8001ef4 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 800247e:	2280      	movs	r2, #128	; 0x80
 8002480:	2106      	movs	r1, #6
 8002482:	484a      	ldr	r0, [pc, #296]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 8002484:	f7ff fd5a 	bl	8001f3c <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 8002488:	2200      	movs	r2, #0
 800248a:	2106      	movs	r1, #6
 800248c:	4847      	ldr	r0, [pc, #284]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 800248e:	f7ff fd79 	bl	8001f84 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8002492:	2200      	movs	r2, #0
 8002494:	2106      	movs	r1, #6
 8002496:	4845      	ldr	r0, [pc, #276]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 8002498:	f7ff fd98 	bl	8001fcc <LL_DMA_SetMemorySize>

  LL_DMA_ConfigAddresses(	DMA1, LL_DMA_CHANNEL_6,
 800249c:	2101      	movs	r1, #1
 800249e:	4844      	ldr	r0, [pc, #272]	; (80025b0 <MX_USART2_UART_Init+0x1bc>)
 80024a0:	f7ff ff92 	bl	80023c8 <LL_USART_DMA_GetRegAddr>
 80024a4:	4604      	mov	r4, r0
 80024a6:	4d43      	ldr	r5, [pc, #268]	; (80025b4 <MX_USART2_UART_Init+0x1c0>)
 80024a8:	2106      	movs	r1, #6
 80024aa:	4840      	ldr	r0, [pc, #256]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 80024ac:	f7ff fce6 	bl	8001e7c <LL_DMA_GetDataTransferDirection>
 80024b0:	4603      	mov	r3, r0
 80024b2:	9300      	str	r3, [sp, #0]
 80024b4:	462b      	mov	r3, r5
 80024b6:	4622      	mov	r2, r4
 80024b8:	2106      	movs	r1, #6
 80024ba:	483c      	ldr	r0, [pc, #240]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 80024bc:	f7ff fe08 	bl	80020d0 <LL_DMA_ConfigAddresses>
						 	LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
							(uint32_t)bufferUSART2dma,
							LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 80024c0:	2280      	movs	r2, #128	; 0x80
 80024c2:	2106      	movs	r1, #6
 80024c4:	4839      	ldr	r0, [pc, #228]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 80024c6:	f7ff fdc9 	bl	800205c <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 80024ca:	2106      	movs	r1, #6
 80024cc:	4837      	ldr	r0, [pc, #220]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 80024ce:	f7ff fc6f 	bl	8001db0 <LL_DMA_EnableChannel>
  LL_USART_EnableDMAReq_RX(USART2);
 80024d2:	4837      	ldr	r0, [pc, #220]	; (80025b0 <MX_USART2_UART_Init+0x1bc>)
 80024d4:	f7ff ff32 	bl	800233c <LL_USART_EnableDMAReq_RX>

  LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_6);
 80024d8:	2106      	movs	r1, #6
 80024da:	4834      	ldr	r0, [pc, #208]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 80024dc:	f7ff fe64 	bl	80021a8 <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_HT(DMA1, LL_DMA_CHANNEL_6);
 80024e0:	2106      	movs	r1, #6
 80024e2:	4832      	ldr	r0, [pc, #200]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 80024e4:	f7ff fe80 	bl	80021e8 <LL_DMA_EnableIT_HT>

  /* USART2_TX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_7, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80024e8:	2210      	movs	r2, #16
 80024ea:	2107      	movs	r1, #7
 80024ec:	482f      	ldr	r0, [pc, #188]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 80024ee:	f7ff fc9f 	bl	8001e30 <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PRIORITY_MEDIUM);
 80024f2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80024f6:	2107      	movs	r1, #7
 80024f8:	482c      	ldr	r0, [pc, #176]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 80024fa:	f7ff fd8b 	bl	8002014 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MODE_NORMAL);
 80024fe:	2200      	movs	r2, #0
 8002500:	2107      	movs	r1, #7
 8002502:	482a      	ldr	r0, [pc, #168]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 8002504:	f7ff fcd2 	bl	8001eac <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PERIPH_NOINCREMENT);
 8002508:	2200      	movs	r2, #0
 800250a:	2107      	movs	r1, #7
 800250c:	4827      	ldr	r0, [pc, #156]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 800250e:	f7ff fcf1 	bl	8001ef4 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MEMORY_INCREMENT);
 8002512:	2280      	movs	r2, #128	; 0x80
 8002514:	2107      	movs	r1, #7
 8002516:	4825      	ldr	r0, [pc, #148]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 8002518:	f7ff fd10 	bl	8001f3c <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PDATAALIGN_BYTE);
 800251c:	2200      	movs	r2, #0
 800251e:	2107      	movs	r1, #7
 8002520:	4822      	ldr	r0, [pc, #136]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 8002522:	f7ff fd2f 	bl	8001f84 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);
 8002526:	2200      	movs	r2, #0
 8002528:	2107      	movs	r1, #7
 800252a:	4820      	ldr	r0, [pc, #128]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 800252c:	f7ff fd4e 	bl	8001fcc <LL_DMA_SetMemorySize>

  LL_DMA_SetPeriphAddress(DMA1, LL_DMA_CHANNEL_7, LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
 8002530:	2100      	movs	r1, #0
 8002532:	481f      	ldr	r0, [pc, #124]	; (80025b0 <MX_USART2_UART_Init+0x1bc>)
 8002534:	f7ff ff48 	bl	80023c8 <LL_USART_DMA_GetRegAddr>
 8002538:	4603      	mov	r3, r0
 800253a:	461a      	mov	r2, r3
 800253c:	2107      	movs	r1, #7
 800253e:	481b      	ldr	r0, [pc, #108]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 8002540:	f7ff fe1a 	bl	8002178 <LL_DMA_SetPeriphAddress>
  LL_USART_EnableDMAReq_TX(USART2);
 8002544:	481a      	ldr	r0, [pc, #104]	; (80025b0 <MX_USART2_UART_Init+0x1bc>)
 8002546:	f7ff ff1c 	bl	8002382 <LL_USART_EnableDMAReq_TX>

  LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_7);
 800254a:	2107      	movs	r1, #7
 800254c:	4817      	ldr	r0, [pc, #92]	; (80025ac <MX_USART2_UART_Init+0x1b8>)
 800254e:	f7ff fe6b 	bl	8002228 <LL_DMA_EnableIT_TE>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8002552:	2100      	movs	r1, #0
 8002554:	2026      	movs	r0, #38	; 0x26
 8002556:	f7ff fbd1 	bl	8001cfc <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 800255a:	2026      	movs	r0, #38	; 0x26
 800255c:	f7ff fbb0 	bl	8001cc0 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8002560:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002564:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002566:	2300      	movs	r3, #0
 8002568:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800256a:	2300      	movs	r3, #0
 800256c:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800256e:	2300      	movs	r3, #0
 8002570:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002572:	230c      	movs	r3, #12
 8002574:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002576:	2300      	movs	r3, #0
 8002578:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800257a:	2300      	movs	r3, #0
 800257c:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 800257e:	f107 031c 	add.w	r3, r7, #28
 8002582:	4619      	mov	r1, r3
 8002584:	480a      	ldr	r0, [pc, #40]	; (80025b0 <MX_USART2_UART_Init+0x1bc>)
 8002586:	f000 fe59 	bl	800323c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 800258a:	4809      	ldr	r0, [pc, #36]	; (80025b0 <MX_USART2_UART_Init+0x1bc>)
 800258c:	f7ff fe7c 	bl	8002288 <LL_USART_ConfigAsyncMode>
  LL_USART_DisableIT_CTS(USART2);
 8002590:	4807      	ldr	r0, [pc, #28]	; (80025b0 <MX_USART2_UART_Init+0x1bc>)
 8002592:	f7ff feb0 	bl	80022f6 <LL_USART_DisableIT_CTS>

  /* Enable USART2 peripheral and interrupts*/
  LL_USART_EnableIT_IDLE(USART2);
 8002596:	4806      	ldr	r0, [pc, #24]	; (80025b0 <MX_USART2_UART_Init+0x1bc>)
 8002598:	f7ff fe8c 	bl	80022b4 <LL_USART_EnableIT_IDLE>
  LL_USART_Enable(USART2);
 800259c:	4804      	ldr	r0, [pc, #16]	; (80025b0 <MX_USART2_UART_Init+0x1bc>)
 800259e:	f7ff fe63 	bl	8002268 <LL_USART_Enable>
  	  //type your code here:
}
 80025a2:	bf00      	nop
 80025a4:	3738      	adds	r7, #56	; 0x38
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bdb0      	pop	{r4, r5, r7, pc}
 80025aa:	bf00      	nop
 80025ac:	40020000 	.word	0x40020000
 80025b0:	40004400 	.word	0x40004400
 80025b4:	20000200 	.word	0x20000200

080025b8 <USART2_PutBuffer>:


// Send data stored in buffer with DMA
void USART2_PutBuffer(uint8_t *buffer, uint8_t length)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	460b      	mov	r3, r1
 80025c2:	70fb      	strb	r3, [r7, #3]
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_7, (uint32_t)buffer);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	461a      	mov	r2, r3
 80025c8:	2107      	movs	r1, #7
 80025ca:	480a      	ldr	r0, [pc, #40]	; (80025f4 <USART2_PutBuffer+0x3c>)
 80025cc:	f7ff fdbc 	bl	8002148 <LL_DMA_SetMemoryAddress>

	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_7, length);
 80025d0:	78fb      	ldrb	r3, [r7, #3]
 80025d2:	461a      	mov	r2, r3
 80025d4:	2107      	movs	r1, #7
 80025d6:	4807      	ldr	r0, [pc, #28]	; (80025f4 <USART2_PutBuffer+0x3c>)
 80025d8:	f7ff fd40 	bl	800205c <LL_DMA_SetDataLength>

	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_7);
 80025dc:	2107      	movs	r1, #7
 80025de:	4805      	ldr	r0, [pc, #20]	; (80025f4 <USART2_PutBuffer+0x3c>)
 80025e0:	f7ff fde2 	bl	80021a8 <LL_DMA_EnableIT_TC>

	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_7);
 80025e4:	2107      	movs	r1, #7
 80025e6:	4803      	ldr	r0, [pc, #12]	; (80025f4 <USART2_PutBuffer+0x3c>)
 80025e8:	f7ff fbe2 	bl	8001db0 <LL_DMA_EnableChannel>
}
 80025ec:	bf00      	nop
 80025ee:	3708      	adds	r7, #8
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	40020000 	.word	0x40020000

080025f8 <USART2_CheckDmaReception>:
 *	Forwards data to callback function.
 *	Keeps track of pointer pointing to Rx memory buffer and resets the pointer if overflow is possible in next Rx.
 *	Refer to reference manual - "normal memory mode" and "increment memory mode".
 */
void USART2_CheckDmaReception(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
	uint16_t pos = DMA_USART2_BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6);
 80025fe:	2106      	movs	r1, #6
 8002600:	482a      	ldr	r0, [pc, #168]	; (80026ac <USART2_CheckDmaReception+0xb4>)
 8002602:	f7ff fd4f 	bl	80020a4 <LL_DMA_GetDataLength>
 8002606:	4603      	mov	r3, r0
 8002608:	b29b      	uxth	r3, r3
 800260a:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800260e:	80fb      	strh	r3, [r7, #6]

	if (pos >= DMA_USART2_BUFFER_SIZE)
 8002610:	88fb      	ldrh	r3, [r7, #6]
 8002612:	2b7f      	cmp	r3, #127	; 0x7f
 8002614:	d941      	bls.n	800269a <USART2_CheckDmaReception+0xa2>
	{
		// set the DMA address pointer back to the beginning of the buffer
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);
 8002616:	2106      	movs	r1, #6
 8002618:	4824      	ldr	r0, [pc, #144]	; (80026ac <USART2_CheckDmaReception+0xb4>)
 800261a:	f7ff fbe9 	bl	8001df0 <LL_DMA_DisableChannel>
		LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_6, (uint32_t)bufferUSART2dma);
 800261e:	4b24      	ldr	r3, [pc, #144]	; (80026b0 <USART2_CheckDmaReception+0xb8>)
 8002620:	461a      	mov	r2, r3
 8002622:	2106      	movs	r1, #6
 8002624:	4821      	ldr	r0, [pc, #132]	; (80026ac <USART2_CheckDmaReception+0xb4>)
 8002626:	f7ff fd8f 	bl	8002148 <LL_DMA_SetMemoryAddress>
		LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 800262a:	2280      	movs	r2, #128	; 0x80
 800262c:	2106      	movs	r1, #6
 800262e:	481f      	ldr	r0, [pc, #124]	; (80026ac <USART2_CheckDmaReception+0xb4>)
 8002630:	f7ff fd14 	bl	800205c <LL_DMA_SetDataLength>
		LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8002634:	2106      	movs	r1, #6
 8002636:	481d      	ldr	r0, [pc, #116]	; (80026ac <USART2_CheckDmaReception+0xb4>)
 8002638:	f7ff fbba 	bl	8001db0 <LL_DMA_EnableChannel>

		// process all data until the end of the buffer
		while(buf_read_pos < DMA_USART2_BUFFER_SIZE)
 800263c:	e012      	b.n	8002664 <USART2_CheckDmaReception+0x6c>
		{
			if(USART2_ProcessData != 0)
 800263e:	4b1d      	ldr	r3, [pc, #116]	; (80026b4 <USART2_CheckDmaReception+0xbc>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d008      	beq.n	8002658 <USART2_CheckDmaReception+0x60>
			{
				USART2_ProcessData(bufferUSART2dma[buf_read_pos]);
 8002646:	4b1b      	ldr	r3, [pc, #108]	; (80026b4 <USART2_CheckDmaReception+0xbc>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a1b      	ldr	r2, [pc, #108]	; (80026b8 <USART2_CheckDmaReception+0xc0>)
 800264c:	8812      	ldrh	r2, [r2, #0]
 800264e:	4611      	mov	r1, r2
 8002650:	4a17      	ldr	r2, [pc, #92]	; (80026b0 <USART2_CheckDmaReception+0xb8>)
 8002652:	5c52      	ldrb	r2, [r2, r1]
 8002654:	4610      	mov	r0, r2
 8002656:	4798      	blx	r3
			}
			buf_read_pos++;
 8002658:	4b17      	ldr	r3, [pc, #92]	; (80026b8 <USART2_CheckDmaReception+0xc0>)
 800265a:	881b      	ldrh	r3, [r3, #0]
 800265c:	3301      	adds	r3, #1
 800265e:	b29a      	uxth	r2, r3
 8002660:	4b15      	ldr	r3, [pc, #84]	; (80026b8 <USART2_CheckDmaReception+0xc0>)
 8002662:	801a      	strh	r2, [r3, #0]
		while(buf_read_pos < DMA_USART2_BUFFER_SIZE)
 8002664:	4b14      	ldr	r3, [pc, #80]	; (80026b8 <USART2_CheckDmaReception+0xc0>)
 8002666:	881b      	ldrh	r3, [r3, #0]
 8002668:	2b7f      	cmp	r3, #127	; 0x7f
 800266a:	d9e8      	bls.n	800263e <USART2_CheckDmaReception+0x46>
		}

		buf_read_pos = 0;
 800266c:	4b12      	ldr	r3, [pc, #72]	; (80026b8 <USART2_CheckDmaReception+0xc0>)
 800266e:	2200      	movs	r2, #0
 8002670:	801a      	strh	r2, [r3, #0]
				USART2_ProcessData(bufferUSART2dma[buf_read_pos]);
			}
			buf_read_pos++;
		}
	}
}
 8002672:	e017      	b.n	80026a4 <USART2_CheckDmaReception+0xac>
			if(USART2_ProcessData != 0)
 8002674:	4b0f      	ldr	r3, [pc, #60]	; (80026b4 <USART2_CheckDmaReception+0xbc>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d008      	beq.n	800268e <USART2_CheckDmaReception+0x96>
				USART2_ProcessData(bufferUSART2dma[buf_read_pos]);
 800267c:	4b0d      	ldr	r3, [pc, #52]	; (80026b4 <USART2_CheckDmaReception+0xbc>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a0d      	ldr	r2, [pc, #52]	; (80026b8 <USART2_CheckDmaReception+0xc0>)
 8002682:	8812      	ldrh	r2, [r2, #0]
 8002684:	4611      	mov	r1, r2
 8002686:	4a0a      	ldr	r2, [pc, #40]	; (80026b0 <USART2_CheckDmaReception+0xb8>)
 8002688:	5c52      	ldrb	r2, [r2, r1]
 800268a:	4610      	mov	r0, r2
 800268c:	4798      	blx	r3
			buf_read_pos++;
 800268e:	4b0a      	ldr	r3, [pc, #40]	; (80026b8 <USART2_CheckDmaReception+0xc0>)
 8002690:	881b      	ldrh	r3, [r3, #0]
 8002692:	3301      	adds	r3, #1
 8002694:	b29a      	uxth	r2, r3
 8002696:	4b08      	ldr	r3, [pc, #32]	; (80026b8 <USART2_CheckDmaReception+0xc0>)
 8002698:	801a      	strh	r2, [r3, #0]
		while(buf_read_pos < pos)
 800269a:	4b07      	ldr	r3, [pc, #28]	; (80026b8 <USART2_CheckDmaReception+0xc0>)
 800269c:	881b      	ldrh	r3, [r3, #0]
 800269e:	88fa      	ldrh	r2, [r7, #6]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d8e7      	bhi.n	8002674 <USART2_CheckDmaReception+0x7c>
}
 80026a4:	bf00      	nop
 80026a6:	3708      	adds	r7, #8
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	40020000 	.word	0x40020000
 80026b0:	20000200 	.word	0x20000200
 80026b4:	20000280 	.word	0x20000280
 80026b8:	20000284 	.word	0x20000284

080026bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80026bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026f4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80026c0:	f7ff faec 	bl	8001c9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026c4:	480c      	ldr	r0, [pc, #48]	; (80026f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80026c6:	490d      	ldr	r1, [pc, #52]	; (80026fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80026c8:	4a0d      	ldr	r2, [pc, #52]	; (8002700 <LoopForever+0xe>)
  movs r3, #0
 80026ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026cc:	e002      	b.n	80026d4 <LoopCopyDataInit>

080026ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026d2:	3304      	adds	r3, #4

080026d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026d8:	d3f9      	bcc.n	80026ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026da:	4a0a      	ldr	r2, [pc, #40]	; (8002704 <LoopForever+0x12>)
  ldr r4, =_ebss
 80026dc:	4c0a      	ldr	r4, [pc, #40]	; (8002708 <LoopForever+0x16>)
  movs r3, #0
 80026de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026e0:	e001      	b.n	80026e6 <LoopFillZerobss>

080026e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026e4:	3204      	adds	r2, #4

080026e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026e8:	d3fb      	bcc.n	80026e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026ea:	f001 fcf9 	bl	80040e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80026ee:	f7ff f81f 	bl	8001730 <main>

080026f2 <LoopForever>:

LoopForever:
    b LoopForever
 80026f2:	e7fe      	b.n	80026f2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80026f4:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80026f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026fc:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002700:	0800645c 	.word	0x0800645c
  ldr r2, =_sbss
 8002704:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002708:	200003d4 	.word	0x200003d4

0800270c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800270c:	e7fe      	b.n	800270c <ADC1_2_IRQHandler>
	...

08002710 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002714:	4b08      	ldr	r3, [pc, #32]	; (8002738 <HAL_Init+0x28>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a07      	ldr	r2, [pc, #28]	; (8002738 <HAL_Init+0x28>)
 800271a:	f043 0310 	orr.w	r3, r3, #16
 800271e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002720:	2003      	movs	r0, #3
 8002722:	f000 f8ed 	bl	8002900 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002726:	2000      	movs	r0, #0
 8002728:	f000 f808 	bl	800273c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800272c:	f7ff f892 	bl	8001854 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	40022000 	.word	0x40022000

0800273c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002744:	4b12      	ldr	r3, [pc, #72]	; (8002790 <HAL_InitTick+0x54>)
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	4b12      	ldr	r3, [pc, #72]	; (8002794 <HAL_InitTick+0x58>)
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	4619      	mov	r1, r3
 800274e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002752:	fbb3 f3f1 	udiv	r3, r3, r1
 8002756:	fbb2 f3f3 	udiv	r3, r2, r3
 800275a:	4618      	mov	r0, r3
 800275c:	f000 f8f7 	bl	800294e <HAL_SYSTICK_Config>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e00e      	b.n	8002788 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2b0f      	cmp	r3, #15
 800276e:	d80a      	bhi.n	8002786 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002770:	2200      	movs	r2, #0
 8002772:	6879      	ldr	r1, [r7, #4]
 8002774:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002778:	f000 f8cd 	bl	8002916 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800277c:	4a06      	ldr	r2, [pc, #24]	; (8002798 <HAL_InitTick+0x5c>)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002782:	2300      	movs	r3, #0
 8002784:	e000      	b.n	8002788 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
}
 8002788:	4618      	mov	r0, r3
 800278a:	3708      	adds	r7, #8
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	20000004 	.word	0x20000004
 8002794:	2000000c 	.word	0x2000000c
 8002798:	20000008 	.word	0x20000008

0800279c <__NVIC_SetPriorityGrouping>:
{
 800279c:	b480      	push	{r7}
 800279e:	b085      	sub	sp, #20
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f003 0307 	and.w	r3, r3, #7
 80027aa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027ac:	4b0c      	ldr	r3, [pc, #48]	; (80027e0 <__NVIC_SetPriorityGrouping+0x44>)
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027b2:	68ba      	ldr	r2, [r7, #8]
 80027b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027b8:	4013      	ands	r3, r2
 80027ba:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027ce:	4a04      	ldr	r2, [pc, #16]	; (80027e0 <__NVIC_SetPriorityGrouping+0x44>)
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	60d3      	str	r3, [r2, #12]
}
 80027d4:	bf00      	nop
 80027d6:	3714      	adds	r7, #20
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr
 80027e0:	e000ed00 	.word	0xe000ed00

080027e4 <__NVIC_GetPriorityGrouping>:
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027e8:	4b04      	ldr	r3, [pc, #16]	; (80027fc <__NVIC_GetPriorityGrouping+0x18>)
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	0a1b      	lsrs	r3, r3, #8
 80027ee:	f003 0307 	and.w	r3, r3, #7
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr
 80027fc:	e000ed00 	.word	0xe000ed00

08002800 <__NVIC_SetPriority>:
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	4603      	mov	r3, r0
 8002808:	6039      	str	r1, [r7, #0]
 800280a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800280c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002810:	2b00      	cmp	r3, #0
 8002812:	db0a      	blt.n	800282a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	b2da      	uxtb	r2, r3
 8002818:	490c      	ldr	r1, [pc, #48]	; (800284c <__NVIC_SetPriority+0x4c>)
 800281a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281e:	0112      	lsls	r2, r2, #4
 8002820:	b2d2      	uxtb	r2, r2
 8002822:	440b      	add	r3, r1
 8002824:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002828:	e00a      	b.n	8002840 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	b2da      	uxtb	r2, r3
 800282e:	4908      	ldr	r1, [pc, #32]	; (8002850 <__NVIC_SetPriority+0x50>)
 8002830:	79fb      	ldrb	r3, [r7, #7]
 8002832:	f003 030f 	and.w	r3, r3, #15
 8002836:	3b04      	subs	r3, #4
 8002838:	0112      	lsls	r2, r2, #4
 800283a:	b2d2      	uxtb	r2, r2
 800283c:	440b      	add	r3, r1
 800283e:	761a      	strb	r2, [r3, #24]
}
 8002840:	bf00      	nop
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr
 800284c:	e000e100 	.word	0xe000e100
 8002850:	e000ed00 	.word	0xe000ed00

08002854 <NVIC_EncodePriority>:
{
 8002854:	b480      	push	{r7}
 8002856:	b089      	sub	sp, #36	; 0x24
 8002858:	af00      	add	r7, sp, #0
 800285a:	60f8      	str	r0, [r7, #12]
 800285c:	60b9      	str	r1, [r7, #8]
 800285e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f003 0307 	and.w	r3, r3, #7
 8002866:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	f1c3 0307 	rsb	r3, r3, #7
 800286e:	2b04      	cmp	r3, #4
 8002870:	bf28      	it	cs
 8002872:	2304      	movcs	r3, #4
 8002874:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002876:	69fb      	ldr	r3, [r7, #28]
 8002878:	3304      	adds	r3, #4
 800287a:	2b06      	cmp	r3, #6
 800287c:	d902      	bls.n	8002884 <NVIC_EncodePriority+0x30>
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	3b03      	subs	r3, #3
 8002882:	e000      	b.n	8002886 <NVIC_EncodePriority+0x32>
 8002884:	2300      	movs	r3, #0
 8002886:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002888:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	43da      	mvns	r2, r3
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	401a      	ands	r2, r3
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800289c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	fa01 f303 	lsl.w	r3, r1, r3
 80028a6:	43d9      	mvns	r1, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028ac:	4313      	orrs	r3, r2
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3724      	adds	r7, #36	; 0x24
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
	...

080028bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	3b01      	subs	r3, #1
 80028c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028cc:	d301      	bcc.n	80028d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028ce:	2301      	movs	r3, #1
 80028d0:	e00f      	b.n	80028f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028d2:	4a0a      	ldr	r2, [pc, #40]	; (80028fc <SysTick_Config+0x40>)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	3b01      	subs	r3, #1
 80028d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028da:	210f      	movs	r1, #15
 80028dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80028e0:	f7ff ff8e 	bl	8002800 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028e4:	4b05      	ldr	r3, [pc, #20]	; (80028fc <SysTick_Config+0x40>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028ea:	4b04      	ldr	r3, [pc, #16]	; (80028fc <SysTick_Config+0x40>)
 80028ec:	2207      	movs	r2, #7
 80028ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028f0:	2300      	movs	r3, #0
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3708      	adds	r7, #8
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	e000e010 	.word	0xe000e010

08002900 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f7ff ff47 	bl	800279c <__NVIC_SetPriorityGrouping>
}
 800290e:	bf00      	nop
 8002910:	3708      	adds	r7, #8
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}

08002916 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002916:	b580      	push	{r7, lr}
 8002918:	b086      	sub	sp, #24
 800291a:	af00      	add	r7, sp, #0
 800291c:	4603      	mov	r3, r0
 800291e:	60b9      	str	r1, [r7, #8]
 8002920:	607a      	str	r2, [r7, #4]
 8002922:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002924:	2300      	movs	r3, #0
 8002926:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002928:	f7ff ff5c 	bl	80027e4 <__NVIC_GetPriorityGrouping>
 800292c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	68b9      	ldr	r1, [r7, #8]
 8002932:	6978      	ldr	r0, [r7, #20]
 8002934:	f7ff ff8e 	bl	8002854 <NVIC_EncodePriority>
 8002938:	4602      	mov	r2, r0
 800293a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800293e:	4611      	mov	r1, r2
 8002940:	4618      	mov	r0, r3
 8002942:	f7ff ff5d 	bl	8002800 <__NVIC_SetPriority>
}
 8002946:	bf00      	nop
 8002948:	3718      	adds	r7, #24
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}

0800294e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	b082      	sub	sp, #8
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f7ff ffb0 	bl	80028bc <SysTick_Config>
 800295c:	4603      	mov	r3, r0
}
 800295e:	4618      	mov	r0, r3
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}

08002966 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8002966:	b480      	push	{r7}
 8002968:	b089      	sub	sp, #36	; 0x24
 800296a:	af00      	add	r7, sp, #0
 800296c:	60f8      	str	r0, [r7, #12]
 800296e:	60b9      	str	r1, [r7, #8]
 8002970:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	fa93 f3a3 	rbit	r3, r3
 8002980:	613b      	str	r3, [r7, #16]
  return result;
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	fab3 f383 	clz	r3, r3
 8002988:	b2db      	uxtb	r3, r3
 800298a:	005b      	lsls	r3, r3, #1
 800298c:	2103      	movs	r1, #3
 800298e:	fa01 f303 	lsl.w	r3, r1, r3
 8002992:	43db      	mvns	r3, r3
 8002994:	401a      	ands	r2, r3
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	fa93 f3a3 	rbit	r3, r3
 80029a0:	61bb      	str	r3, [r7, #24]
  return result;
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	fab3 f383 	clz	r3, r3
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	6879      	ldr	r1, [r7, #4]
 80029ae:	fa01 f303 	lsl.w	r3, r1, r3
 80029b2:	431a      	orrs	r2, r3
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	601a      	str	r2, [r3, #0]
}
 80029b8:	bf00      	nop
 80029ba:	3724      	adds	r7, #36	; 0x24
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b085      	sub	sp, #20
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	60b9      	str	r1, [r7, #8]
 80029ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	685a      	ldr	r2, [r3, #4]
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	43db      	mvns	r3, r3
 80029d8:	401a      	ands	r2, r3
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	6879      	ldr	r1, [r7, #4]
 80029de:	fb01 f303 	mul.w	r3, r1, r3
 80029e2:	431a      	orrs	r2, r3
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	605a      	str	r2, [r3, #4]
}
 80029e8:	bf00      	nop
 80029ea:	3714      	adds	r7, #20
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b089      	sub	sp, #36	; 0x24
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	60b9      	str	r1, [r7, #8]
 80029fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	689a      	ldr	r2, [r3, #8]
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	fa93 f3a3 	rbit	r3, r3
 8002a0e:	613b      	str	r3, [r7, #16]
  return result;
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	fab3 f383 	clz	r3, r3
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	2103      	movs	r1, #3
 8002a1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a20:	43db      	mvns	r3, r3
 8002a22:	401a      	ands	r2, r3
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	fa93 f3a3 	rbit	r3, r3
 8002a2e:	61bb      	str	r3, [r7, #24]
  return result;
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	fab3 f383 	clz	r3, r3
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	005b      	lsls	r3, r3, #1
 8002a3a:	6879      	ldr	r1, [r7, #4]
 8002a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a40:	431a      	orrs	r2, r3
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8002a46:	bf00      	nop
 8002a48:	3724      	adds	r7, #36	; 0x24
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr

08002a52 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8002a52:	b480      	push	{r7}
 8002a54:	b089      	sub	sp, #36	; 0x24
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	60f8      	str	r0, [r7, #12]
 8002a5a:	60b9      	str	r1, [r7, #8]
 8002a5c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	68da      	ldr	r2, [r3, #12]
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	fa93 f3a3 	rbit	r3, r3
 8002a6c:	613b      	str	r3, [r7, #16]
  return result;
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	fab3 f383 	clz	r3, r3
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	005b      	lsls	r3, r3, #1
 8002a78:	2103      	movs	r1, #3
 8002a7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a7e:	43db      	mvns	r3, r3
 8002a80:	401a      	ands	r2, r3
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	fa93 f3a3 	rbit	r3, r3
 8002a8c:	61bb      	str	r3, [r7, #24]
  return result;
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	fab3 f383 	clz	r3, r3
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	6879      	ldr	r1, [r7, #4]
 8002a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a9e:	431a      	orrs	r2, r3
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	60da      	str	r2, [r3, #12]
}
 8002aa4:	bf00      	nop
 8002aa6:	3724      	adds	r7, #36	; 0x24
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b089      	sub	sp, #36	; 0x24
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	6a1a      	ldr	r2, [r3, #32]
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	fa93 f3a3 	rbit	r3, r3
 8002aca:	613b      	str	r3, [r7, #16]
  return result;
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	fab3 f383 	clz	r3, r3
 8002ad2:	b2db      	uxtb	r3, r3
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	210f      	movs	r1, #15
 8002ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8002adc:	43db      	mvns	r3, r3
 8002ade:	401a      	ands	r2, r3
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	fa93 f3a3 	rbit	r3, r3
 8002aea:	61bb      	str	r3, [r7, #24]
  return result;
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	fab3 f383 	clz	r3, r3
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	6879      	ldr	r1, [r7, #4]
 8002af8:	fa01 f303 	lsl.w	r3, r1, r3
 8002afc:	431a      	orrs	r2, r3
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8002b02:	bf00      	nop
 8002b04:	3724      	adds	r7, #36	; 0x24
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr

08002b0e <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	b089      	sub	sp, #36	; 0x24
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	60f8      	str	r0, [r7, #12]
 8002b16:	60b9      	str	r1, [r7, #8]
 8002b18:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	0a1b      	lsrs	r3, r3, #8
 8002b22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	fa93 f3a3 	rbit	r3, r3
 8002b2a:	613b      	str	r3, [r7, #16]
  return result;
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	fab3 f383 	clz	r3, r3
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	210f      	movs	r1, #15
 8002b38:	fa01 f303 	lsl.w	r3, r1, r3
 8002b3c:	43db      	mvns	r3, r3
 8002b3e:	401a      	ands	r2, r3
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	0a1b      	lsrs	r3, r3, #8
 8002b44:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	fa93 f3a3 	rbit	r3, r3
 8002b4c:	61bb      	str	r3, [r7, #24]
  return result;
 8002b4e:	69bb      	ldr	r3, [r7, #24]
 8002b50:	fab3 f383 	clz	r3, r3
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	6879      	ldr	r1, [r7, #4]
 8002b5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b5e:	431a      	orrs	r2, r3
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8002b64:	bf00      	nop
 8002b66:	3724      	adds	r7, #36	; 0x24
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b088      	sub	sp, #32
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	fa93 f3a3 	rbit	r3, r3
 8002b86:	613b      	str	r3, [r7, #16]
  return result;
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	fab3 f383 	clz	r3, r3
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002b92:	e051      	b.n	8002c38 <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	2101      	movs	r1, #1
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8002ba4:	69bb      	ldr	r3, [r7, #24]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d043      	beq.n	8002c32 <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d003      	beq.n	8002bba <LL_GPIO_Init+0x4a>
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d10e      	bne.n	8002bd8 <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	69b9      	ldr	r1, [r7, #24]
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f7ff ff16 	bl	80029f4 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	6819      	ldr	r1, [r3, #0]
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f7ff fef6 	bl	80029c4 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	691b      	ldr	r3, [r3, #16]
 8002bdc:	461a      	mov	r2, r3
 8002bde:	69b9      	ldr	r1, [r7, #24]
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f7ff ff36 	bl	8002a52 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d11a      	bne.n	8002c24 <LL_GPIO_Init+0xb4>
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	fa93 f3a3 	rbit	r3, r3
 8002bf8:	60bb      	str	r3, [r7, #8]
  return result;
 8002bfa:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8002bfc:	fab3 f383 	clz	r3, r3
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	2b07      	cmp	r3, #7
 8002c04:	d807      	bhi.n	8002c16 <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	695b      	ldr	r3, [r3, #20]
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	69b9      	ldr	r1, [r7, #24]
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f7ff ff4e 	bl	8002ab0 <LL_GPIO_SetAFPin_0_7>
 8002c14:	e006      	b.n	8002c24 <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	695b      	ldr	r3, [r3, #20]
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	69b9      	ldr	r1, [r7, #24]
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f7ff ff75 	bl	8002b0e <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	461a      	mov	r2, r3
 8002c2a:	69b9      	ldr	r1, [r7, #24]
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f7ff fe9a 	bl	8002966 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	3301      	adds	r3, #1
 8002c36:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d1a6      	bne.n	8002b94 <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 8002c46:	2300      	movs	r3, #0
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3720      	adds	r7, #32
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <LL_I2C_Enable>:
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f043 0201 	orr.w	r2, r3, #1
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	601a      	str	r2, [r3, #0]
}
 8002c64:	bf00      	nop
 8002c66:	370c      	adds	r7, #12
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6e:	4770      	bx	lr

08002c70 <LL_I2C_Disable>:
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f023 0201 	bic.w	r2, r3, #1
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	601a      	str	r2, [r3, #0]
}
 8002c84:	bf00      	nop
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <LL_I2C_ConfigFilters>:
{
 8002c90:	b480      	push	{r7}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	0219      	lsls	r1, r3, #8
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	430b      	orrs	r3, r1
 8002cac:	431a      	orrs	r2, r3
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	601a      	str	r2, [r3, #0]
}
 8002cb2:	bf00      	nop
 8002cb4:	3714      	adds	r7, #20
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr

08002cbe <LL_I2C_SetOwnAddress1>:
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	b085      	sub	sp, #20
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	60f8      	str	r0, [r7, #12]
 8002cc6:	60b9      	str	r1, [r7, #8]
 8002cc8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002cd2:	f023 0307 	bic.w	r3, r3, #7
 8002cd6:	68b9      	ldr	r1, [r7, #8]
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	609a      	str	r2, [r3, #8]
}
 8002ce2:	bf00      	nop
 8002ce4:	3714      	adds	r7, #20
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr

08002cee <LL_I2C_EnableOwnAddress1>:
{
 8002cee:	b480      	push	{r7}
 8002cf0:	b083      	sub	sp, #12
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	609a      	str	r2, [r3, #8]
}
 8002d02:	bf00      	nop
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr

08002d0e <LL_I2C_DisableOwnAddress1>:
{
 8002d0e:	b480      	push	{r7}
 8002d10:	b083      	sub	sp, #12
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	609a      	str	r2, [r3, #8]
}
 8002d22:	bf00      	nop
 8002d24:	370c      	adds	r7, #12
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr

08002d2e <LL_I2C_SetTiming>:
{
 8002d2e:	b480      	push	{r7}
 8002d30:	b083      	sub	sp, #12
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
 8002d36:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	683a      	ldr	r2, [r7, #0]
 8002d3c:	611a      	str	r2, [r3, #16]
}
 8002d3e:	bf00      	nop
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <LL_I2C_SetMode>:
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	b083      	sub	sp, #12
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
 8002d52:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	431a      	orrs	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	601a      	str	r2, [r3, #0]
}
 8002d64:	bf00      	nop
 8002d66:	370c      	adds	r7, #12
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr

08002d70 <LL_I2C_AcknowledgeNextData>:
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	431a      	orrs	r2, r3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	605a      	str	r2, [r3, #4]
}
 8002d8a:	bf00      	nop
 8002d8c:	370c      	adds	r7, #12
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr

08002d96 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, const LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8002d96:	b580      	push	{r7, lr}
 8002d98:	b082      	sub	sp, #8
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
 8002d9e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f7ff ff65 	bl	8002c70 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	6899      	ldr	r1, [r3, #8]
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	461a      	mov	r2, r3
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f7ff ff6d 	bl	8002c90 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	4619      	mov	r1, r3
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f7ff ffb6 	bl	8002d2e <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f7ff ff44 	bl	8002c50 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f7ff ffa0 	bl	8002d0e <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	6919      	ldr	r1, [r3, #16]
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	699b      	ldr	r3, [r3, #24]
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f7ff ff70 	bl	8002cbe <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	691b      	ldr	r3, [r3, #16]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d002      	beq.n	8002dec <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f7ff ff81 	bl	8002cee <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4619      	mov	r1, r3
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f7ff ffa9 	bl	8002d4a <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	695b      	ldr	r3, [r3, #20]
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f7ff ffb6 	bl	8002d70 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8002e04:	2300      	movs	r3, #0
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3708      	adds	r7, #8
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
	...

08002e10 <LL_RCC_HSI_IsReady>:
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8002e14:	4b06      	ldr	r3, [pc, #24]	; (8002e30 <LL_RCC_HSI_IsReady+0x20>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0302 	and.w	r3, r3, #2
 8002e1c:	2b02      	cmp	r3, #2
 8002e1e:	bf0c      	ite	eq
 8002e20:	2301      	moveq	r3, #1
 8002e22:	2300      	movne	r3, #0
 8002e24:	b2db      	uxtb	r3, r3
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr
 8002e30:	40021000 	.word	0x40021000

08002e34 <LL_RCC_LSE_IsReady>:
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8002e38:	4b06      	ldr	r3, [pc, #24]	; (8002e54 <LL_RCC_LSE_IsReady+0x20>)
 8002e3a:	6a1b      	ldr	r3, [r3, #32]
 8002e3c:	f003 0302 	and.w	r3, r3, #2
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	bf0c      	ite	eq
 8002e44:	2301      	moveq	r3, #1
 8002e46:	2300      	movne	r3, #0
 8002e48:	b2db      	uxtb	r3, r3
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr
 8002e54:	40021000 	.word	0x40021000

08002e58 <LL_RCC_GetSysClkSource>:
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002e5c:	4b04      	ldr	r3, [pc, #16]	; (8002e70 <LL_RCC_GetSysClkSource+0x18>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f003 030c 	and.w	r3, r3, #12
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	40021000 	.word	0x40021000

08002e74 <LL_RCC_GetAHBPrescaler>:
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002e78:	4b04      	ldr	r3, [pc, #16]	; (8002e8c <LL_RCC_GetAHBPrescaler+0x18>)
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	40021000 	.word	0x40021000

08002e90 <LL_RCC_GetAPB1Prescaler>:
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002e94:	4b04      	ldr	r3, [pc, #16]	; (8002ea8 <LL_RCC_GetAPB1Prescaler+0x18>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	40021000 	.word	0x40021000

08002eac <LL_RCC_GetAPB2Prescaler>:
{
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002eb0:	4b04      	ldr	r3, [pc, #16]	; (8002ec4 <LL_RCC_GetAPB2Prescaler+0x18>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	40021000 	.word	0x40021000

08002ec8 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8002ed0:	4b07      	ldr	r3, [pc, #28]	; (8002ef0 <LL_RCC_GetUSARTClockSource+0x28>)
 8002ed2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ed4:	2103      	movs	r1, #3
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8002edc:	401a      	ands	r2, r3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	061b      	lsls	r3, r3, #24
 8002ee2:	4313      	orrs	r3, r2
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	370c      	adds	r7, #12
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr
 8002ef0:	40021000 	.word	0x40021000

08002ef4 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8002ef8:	4b04      	ldr	r3, [pc, #16]	; (8002f0c <LL_RCC_PLL_GetMainSource+0x18>)
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	40021000 	.word	0x40021000

08002f10 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8002f14:	4b04      	ldr	r3, [pc, #16]	; (8002f28 <LL_RCC_PLL_GetMultiplicator+0x18>)
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	40021000 	.word	0x40021000

08002f2c <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8002f30:	4b04      	ldr	r3, [pc, #16]	; (8002f44 <LL_RCC_PLL_GetPrediv+0x18>)
 8002f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f34:	f003 030f 	and.w	r3, r3, #15
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	40021000 	.word	0x40021000

08002f48 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002f50:	f000 f862 	bl	8003018 <RCC_GetSystemClockFreq>
 8002f54:	4602      	mov	r2, r0
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f000 f880 	bl	8003064 <RCC_GetHCLKClockFreq>
 8002f64:	4602      	mov	r2, r0
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f000 f88e 	bl	8003090 <RCC_GetPCLK1ClockFreq>
 8002f74:	4602      	mov	r2, r0
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f000 f89a 	bl	80030b8 <RCC_GetPCLK2ClockFreq>
 8002f84:	4602      	mov	r2, r0
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	60da      	str	r2, [r3, #12]
}
 8002f8a:	bf00      	nop
 8002f8c:	3708      	adds	r7, #8
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
	...

08002f94 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d130      	bne.n	8003008 <LL_RCC_GetUSARTClockFreq+0x74>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f7ff ff8e 	bl	8002ec8 <LL_RCC_GetUSARTClockSource>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b03      	cmp	r3, #3
 8002fb0:	d00a      	beq.n	8002fc8 <LL_RCC_GetUSARTClockFreq+0x34>
 8002fb2:	2b03      	cmp	r3, #3
 8002fb4:	d819      	bhi.n	8002fea <LL_RCC_GetUSARTClockFreq+0x56>
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d002      	beq.n	8002fc0 <LL_RCC_GetUSARTClockFreq+0x2c>
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d00c      	beq.n	8002fd8 <LL_RCC_GetUSARTClockFreq+0x44>
 8002fbe:	e014      	b.n	8002fea <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8002fc0:	f000 f82a 	bl	8003018 <RCC_GetSystemClockFreq>
 8002fc4:	60f8      	str	r0, [r7, #12]
        break;
 8002fc6:	e01f      	b.n	8003008 <LL_RCC_GetUSARTClockFreq+0x74>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8002fc8:	f7ff ff22 	bl	8002e10 <LL_RCC_HSI_IsReady>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d017      	beq.n	8003002 <LL_RCC_GetUSARTClockFreq+0x6e>
        {
          usart_frequency = HSI_VALUE;
 8002fd2:	4b10      	ldr	r3, [pc, #64]	; (8003014 <LL_RCC_GetUSARTClockFreq+0x80>)
 8002fd4:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002fd6:	e014      	b.n	8003002 <LL_RCC_GetUSARTClockFreq+0x6e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8002fd8:	f7ff ff2c 	bl	8002e34 <LL_RCC_LSE_IsReady>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d011      	beq.n	8003006 <LL_RCC_GetUSARTClockFreq+0x72>
        {
          usart_frequency = LSE_VALUE;
 8002fe2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002fe6:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002fe8:	e00d      	b.n	8003006 <LL_RCC_GetUSARTClockFreq+0x72>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002fea:	f000 f815 	bl	8003018 <RCC_GetSystemClockFreq>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f000 f837 	bl	8003064 <RCC_GetHCLKClockFreq>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f000 f849 	bl	8003090 <RCC_GetPCLK1ClockFreq>
 8002ffe:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 8003000:	e002      	b.n	8003008 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 8003002:	bf00      	nop
 8003004:	e000      	b.n	8003008 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 8003006:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 8003008:	68fb      	ldr	r3, [r7, #12]
}
 800300a:	4618      	mov	r0, r3
 800300c:	3710      	adds	r7, #16
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	007a1200 	.word	0x007a1200

08003018 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800301e:	2300      	movs	r3, #0
 8003020:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003022:	f7ff ff19 	bl	8002e58 <LL_RCC_GetSysClkSource>
 8003026:	4603      	mov	r3, r0
 8003028:	2b08      	cmp	r3, #8
 800302a:	d00c      	beq.n	8003046 <RCC_GetSystemClockFreq+0x2e>
 800302c:	2b08      	cmp	r3, #8
 800302e:	d80e      	bhi.n	800304e <RCC_GetSystemClockFreq+0x36>
 8003030:	2b00      	cmp	r3, #0
 8003032:	d002      	beq.n	800303a <RCC_GetSystemClockFreq+0x22>
 8003034:	2b04      	cmp	r3, #4
 8003036:	d003      	beq.n	8003040 <RCC_GetSystemClockFreq+0x28>
 8003038:	e009      	b.n	800304e <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800303a:	4b09      	ldr	r3, [pc, #36]	; (8003060 <RCC_GetSystemClockFreq+0x48>)
 800303c:	607b      	str	r3, [r7, #4]
      break;
 800303e:	e009      	b.n	8003054 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003040:	4b07      	ldr	r3, [pc, #28]	; (8003060 <RCC_GetSystemClockFreq+0x48>)
 8003042:	607b      	str	r3, [r7, #4]
      break;
 8003044:	e006      	b.n	8003054 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8003046:	f000 f84b 	bl	80030e0 <RCC_PLL_GetFreqDomain_SYS>
 800304a:	6078      	str	r0, [r7, #4]
      break;
 800304c:	e002      	b.n	8003054 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 800304e:	4b04      	ldr	r3, [pc, #16]	; (8003060 <RCC_GetSystemClockFreq+0x48>)
 8003050:	607b      	str	r3, [r7, #4]
      break;
 8003052:	bf00      	nop
  }

  return frequency;
 8003054:	687b      	ldr	r3, [r7, #4]
}
 8003056:	4618      	mov	r0, r3
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	007a1200 	.word	0x007a1200

08003064 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800306c:	f7ff ff02 	bl	8002e74 <LL_RCC_GetAHBPrescaler>
 8003070:	4603      	mov	r3, r0
 8003072:	091b      	lsrs	r3, r3, #4
 8003074:	f003 030f 	and.w	r3, r3, #15
 8003078:	4a04      	ldr	r2, [pc, #16]	; (800308c <RCC_GetHCLKClockFreq+0x28>)
 800307a:	5cd3      	ldrb	r3, [r2, r3]
 800307c:	461a      	mov	r2, r3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	40d3      	lsrs	r3, r2
}
 8003082:	4618      	mov	r0, r3
 8003084:	3708      	adds	r7, #8
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	080060c4 	.word	0x080060c4

08003090 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003098:	f7ff fefa 	bl	8002e90 <LL_RCC_GetAPB1Prescaler>
 800309c:	4603      	mov	r3, r0
 800309e:	0a1b      	lsrs	r3, r3, #8
 80030a0:	4a04      	ldr	r2, [pc, #16]	; (80030b4 <RCC_GetPCLK1ClockFreq+0x24>)
 80030a2:	5cd3      	ldrb	r3, [r2, r3]
 80030a4:	461a      	mov	r2, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	40d3      	lsrs	r3, r2
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3708      	adds	r7, #8
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	080060d4 	.word	0x080060d4

080030b8 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80030c0:	f7ff fef4 	bl	8002eac <LL_RCC_GetAPB2Prescaler>
 80030c4:	4603      	mov	r3, r0
 80030c6:	0adb      	lsrs	r3, r3, #11
 80030c8:	4a04      	ldr	r2, [pc, #16]	; (80030dc <RCC_GetPCLK2ClockFreq+0x24>)
 80030ca:	5cd3      	ldrb	r3, [r2, r3]
 80030cc:	461a      	mov	r2, r3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	40d3      	lsrs	r3, r2
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3708      	adds	r7, #8
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	080060d4 	.word	0x080060d4

080030e0 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80030e0:	b590      	push	{r4, r7, lr}
 80030e2:	b085      	sub	sp, #20
 80030e4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 80030e6:	2300      	movs	r3, #0
 80030e8:	60fb      	str	r3, [r7, #12]
 80030ea:	2300      	movs	r3, #0
 80030ec:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 80030ee:	f7ff ff01 	bl	8002ef4 <LL_RCC_PLL_GetMainSource>
 80030f2:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d004      	beq.n	8003104 <RCC_PLL_GetFreqDomain_SYS+0x24>
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003100:	d003      	beq.n	800310a <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8003102:	e005      	b.n	8003110 <RCC_PLL_GetFreqDomain_SYS+0x30>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8003104:	4b13      	ldr	r3, [pc, #76]	; (8003154 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003106:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8003108:	e005      	b.n	8003116 <RCC_PLL_GetFreqDomain_SYS+0x36>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800310a:	4b13      	ldr	r3, [pc, #76]	; (8003158 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 800310c:	60fb      	str	r3, [r7, #12]
      break;
 800310e:	e002      	b.n	8003116 <RCC_PLL_GetFreqDomain_SYS+0x36>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 8003110:	4b10      	ldr	r3, [pc, #64]	; (8003154 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003112:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8003114:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 8003116:	f7ff ff09 	bl	8002f2c <LL_RCC_PLL_GetPrediv>
 800311a:	4603      	mov	r3, r0
 800311c:	3301      	adds	r3, #1
 800311e:	68fa      	ldr	r2, [r7, #12]
 8003120:	fbb2 f4f3 	udiv	r4, r2, r3
 8003124:	f7ff fef4 	bl	8002f10 <LL_RCC_PLL_GetMultiplicator>
 8003128:	4603      	mov	r3, r0
 800312a:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800312e:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003132:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	fa92 f2a2 	rbit	r2, r2
 800313a:	603a      	str	r2, [r7, #0]
  return result;
 800313c:	683a      	ldr	r2, [r7, #0]
 800313e:	fab2 f282 	clz	r2, r2
 8003142:	b2d2      	uxtb	r2, r2
 8003144:	40d3      	lsrs	r3, r2
 8003146:	3302      	adds	r3, #2
 8003148:	fb04 f303 	mul.w	r3, r4, r3
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 800314c:	4618      	mov	r0, r3
 800314e:	3714      	adds	r7, #20
 8003150:	46bd      	mov	sp, r7
 8003152:	bd90      	pop	{r4, r7, pc}
 8003154:	003d0900 	.word	0x003d0900
 8003158:	007a1200 	.word	0x007a1200

0800315c <LL_USART_IsEnabled>:
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0301 	and.w	r3, r3, #1
 800316c:	2b01      	cmp	r3, #1
 800316e:	d101      	bne.n	8003174 <LL_USART_IsEnabled+0x18>
 8003170:	2301      	movs	r3, #1
 8003172:	e000      	b.n	8003176 <LL_USART_IsEnabled+0x1a>
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	370c      	adds	r7, #12
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr

08003182 <LL_USART_SetStopBitsLength>:
{
 8003182:	b480      	push	{r7}
 8003184:	b083      	sub	sp, #12
 8003186:	af00      	add	r7, sp, #0
 8003188:	6078      	str	r0, [r7, #4]
 800318a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	431a      	orrs	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	605a      	str	r2, [r3, #4]
}
 800319c:	bf00      	nop
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <LL_USART_SetHWFlowCtrl>:
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	431a      	orrs	r2, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	609a      	str	r2, [r3, #8]
}
 80031c2:	bf00      	nop
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr

080031ce <LL_USART_SetBaudRate>:
{
 80031ce:	b480      	push	{r7}
 80031d0:	b087      	sub	sp, #28
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	60f8      	str	r0, [r7, #12]
 80031d6:	60b9      	str	r1, [r7, #8]
 80031d8:	607a      	str	r2, [r7, #4]
 80031da:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031e2:	d11a      	bne.n	800321a <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	005a      	lsls	r2, r3, #1
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	085b      	lsrs	r3, r3, #1
 80031ec:	441a      	add	r2, r3
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80031f8:	697a      	ldr	r2, [r7, #20]
 80031fa:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 80031fe:	4013      	ands	r3, r2
 8003200:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	085b      	lsrs	r3, r3, #1
 8003206:	b29b      	uxth	r3, r3
 8003208:	f003 0307 	and.w	r3, r3, #7
 800320c:	693a      	ldr	r2, [r7, #16]
 800320e:	4313      	orrs	r3, r2
 8003210:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	693a      	ldr	r2, [r7, #16]
 8003216:	60da      	str	r2, [r3, #12]
}
 8003218:	e00a      	b.n	8003230 <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	085a      	lsrs	r2, r3, #1
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	441a      	add	r2, r3
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	fbb2 f3f3 	udiv	r3, r2, r3
 8003228:	b29b      	uxth	r3, r3
 800322a:	461a      	mov	r2, r3
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	60da      	str	r2, [r3, #12]
}
 8003230:	bf00      	nop
 8003232:	371c      	adds	r7, #28
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b088      	sub	sp, #32
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800324a:	2300      	movs	r3, #0
 800324c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f7ff ff84 	bl	800315c <LL_USART_IsEnabled>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d14e      	bne.n	80032f8 <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	4b29      	ldr	r3, [pc, #164]	; (8003304 <LL_USART_Init+0xc8>)
 8003260:	4013      	ands	r3, r2
 8003262:	683a      	ldr	r2, [r7, #0]
 8003264:	6851      	ldr	r1, [r2, #4]
 8003266:	683a      	ldr	r2, [r7, #0]
 8003268:	68d2      	ldr	r2, [r2, #12]
 800326a:	4311      	orrs	r1, r2
 800326c:	683a      	ldr	r2, [r7, #0]
 800326e:	6912      	ldr	r2, [r2, #16]
 8003270:	4311      	orrs	r1, r2
 8003272:	683a      	ldr	r2, [r7, #0]
 8003274:	6992      	ldr	r2, [r2, #24]
 8003276:	430a      	orrs	r2, r1
 8003278:	431a      	orrs	r2, r3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	4619      	mov	r1, r3
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f7ff ff7c 	bl	8003182 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	695b      	ldr	r3, [r3, #20]
 800328e:	4619      	mov	r1, r3
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	f7ff ff89 	bl	80031a8 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a1b      	ldr	r2, [pc, #108]	; (8003308 <LL_USART_Init+0xcc>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d104      	bne.n	80032a8 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800329e:	2000      	movs	r0, #0
 80032a0:	f7ff fe78 	bl	8002f94 <LL_RCC_GetUSARTClockFreq>
 80032a4:	61b8      	str	r0, [r7, #24]
 80032a6:	e016      	b.n	80032d6 <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	4a18      	ldr	r2, [pc, #96]	; (800330c <LL_USART_Init+0xd0>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d107      	bne.n	80032c0 <LL_USART_Init+0x84>
    {
#if defined(RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80032b0:	f107 0308 	add.w	r3, r7, #8
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7ff fe47 	bl	8002f48 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	61bb      	str	r3, [r7, #24]
 80032be:	e00a      	b.n	80032d6 <LL_USART_Init+0x9a>
#endif /* USART2 Clock selector flag */
    }
    else if (USARTx == USART3)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	4a13      	ldr	r2, [pc, #76]	; (8003310 <LL_USART_Init+0xd4>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d106      	bne.n	80032d6 <LL_USART_Init+0x9a>
    {
#if defined(RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80032c8:	f107 0308 	add.w	r3, r7, #8
 80032cc:	4618      	mov	r0, r3
 80032ce:	f7ff fe3b 	bl	8002f48 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d00d      	beq.n	80032f8 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d009      	beq.n	80032f8 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 80032e4:	2300      	movs	r3, #0
 80032e6:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80032f0:	69b9      	ldr	r1, [r7, #24]
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f7ff ff6b 	bl	80031ce <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80032f8:	7ffb      	ldrb	r3, [r7, #31]
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3720      	adds	r7, #32
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	efff69f3 	.word	0xefff69f3
 8003308:	40013800 	.word	0x40013800
 800330c:	40004400 	.word	0x40004400
 8003310:	40004800 	.word	0x40004800

08003314 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8003314:	b480      	push	{r7}
 8003316:	b085      	sub	sp, #20
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800331c:	4b0f      	ldr	r3, [pc, #60]	; (800335c <LL_mDelay+0x48>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8003322:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800332a:	d00c      	beq.n	8003346 <LL_mDelay+0x32>
  {
    Delay++;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3301      	adds	r3, #1
 8003330:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8003332:	e008      	b.n	8003346 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8003334:	4b09      	ldr	r3, [pc, #36]	; (800335c <LL_mDelay+0x48>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d002      	beq.n	8003346 <LL_mDelay+0x32>
    {
      Delay--;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	3b01      	subs	r3, #1
 8003344:	607b      	str	r3, [r7, #4]
  while (Delay)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d1f3      	bne.n	8003334 <LL_mDelay+0x20>
    }
  }
}
 800334c:	bf00      	nop
 800334e:	bf00      	nop
 8003350:	3714      	adds	r7, #20
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr
 800335a:	bf00      	nop
 800335c:	e000e010 	.word	0xe000e010

08003360 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003368:	4a04      	ldr	r2, [pc, #16]	; (800337c <LL_SetSystemCoreClock+0x1c>)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6013      	str	r3, [r2, #0]
}
 800336e:	bf00      	nop
 8003370:	370c      	adds	r7, #12
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop
 800337c:	20000004 	.word	0x20000004

08003380 <malloc>:
 8003380:	4b02      	ldr	r3, [pc, #8]	; (800338c <malloc+0xc>)
 8003382:	4601      	mov	r1, r0
 8003384:	6818      	ldr	r0, [r3, #0]
 8003386:	f000 b82b 	b.w	80033e0 <_malloc_r>
 800338a:	bf00      	nop
 800338c:	20000068 	.word	0x20000068

08003390 <free>:
 8003390:	4b02      	ldr	r3, [pc, #8]	; (800339c <free+0xc>)
 8003392:	4601      	mov	r1, r0
 8003394:	6818      	ldr	r0, [r3, #0]
 8003396:	f001 bd45 	b.w	8004e24 <_free_r>
 800339a:	bf00      	nop
 800339c:	20000068 	.word	0x20000068

080033a0 <sbrk_aligned>:
 80033a0:	b570      	push	{r4, r5, r6, lr}
 80033a2:	4e0e      	ldr	r6, [pc, #56]	; (80033dc <sbrk_aligned+0x3c>)
 80033a4:	460c      	mov	r4, r1
 80033a6:	6831      	ldr	r1, [r6, #0]
 80033a8:	4605      	mov	r5, r0
 80033aa:	b911      	cbnz	r1, 80033b2 <sbrk_aligned+0x12>
 80033ac:	f000 fe70 	bl	8004090 <_sbrk_r>
 80033b0:	6030      	str	r0, [r6, #0]
 80033b2:	4621      	mov	r1, r4
 80033b4:	4628      	mov	r0, r5
 80033b6:	f000 fe6b 	bl	8004090 <_sbrk_r>
 80033ba:	1c43      	adds	r3, r0, #1
 80033bc:	d00a      	beq.n	80033d4 <sbrk_aligned+0x34>
 80033be:	1cc4      	adds	r4, r0, #3
 80033c0:	f024 0403 	bic.w	r4, r4, #3
 80033c4:	42a0      	cmp	r0, r4
 80033c6:	d007      	beq.n	80033d8 <sbrk_aligned+0x38>
 80033c8:	1a21      	subs	r1, r4, r0
 80033ca:	4628      	mov	r0, r5
 80033cc:	f000 fe60 	bl	8004090 <_sbrk_r>
 80033d0:	3001      	adds	r0, #1
 80033d2:	d101      	bne.n	80033d8 <sbrk_aligned+0x38>
 80033d4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80033d8:	4620      	mov	r0, r4
 80033da:	bd70      	pop	{r4, r5, r6, pc}
 80033dc:	2000028c 	.word	0x2000028c

080033e0 <_malloc_r>:
 80033e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033e4:	1ccd      	adds	r5, r1, #3
 80033e6:	f025 0503 	bic.w	r5, r5, #3
 80033ea:	3508      	adds	r5, #8
 80033ec:	2d0c      	cmp	r5, #12
 80033ee:	bf38      	it	cc
 80033f0:	250c      	movcc	r5, #12
 80033f2:	2d00      	cmp	r5, #0
 80033f4:	4607      	mov	r7, r0
 80033f6:	db01      	blt.n	80033fc <_malloc_r+0x1c>
 80033f8:	42a9      	cmp	r1, r5
 80033fa:	d905      	bls.n	8003408 <_malloc_r+0x28>
 80033fc:	230c      	movs	r3, #12
 80033fe:	603b      	str	r3, [r7, #0]
 8003400:	2600      	movs	r6, #0
 8003402:	4630      	mov	r0, r6
 8003404:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003408:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80034dc <_malloc_r+0xfc>
 800340c:	f000 f868 	bl	80034e0 <__malloc_lock>
 8003410:	f8d8 3000 	ldr.w	r3, [r8]
 8003414:	461c      	mov	r4, r3
 8003416:	bb5c      	cbnz	r4, 8003470 <_malloc_r+0x90>
 8003418:	4629      	mov	r1, r5
 800341a:	4638      	mov	r0, r7
 800341c:	f7ff ffc0 	bl	80033a0 <sbrk_aligned>
 8003420:	1c43      	adds	r3, r0, #1
 8003422:	4604      	mov	r4, r0
 8003424:	d155      	bne.n	80034d2 <_malloc_r+0xf2>
 8003426:	f8d8 4000 	ldr.w	r4, [r8]
 800342a:	4626      	mov	r6, r4
 800342c:	2e00      	cmp	r6, #0
 800342e:	d145      	bne.n	80034bc <_malloc_r+0xdc>
 8003430:	2c00      	cmp	r4, #0
 8003432:	d048      	beq.n	80034c6 <_malloc_r+0xe6>
 8003434:	6823      	ldr	r3, [r4, #0]
 8003436:	4631      	mov	r1, r6
 8003438:	4638      	mov	r0, r7
 800343a:	eb04 0903 	add.w	r9, r4, r3
 800343e:	f000 fe27 	bl	8004090 <_sbrk_r>
 8003442:	4581      	cmp	r9, r0
 8003444:	d13f      	bne.n	80034c6 <_malloc_r+0xe6>
 8003446:	6821      	ldr	r1, [r4, #0]
 8003448:	1a6d      	subs	r5, r5, r1
 800344a:	4629      	mov	r1, r5
 800344c:	4638      	mov	r0, r7
 800344e:	f7ff ffa7 	bl	80033a0 <sbrk_aligned>
 8003452:	3001      	adds	r0, #1
 8003454:	d037      	beq.n	80034c6 <_malloc_r+0xe6>
 8003456:	6823      	ldr	r3, [r4, #0]
 8003458:	442b      	add	r3, r5
 800345a:	6023      	str	r3, [r4, #0]
 800345c:	f8d8 3000 	ldr.w	r3, [r8]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d038      	beq.n	80034d6 <_malloc_r+0xf6>
 8003464:	685a      	ldr	r2, [r3, #4]
 8003466:	42a2      	cmp	r2, r4
 8003468:	d12b      	bne.n	80034c2 <_malloc_r+0xe2>
 800346a:	2200      	movs	r2, #0
 800346c:	605a      	str	r2, [r3, #4]
 800346e:	e00f      	b.n	8003490 <_malloc_r+0xb0>
 8003470:	6822      	ldr	r2, [r4, #0]
 8003472:	1b52      	subs	r2, r2, r5
 8003474:	d41f      	bmi.n	80034b6 <_malloc_r+0xd6>
 8003476:	2a0b      	cmp	r2, #11
 8003478:	d917      	bls.n	80034aa <_malloc_r+0xca>
 800347a:	1961      	adds	r1, r4, r5
 800347c:	42a3      	cmp	r3, r4
 800347e:	6025      	str	r5, [r4, #0]
 8003480:	bf18      	it	ne
 8003482:	6059      	strne	r1, [r3, #4]
 8003484:	6863      	ldr	r3, [r4, #4]
 8003486:	bf08      	it	eq
 8003488:	f8c8 1000 	streq.w	r1, [r8]
 800348c:	5162      	str	r2, [r4, r5]
 800348e:	604b      	str	r3, [r1, #4]
 8003490:	4638      	mov	r0, r7
 8003492:	f104 060b 	add.w	r6, r4, #11
 8003496:	f000 f829 	bl	80034ec <__malloc_unlock>
 800349a:	f026 0607 	bic.w	r6, r6, #7
 800349e:	1d23      	adds	r3, r4, #4
 80034a0:	1af2      	subs	r2, r6, r3
 80034a2:	d0ae      	beq.n	8003402 <_malloc_r+0x22>
 80034a4:	1b9b      	subs	r3, r3, r6
 80034a6:	50a3      	str	r3, [r4, r2]
 80034a8:	e7ab      	b.n	8003402 <_malloc_r+0x22>
 80034aa:	42a3      	cmp	r3, r4
 80034ac:	6862      	ldr	r2, [r4, #4]
 80034ae:	d1dd      	bne.n	800346c <_malloc_r+0x8c>
 80034b0:	f8c8 2000 	str.w	r2, [r8]
 80034b4:	e7ec      	b.n	8003490 <_malloc_r+0xb0>
 80034b6:	4623      	mov	r3, r4
 80034b8:	6864      	ldr	r4, [r4, #4]
 80034ba:	e7ac      	b.n	8003416 <_malloc_r+0x36>
 80034bc:	4634      	mov	r4, r6
 80034be:	6876      	ldr	r6, [r6, #4]
 80034c0:	e7b4      	b.n	800342c <_malloc_r+0x4c>
 80034c2:	4613      	mov	r3, r2
 80034c4:	e7cc      	b.n	8003460 <_malloc_r+0x80>
 80034c6:	230c      	movs	r3, #12
 80034c8:	603b      	str	r3, [r7, #0]
 80034ca:	4638      	mov	r0, r7
 80034cc:	f000 f80e 	bl	80034ec <__malloc_unlock>
 80034d0:	e797      	b.n	8003402 <_malloc_r+0x22>
 80034d2:	6025      	str	r5, [r4, #0]
 80034d4:	e7dc      	b.n	8003490 <_malloc_r+0xb0>
 80034d6:	605b      	str	r3, [r3, #4]
 80034d8:	deff      	udf	#255	; 0xff
 80034da:	bf00      	nop
 80034dc:	20000288 	.word	0x20000288

080034e0 <__malloc_lock>:
 80034e0:	4801      	ldr	r0, [pc, #4]	; (80034e8 <__malloc_lock+0x8>)
 80034e2:	f000 be22 	b.w	800412a <__retarget_lock_acquire_recursive>
 80034e6:	bf00      	nop
 80034e8:	200003d0 	.word	0x200003d0

080034ec <__malloc_unlock>:
 80034ec:	4801      	ldr	r0, [pc, #4]	; (80034f4 <__malloc_unlock+0x8>)
 80034ee:	f000 be1d 	b.w	800412c <__retarget_lock_release_recursive>
 80034f2:	bf00      	nop
 80034f4:	200003d0 	.word	0x200003d0

080034f8 <__cvt>:
 80034f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034fc:	ec55 4b10 	vmov	r4, r5, d0
 8003500:	2d00      	cmp	r5, #0
 8003502:	460e      	mov	r6, r1
 8003504:	4619      	mov	r1, r3
 8003506:	462b      	mov	r3, r5
 8003508:	bfbb      	ittet	lt
 800350a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800350e:	461d      	movlt	r5, r3
 8003510:	2300      	movge	r3, #0
 8003512:	232d      	movlt	r3, #45	; 0x2d
 8003514:	700b      	strb	r3, [r1, #0]
 8003516:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003518:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800351c:	4691      	mov	r9, r2
 800351e:	f023 0820 	bic.w	r8, r3, #32
 8003522:	bfbc      	itt	lt
 8003524:	4622      	movlt	r2, r4
 8003526:	4614      	movlt	r4, r2
 8003528:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800352c:	d005      	beq.n	800353a <__cvt+0x42>
 800352e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003532:	d100      	bne.n	8003536 <__cvt+0x3e>
 8003534:	3601      	adds	r6, #1
 8003536:	2102      	movs	r1, #2
 8003538:	e000      	b.n	800353c <__cvt+0x44>
 800353a:	2103      	movs	r1, #3
 800353c:	ab03      	add	r3, sp, #12
 800353e:	9301      	str	r3, [sp, #4]
 8003540:	ab02      	add	r3, sp, #8
 8003542:	9300      	str	r3, [sp, #0]
 8003544:	ec45 4b10 	vmov	d0, r4, r5
 8003548:	4653      	mov	r3, sl
 800354a:	4632      	mov	r2, r6
 800354c:	f000 fe78 	bl	8004240 <_dtoa_r>
 8003550:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003554:	4607      	mov	r7, r0
 8003556:	d102      	bne.n	800355e <__cvt+0x66>
 8003558:	f019 0f01 	tst.w	r9, #1
 800355c:	d022      	beq.n	80035a4 <__cvt+0xac>
 800355e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003562:	eb07 0906 	add.w	r9, r7, r6
 8003566:	d110      	bne.n	800358a <__cvt+0x92>
 8003568:	783b      	ldrb	r3, [r7, #0]
 800356a:	2b30      	cmp	r3, #48	; 0x30
 800356c:	d10a      	bne.n	8003584 <__cvt+0x8c>
 800356e:	2200      	movs	r2, #0
 8003570:	2300      	movs	r3, #0
 8003572:	4620      	mov	r0, r4
 8003574:	4629      	mov	r1, r5
 8003576:	f7fd faa7 	bl	8000ac8 <__aeabi_dcmpeq>
 800357a:	b918      	cbnz	r0, 8003584 <__cvt+0x8c>
 800357c:	f1c6 0601 	rsb	r6, r6, #1
 8003580:	f8ca 6000 	str.w	r6, [sl]
 8003584:	f8da 3000 	ldr.w	r3, [sl]
 8003588:	4499      	add	r9, r3
 800358a:	2200      	movs	r2, #0
 800358c:	2300      	movs	r3, #0
 800358e:	4620      	mov	r0, r4
 8003590:	4629      	mov	r1, r5
 8003592:	f7fd fa99 	bl	8000ac8 <__aeabi_dcmpeq>
 8003596:	b108      	cbz	r0, 800359c <__cvt+0xa4>
 8003598:	f8cd 900c 	str.w	r9, [sp, #12]
 800359c:	2230      	movs	r2, #48	; 0x30
 800359e:	9b03      	ldr	r3, [sp, #12]
 80035a0:	454b      	cmp	r3, r9
 80035a2:	d307      	bcc.n	80035b4 <__cvt+0xbc>
 80035a4:	9b03      	ldr	r3, [sp, #12]
 80035a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80035a8:	1bdb      	subs	r3, r3, r7
 80035aa:	4638      	mov	r0, r7
 80035ac:	6013      	str	r3, [r2, #0]
 80035ae:	b004      	add	sp, #16
 80035b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035b4:	1c59      	adds	r1, r3, #1
 80035b6:	9103      	str	r1, [sp, #12]
 80035b8:	701a      	strb	r2, [r3, #0]
 80035ba:	e7f0      	b.n	800359e <__cvt+0xa6>

080035bc <__exponent>:
 80035bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80035be:	4603      	mov	r3, r0
 80035c0:	2900      	cmp	r1, #0
 80035c2:	bfb8      	it	lt
 80035c4:	4249      	neglt	r1, r1
 80035c6:	f803 2b02 	strb.w	r2, [r3], #2
 80035ca:	bfb4      	ite	lt
 80035cc:	222d      	movlt	r2, #45	; 0x2d
 80035ce:	222b      	movge	r2, #43	; 0x2b
 80035d0:	2909      	cmp	r1, #9
 80035d2:	7042      	strb	r2, [r0, #1]
 80035d4:	dd2a      	ble.n	800362c <__exponent+0x70>
 80035d6:	f10d 0207 	add.w	r2, sp, #7
 80035da:	4617      	mov	r7, r2
 80035dc:	260a      	movs	r6, #10
 80035de:	4694      	mov	ip, r2
 80035e0:	fb91 f5f6 	sdiv	r5, r1, r6
 80035e4:	fb06 1415 	mls	r4, r6, r5, r1
 80035e8:	3430      	adds	r4, #48	; 0x30
 80035ea:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80035ee:	460c      	mov	r4, r1
 80035f0:	2c63      	cmp	r4, #99	; 0x63
 80035f2:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 80035f6:	4629      	mov	r1, r5
 80035f8:	dcf1      	bgt.n	80035de <__exponent+0x22>
 80035fa:	3130      	adds	r1, #48	; 0x30
 80035fc:	f1ac 0402 	sub.w	r4, ip, #2
 8003600:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003604:	1c41      	adds	r1, r0, #1
 8003606:	4622      	mov	r2, r4
 8003608:	42ba      	cmp	r2, r7
 800360a:	d30a      	bcc.n	8003622 <__exponent+0x66>
 800360c:	f10d 0209 	add.w	r2, sp, #9
 8003610:	eba2 020c 	sub.w	r2, r2, ip
 8003614:	42bc      	cmp	r4, r7
 8003616:	bf88      	it	hi
 8003618:	2200      	movhi	r2, #0
 800361a:	4413      	add	r3, r2
 800361c:	1a18      	subs	r0, r3, r0
 800361e:	b003      	add	sp, #12
 8003620:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003622:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003626:	f801 5f01 	strb.w	r5, [r1, #1]!
 800362a:	e7ed      	b.n	8003608 <__exponent+0x4c>
 800362c:	2330      	movs	r3, #48	; 0x30
 800362e:	3130      	adds	r1, #48	; 0x30
 8003630:	7083      	strb	r3, [r0, #2]
 8003632:	70c1      	strb	r1, [r0, #3]
 8003634:	1d03      	adds	r3, r0, #4
 8003636:	e7f1      	b.n	800361c <__exponent+0x60>

08003638 <_printf_float>:
 8003638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800363c:	ed2d 8b02 	vpush	{d8}
 8003640:	b08d      	sub	sp, #52	; 0x34
 8003642:	460c      	mov	r4, r1
 8003644:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003648:	4616      	mov	r6, r2
 800364a:	461f      	mov	r7, r3
 800364c:	4605      	mov	r5, r0
 800364e:	f000 fce7 	bl	8004020 <_localeconv_r>
 8003652:	f8d0 a000 	ldr.w	sl, [r0]
 8003656:	4650      	mov	r0, sl
 8003658:	f7fc fe0a 	bl	8000270 <strlen>
 800365c:	2300      	movs	r3, #0
 800365e:	930a      	str	r3, [sp, #40]	; 0x28
 8003660:	6823      	ldr	r3, [r4, #0]
 8003662:	9305      	str	r3, [sp, #20]
 8003664:	f8d8 3000 	ldr.w	r3, [r8]
 8003668:	f894 b018 	ldrb.w	fp, [r4, #24]
 800366c:	3307      	adds	r3, #7
 800366e:	f023 0307 	bic.w	r3, r3, #7
 8003672:	f103 0208 	add.w	r2, r3, #8
 8003676:	f8c8 2000 	str.w	r2, [r8]
 800367a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800367e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003682:	9307      	str	r3, [sp, #28]
 8003684:	f8cd 8018 	str.w	r8, [sp, #24]
 8003688:	ee08 0a10 	vmov	s16, r0
 800368c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8003690:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003694:	4b9e      	ldr	r3, [pc, #632]	; (8003910 <_printf_float+0x2d8>)
 8003696:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800369a:	f7fd fa47 	bl	8000b2c <__aeabi_dcmpun>
 800369e:	bb88      	cbnz	r0, 8003704 <_printf_float+0xcc>
 80036a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80036a4:	4b9a      	ldr	r3, [pc, #616]	; (8003910 <_printf_float+0x2d8>)
 80036a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80036aa:	f7fd fa21 	bl	8000af0 <__aeabi_dcmple>
 80036ae:	bb48      	cbnz	r0, 8003704 <_printf_float+0xcc>
 80036b0:	2200      	movs	r2, #0
 80036b2:	2300      	movs	r3, #0
 80036b4:	4640      	mov	r0, r8
 80036b6:	4649      	mov	r1, r9
 80036b8:	f7fd fa10 	bl	8000adc <__aeabi_dcmplt>
 80036bc:	b110      	cbz	r0, 80036c4 <_printf_float+0x8c>
 80036be:	232d      	movs	r3, #45	; 0x2d
 80036c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80036c4:	4a93      	ldr	r2, [pc, #588]	; (8003914 <_printf_float+0x2dc>)
 80036c6:	4b94      	ldr	r3, [pc, #592]	; (8003918 <_printf_float+0x2e0>)
 80036c8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80036cc:	bf94      	ite	ls
 80036ce:	4690      	movls	r8, r2
 80036d0:	4698      	movhi	r8, r3
 80036d2:	2303      	movs	r3, #3
 80036d4:	6123      	str	r3, [r4, #16]
 80036d6:	9b05      	ldr	r3, [sp, #20]
 80036d8:	f023 0304 	bic.w	r3, r3, #4
 80036dc:	6023      	str	r3, [r4, #0]
 80036de:	f04f 0900 	mov.w	r9, #0
 80036e2:	9700      	str	r7, [sp, #0]
 80036e4:	4633      	mov	r3, r6
 80036e6:	aa0b      	add	r2, sp, #44	; 0x2c
 80036e8:	4621      	mov	r1, r4
 80036ea:	4628      	mov	r0, r5
 80036ec:	f000 f9da 	bl	8003aa4 <_printf_common>
 80036f0:	3001      	adds	r0, #1
 80036f2:	f040 8090 	bne.w	8003816 <_printf_float+0x1de>
 80036f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80036fa:	b00d      	add	sp, #52	; 0x34
 80036fc:	ecbd 8b02 	vpop	{d8}
 8003700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003704:	4642      	mov	r2, r8
 8003706:	464b      	mov	r3, r9
 8003708:	4640      	mov	r0, r8
 800370a:	4649      	mov	r1, r9
 800370c:	f7fd fa0e 	bl	8000b2c <__aeabi_dcmpun>
 8003710:	b140      	cbz	r0, 8003724 <_printf_float+0xec>
 8003712:	464b      	mov	r3, r9
 8003714:	2b00      	cmp	r3, #0
 8003716:	bfbc      	itt	lt
 8003718:	232d      	movlt	r3, #45	; 0x2d
 800371a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800371e:	4a7f      	ldr	r2, [pc, #508]	; (800391c <_printf_float+0x2e4>)
 8003720:	4b7f      	ldr	r3, [pc, #508]	; (8003920 <_printf_float+0x2e8>)
 8003722:	e7d1      	b.n	80036c8 <_printf_float+0x90>
 8003724:	6863      	ldr	r3, [r4, #4]
 8003726:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800372a:	9206      	str	r2, [sp, #24]
 800372c:	1c5a      	adds	r2, r3, #1
 800372e:	d13f      	bne.n	80037b0 <_printf_float+0x178>
 8003730:	2306      	movs	r3, #6
 8003732:	6063      	str	r3, [r4, #4]
 8003734:	9b05      	ldr	r3, [sp, #20]
 8003736:	6861      	ldr	r1, [r4, #4]
 8003738:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800373c:	2300      	movs	r3, #0
 800373e:	9303      	str	r3, [sp, #12]
 8003740:	ab0a      	add	r3, sp, #40	; 0x28
 8003742:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003746:	ab09      	add	r3, sp, #36	; 0x24
 8003748:	ec49 8b10 	vmov	d0, r8, r9
 800374c:	9300      	str	r3, [sp, #0]
 800374e:	6022      	str	r2, [r4, #0]
 8003750:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003754:	4628      	mov	r0, r5
 8003756:	f7ff fecf 	bl	80034f8 <__cvt>
 800375a:	9b06      	ldr	r3, [sp, #24]
 800375c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800375e:	2b47      	cmp	r3, #71	; 0x47
 8003760:	4680      	mov	r8, r0
 8003762:	d108      	bne.n	8003776 <_printf_float+0x13e>
 8003764:	1cc8      	adds	r0, r1, #3
 8003766:	db02      	blt.n	800376e <_printf_float+0x136>
 8003768:	6863      	ldr	r3, [r4, #4]
 800376a:	4299      	cmp	r1, r3
 800376c:	dd41      	ble.n	80037f2 <_printf_float+0x1ba>
 800376e:	f1ab 0302 	sub.w	r3, fp, #2
 8003772:	fa5f fb83 	uxtb.w	fp, r3
 8003776:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800377a:	d820      	bhi.n	80037be <_printf_float+0x186>
 800377c:	3901      	subs	r1, #1
 800377e:	465a      	mov	r2, fp
 8003780:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003784:	9109      	str	r1, [sp, #36]	; 0x24
 8003786:	f7ff ff19 	bl	80035bc <__exponent>
 800378a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800378c:	1813      	adds	r3, r2, r0
 800378e:	2a01      	cmp	r2, #1
 8003790:	4681      	mov	r9, r0
 8003792:	6123      	str	r3, [r4, #16]
 8003794:	dc02      	bgt.n	800379c <_printf_float+0x164>
 8003796:	6822      	ldr	r2, [r4, #0]
 8003798:	07d2      	lsls	r2, r2, #31
 800379a:	d501      	bpl.n	80037a0 <_printf_float+0x168>
 800379c:	3301      	adds	r3, #1
 800379e:	6123      	str	r3, [r4, #16]
 80037a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d09c      	beq.n	80036e2 <_printf_float+0xaa>
 80037a8:	232d      	movs	r3, #45	; 0x2d
 80037aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80037ae:	e798      	b.n	80036e2 <_printf_float+0xaa>
 80037b0:	9a06      	ldr	r2, [sp, #24]
 80037b2:	2a47      	cmp	r2, #71	; 0x47
 80037b4:	d1be      	bne.n	8003734 <_printf_float+0xfc>
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1bc      	bne.n	8003734 <_printf_float+0xfc>
 80037ba:	2301      	movs	r3, #1
 80037bc:	e7b9      	b.n	8003732 <_printf_float+0xfa>
 80037be:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80037c2:	d118      	bne.n	80037f6 <_printf_float+0x1be>
 80037c4:	2900      	cmp	r1, #0
 80037c6:	6863      	ldr	r3, [r4, #4]
 80037c8:	dd0b      	ble.n	80037e2 <_printf_float+0x1aa>
 80037ca:	6121      	str	r1, [r4, #16]
 80037cc:	b913      	cbnz	r3, 80037d4 <_printf_float+0x19c>
 80037ce:	6822      	ldr	r2, [r4, #0]
 80037d0:	07d0      	lsls	r0, r2, #31
 80037d2:	d502      	bpl.n	80037da <_printf_float+0x1a2>
 80037d4:	3301      	adds	r3, #1
 80037d6:	440b      	add	r3, r1
 80037d8:	6123      	str	r3, [r4, #16]
 80037da:	65a1      	str	r1, [r4, #88]	; 0x58
 80037dc:	f04f 0900 	mov.w	r9, #0
 80037e0:	e7de      	b.n	80037a0 <_printf_float+0x168>
 80037e2:	b913      	cbnz	r3, 80037ea <_printf_float+0x1b2>
 80037e4:	6822      	ldr	r2, [r4, #0]
 80037e6:	07d2      	lsls	r2, r2, #31
 80037e8:	d501      	bpl.n	80037ee <_printf_float+0x1b6>
 80037ea:	3302      	adds	r3, #2
 80037ec:	e7f4      	b.n	80037d8 <_printf_float+0x1a0>
 80037ee:	2301      	movs	r3, #1
 80037f0:	e7f2      	b.n	80037d8 <_printf_float+0x1a0>
 80037f2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80037f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80037f8:	4299      	cmp	r1, r3
 80037fa:	db05      	blt.n	8003808 <_printf_float+0x1d0>
 80037fc:	6823      	ldr	r3, [r4, #0]
 80037fe:	6121      	str	r1, [r4, #16]
 8003800:	07d8      	lsls	r0, r3, #31
 8003802:	d5ea      	bpl.n	80037da <_printf_float+0x1a2>
 8003804:	1c4b      	adds	r3, r1, #1
 8003806:	e7e7      	b.n	80037d8 <_printf_float+0x1a0>
 8003808:	2900      	cmp	r1, #0
 800380a:	bfd4      	ite	le
 800380c:	f1c1 0202 	rsble	r2, r1, #2
 8003810:	2201      	movgt	r2, #1
 8003812:	4413      	add	r3, r2
 8003814:	e7e0      	b.n	80037d8 <_printf_float+0x1a0>
 8003816:	6823      	ldr	r3, [r4, #0]
 8003818:	055a      	lsls	r2, r3, #21
 800381a:	d407      	bmi.n	800382c <_printf_float+0x1f4>
 800381c:	6923      	ldr	r3, [r4, #16]
 800381e:	4642      	mov	r2, r8
 8003820:	4631      	mov	r1, r6
 8003822:	4628      	mov	r0, r5
 8003824:	47b8      	blx	r7
 8003826:	3001      	adds	r0, #1
 8003828:	d12c      	bne.n	8003884 <_printf_float+0x24c>
 800382a:	e764      	b.n	80036f6 <_printf_float+0xbe>
 800382c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003830:	f240 80e0 	bls.w	80039f4 <_printf_float+0x3bc>
 8003834:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003838:	2200      	movs	r2, #0
 800383a:	2300      	movs	r3, #0
 800383c:	f7fd f944 	bl	8000ac8 <__aeabi_dcmpeq>
 8003840:	2800      	cmp	r0, #0
 8003842:	d034      	beq.n	80038ae <_printf_float+0x276>
 8003844:	4a37      	ldr	r2, [pc, #220]	; (8003924 <_printf_float+0x2ec>)
 8003846:	2301      	movs	r3, #1
 8003848:	4631      	mov	r1, r6
 800384a:	4628      	mov	r0, r5
 800384c:	47b8      	blx	r7
 800384e:	3001      	adds	r0, #1
 8003850:	f43f af51 	beq.w	80036f6 <_printf_float+0xbe>
 8003854:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003858:	429a      	cmp	r2, r3
 800385a:	db02      	blt.n	8003862 <_printf_float+0x22a>
 800385c:	6823      	ldr	r3, [r4, #0]
 800385e:	07d8      	lsls	r0, r3, #31
 8003860:	d510      	bpl.n	8003884 <_printf_float+0x24c>
 8003862:	ee18 3a10 	vmov	r3, s16
 8003866:	4652      	mov	r2, sl
 8003868:	4631      	mov	r1, r6
 800386a:	4628      	mov	r0, r5
 800386c:	47b8      	blx	r7
 800386e:	3001      	adds	r0, #1
 8003870:	f43f af41 	beq.w	80036f6 <_printf_float+0xbe>
 8003874:	f04f 0800 	mov.w	r8, #0
 8003878:	f104 091a 	add.w	r9, r4, #26
 800387c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800387e:	3b01      	subs	r3, #1
 8003880:	4543      	cmp	r3, r8
 8003882:	dc09      	bgt.n	8003898 <_printf_float+0x260>
 8003884:	6823      	ldr	r3, [r4, #0]
 8003886:	079b      	lsls	r3, r3, #30
 8003888:	f100 8107 	bmi.w	8003a9a <_printf_float+0x462>
 800388c:	68e0      	ldr	r0, [r4, #12]
 800388e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003890:	4298      	cmp	r0, r3
 8003892:	bfb8      	it	lt
 8003894:	4618      	movlt	r0, r3
 8003896:	e730      	b.n	80036fa <_printf_float+0xc2>
 8003898:	2301      	movs	r3, #1
 800389a:	464a      	mov	r2, r9
 800389c:	4631      	mov	r1, r6
 800389e:	4628      	mov	r0, r5
 80038a0:	47b8      	blx	r7
 80038a2:	3001      	adds	r0, #1
 80038a4:	f43f af27 	beq.w	80036f6 <_printf_float+0xbe>
 80038a8:	f108 0801 	add.w	r8, r8, #1
 80038ac:	e7e6      	b.n	800387c <_printf_float+0x244>
 80038ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	dc39      	bgt.n	8003928 <_printf_float+0x2f0>
 80038b4:	4a1b      	ldr	r2, [pc, #108]	; (8003924 <_printf_float+0x2ec>)
 80038b6:	2301      	movs	r3, #1
 80038b8:	4631      	mov	r1, r6
 80038ba:	4628      	mov	r0, r5
 80038bc:	47b8      	blx	r7
 80038be:	3001      	adds	r0, #1
 80038c0:	f43f af19 	beq.w	80036f6 <_printf_float+0xbe>
 80038c4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80038c8:	4313      	orrs	r3, r2
 80038ca:	d102      	bne.n	80038d2 <_printf_float+0x29a>
 80038cc:	6823      	ldr	r3, [r4, #0]
 80038ce:	07d9      	lsls	r1, r3, #31
 80038d0:	d5d8      	bpl.n	8003884 <_printf_float+0x24c>
 80038d2:	ee18 3a10 	vmov	r3, s16
 80038d6:	4652      	mov	r2, sl
 80038d8:	4631      	mov	r1, r6
 80038da:	4628      	mov	r0, r5
 80038dc:	47b8      	blx	r7
 80038de:	3001      	adds	r0, #1
 80038e0:	f43f af09 	beq.w	80036f6 <_printf_float+0xbe>
 80038e4:	f04f 0900 	mov.w	r9, #0
 80038e8:	f104 0a1a 	add.w	sl, r4, #26
 80038ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038ee:	425b      	negs	r3, r3
 80038f0:	454b      	cmp	r3, r9
 80038f2:	dc01      	bgt.n	80038f8 <_printf_float+0x2c0>
 80038f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80038f6:	e792      	b.n	800381e <_printf_float+0x1e6>
 80038f8:	2301      	movs	r3, #1
 80038fa:	4652      	mov	r2, sl
 80038fc:	4631      	mov	r1, r6
 80038fe:	4628      	mov	r0, r5
 8003900:	47b8      	blx	r7
 8003902:	3001      	adds	r0, #1
 8003904:	f43f aef7 	beq.w	80036f6 <_printf_float+0xbe>
 8003908:	f109 0901 	add.w	r9, r9, #1
 800390c:	e7ee      	b.n	80038ec <_printf_float+0x2b4>
 800390e:	bf00      	nop
 8003910:	7fefffff 	.word	0x7fefffff
 8003914:	080060e3 	.word	0x080060e3
 8003918:	080060e7 	.word	0x080060e7
 800391c:	080060eb 	.word	0x080060eb
 8003920:	080060ef 	.word	0x080060ef
 8003924:	080060f3 	.word	0x080060f3
 8003928:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800392a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800392c:	429a      	cmp	r2, r3
 800392e:	bfa8      	it	ge
 8003930:	461a      	movge	r2, r3
 8003932:	2a00      	cmp	r2, #0
 8003934:	4691      	mov	r9, r2
 8003936:	dc37      	bgt.n	80039a8 <_printf_float+0x370>
 8003938:	f04f 0b00 	mov.w	fp, #0
 800393c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003940:	f104 021a 	add.w	r2, r4, #26
 8003944:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003946:	9305      	str	r3, [sp, #20]
 8003948:	eba3 0309 	sub.w	r3, r3, r9
 800394c:	455b      	cmp	r3, fp
 800394e:	dc33      	bgt.n	80039b8 <_printf_float+0x380>
 8003950:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003954:	429a      	cmp	r2, r3
 8003956:	db3b      	blt.n	80039d0 <_printf_float+0x398>
 8003958:	6823      	ldr	r3, [r4, #0]
 800395a:	07da      	lsls	r2, r3, #31
 800395c:	d438      	bmi.n	80039d0 <_printf_float+0x398>
 800395e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8003962:	eba2 0903 	sub.w	r9, r2, r3
 8003966:	9b05      	ldr	r3, [sp, #20]
 8003968:	1ad2      	subs	r2, r2, r3
 800396a:	4591      	cmp	r9, r2
 800396c:	bfa8      	it	ge
 800396e:	4691      	movge	r9, r2
 8003970:	f1b9 0f00 	cmp.w	r9, #0
 8003974:	dc35      	bgt.n	80039e2 <_printf_float+0x3aa>
 8003976:	f04f 0800 	mov.w	r8, #0
 800397a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800397e:	f104 0a1a 	add.w	sl, r4, #26
 8003982:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003986:	1a9b      	subs	r3, r3, r2
 8003988:	eba3 0309 	sub.w	r3, r3, r9
 800398c:	4543      	cmp	r3, r8
 800398e:	f77f af79 	ble.w	8003884 <_printf_float+0x24c>
 8003992:	2301      	movs	r3, #1
 8003994:	4652      	mov	r2, sl
 8003996:	4631      	mov	r1, r6
 8003998:	4628      	mov	r0, r5
 800399a:	47b8      	blx	r7
 800399c:	3001      	adds	r0, #1
 800399e:	f43f aeaa 	beq.w	80036f6 <_printf_float+0xbe>
 80039a2:	f108 0801 	add.w	r8, r8, #1
 80039a6:	e7ec      	b.n	8003982 <_printf_float+0x34a>
 80039a8:	4613      	mov	r3, r2
 80039aa:	4631      	mov	r1, r6
 80039ac:	4642      	mov	r2, r8
 80039ae:	4628      	mov	r0, r5
 80039b0:	47b8      	blx	r7
 80039b2:	3001      	adds	r0, #1
 80039b4:	d1c0      	bne.n	8003938 <_printf_float+0x300>
 80039b6:	e69e      	b.n	80036f6 <_printf_float+0xbe>
 80039b8:	2301      	movs	r3, #1
 80039ba:	4631      	mov	r1, r6
 80039bc:	4628      	mov	r0, r5
 80039be:	9205      	str	r2, [sp, #20]
 80039c0:	47b8      	blx	r7
 80039c2:	3001      	adds	r0, #1
 80039c4:	f43f ae97 	beq.w	80036f6 <_printf_float+0xbe>
 80039c8:	9a05      	ldr	r2, [sp, #20]
 80039ca:	f10b 0b01 	add.w	fp, fp, #1
 80039ce:	e7b9      	b.n	8003944 <_printf_float+0x30c>
 80039d0:	ee18 3a10 	vmov	r3, s16
 80039d4:	4652      	mov	r2, sl
 80039d6:	4631      	mov	r1, r6
 80039d8:	4628      	mov	r0, r5
 80039da:	47b8      	blx	r7
 80039dc:	3001      	adds	r0, #1
 80039de:	d1be      	bne.n	800395e <_printf_float+0x326>
 80039e0:	e689      	b.n	80036f6 <_printf_float+0xbe>
 80039e2:	9a05      	ldr	r2, [sp, #20]
 80039e4:	464b      	mov	r3, r9
 80039e6:	4442      	add	r2, r8
 80039e8:	4631      	mov	r1, r6
 80039ea:	4628      	mov	r0, r5
 80039ec:	47b8      	blx	r7
 80039ee:	3001      	adds	r0, #1
 80039f0:	d1c1      	bne.n	8003976 <_printf_float+0x33e>
 80039f2:	e680      	b.n	80036f6 <_printf_float+0xbe>
 80039f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80039f6:	2a01      	cmp	r2, #1
 80039f8:	dc01      	bgt.n	80039fe <_printf_float+0x3c6>
 80039fa:	07db      	lsls	r3, r3, #31
 80039fc:	d53a      	bpl.n	8003a74 <_printf_float+0x43c>
 80039fe:	2301      	movs	r3, #1
 8003a00:	4642      	mov	r2, r8
 8003a02:	4631      	mov	r1, r6
 8003a04:	4628      	mov	r0, r5
 8003a06:	47b8      	blx	r7
 8003a08:	3001      	adds	r0, #1
 8003a0a:	f43f ae74 	beq.w	80036f6 <_printf_float+0xbe>
 8003a0e:	ee18 3a10 	vmov	r3, s16
 8003a12:	4652      	mov	r2, sl
 8003a14:	4631      	mov	r1, r6
 8003a16:	4628      	mov	r0, r5
 8003a18:	47b8      	blx	r7
 8003a1a:	3001      	adds	r0, #1
 8003a1c:	f43f ae6b 	beq.w	80036f6 <_printf_float+0xbe>
 8003a20:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003a24:	2200      	movs	r2, #0
 8003a26:	2300      	movs	r3, #0
 8003a28:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8003a2c:	f7fd f84c 	bl	8000ac8 <__aeabi_dcmpeq>
 8003a30:	b9d8      	cbnz	r0, 8003a6a <_printf_float+0x432>
 8003a32:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8003a36:	f108 0201 	add.w	r2, r8, #1
 8003a3a:	4631      	mov	r1, r6
 8003a3c:	4628      	mov	r0, r5
 8003a3e:	47b8      	blx	r7
 8003a40:	3001      	adds	r0, #1
 8003a42:	d10e      	bne.n	8003a62 <_printf_float+0x42a>
 8003a44:	e657      	b.n	80036f6 <_printf_float+0xbe>
 8003a46:	2301      	movs	r3, #1
 8003a48:	4652      	mov	r2, sl
 8003a4a:	4631      	mov	r1, r6
 8003a4c:	4628      	mov	r0, r5
 8003a4e:	47b8      	blx	r7
 8003a50:	3001      	adds	r0, #1
 8003a52:	f43f ae50 	beq.w	80036f6 <_printf_float+0xbe>
 8003a56:	f108 0801 	add.w	r8, r8, #1
 8003a5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a5c:	3b01      	subs	r3, #1
 8003a5e:	4543      	cmp	r3, r8
 8003a60:	dcf1      	bgt.n	8003a46 <_printf_float+0x40e>
 8003a62:	464b      	mov	r3, r9
 8003a64:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003a68:	e6da      	b.n	8003820 <_printf_float+0x1e8>
 8003a6a:	f04f 0800 	mov.w	r8, #0
 8003a6e:	f104 0a1a 	add.w	sl, r4, #26
 8003a72:	e7f2      	b.n	8003a5a <_printf_float+0x422>
 8003a74:	2301      	movs	r3, #1
 8003a76:	4642      	mov	r2, r8
 8003a78:	e7df      	b.n	8003a3a <_printf_float+0x402>
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	464a      	mov	r2, r9
 8003a7e:	4631      	mov	r1, r6
 8003a80:	4628      	mov	r0, r5
 8003a82:	47b8      	blx	r7
 8003a84:	3001      	adds	r0, #1
 8003a86:	f43f ae36 	beq.w	80036f6 <_printf_float+0xbe>
 8003a8a:	f108 0801 	add.w	r8, r8, #1
 8003a8e:	68e3      	ldr	r3, [r4, #12]
 8003a90:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003a92:	1a5b      	subs	r3, r3, r1
 8003a94:	4543      	cmp	r3, r8
 8003a96:	dcf0      	bgt.n	8003a7a <_printf_float+0x442>
 8003a98:	e6f8      	b.n	800388c <_printf_float+0x254>
 8003a9a:	f04f 0800 	mov.w	r8, #0
 8003a9e:	f104 0919 	add.w	r9, r4, #25
 8003aa2:	e7f4      	b.n	8003a8e <_printf_float+0x456>

08003aa4 <_printf_common>:
 8003aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003aa8:	4616      	mov	r6, r2
 8003aaa:	4699      	mov	r9, r3
 8003aac:	688a      	ldr	r2, [r1, #8]
 8003aae:	690b      	ldr	r3, [r1, #16]
 8003ab0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	bfb8      	it	lt
 8003ab8:	4613      	movlt	r3, r2
 8003aba:	6033      	str	r3, [r6, #0]
 8003abc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ac0:	4607      	mov	r7, r0
 8003ac2:	460c      	mov	r4, r1
 8003ac4:	b10a      	cbz	r2, 8003aca <_printf_common+0x26>
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	6033      	str	r3, [r6, #0]
 8003aca:	6823      	ldr	r3, [r4, #0]
 8003acc:	0699      	lsls	r1, r3, #26
 8003ace:	bf42      	ittt	mi
 8003ad0:	6833      	ldrmi	r3, [r6, #0]
 8003ad2:	3302      	addmi	r3, #2
 8003ad4:	6033      	strmi	r3, [r6, #0]
 8003ad6:	6825      	ldr	r5, [r4, #0]
 8003ad8:	f015 0506 	ands.w	r5, r5, #6
 8003adc:	d106      	bne.n	8003aec <_printf_common+0x48>
 8003ade:	f104 0a19 	add.w	sl, r4, #25
 8003ae2:	68e3      	ldr	r3, [r4, #12]
 8003ae4:	6832      	ldr	r2, [r6, #0]
 8003ae6:	1a9b      	subs	r3, r3, r2
 8003ae8:	42ab      	cmp	r3, r5
 8003aea:	dc26      	bgt.n	8003b3a <_printf_common+0x96>
 8003aec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003af0:	1e13      	subs	r3, r2, #0
 8003af2:	6822      	ldr	r2, [r4, #0]
 8003af4:	bf18      	it	ne
 8003af6:	2301      	movne	r3, #1
 8003af8:	0692      	lsls	r2, r2, #26
 8003afa:	d42b      	bmi.n	8003b54 <_printf_common+0xb0>
 8003afc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b00:	4649      	mov	r1, r9
 8003b02:	4638      	mov	r0, r7
 8003b04:	47c0      	blx	r8
 8003b06:	3001      	adds	r0, #1
 8003b08:	d01e      	beq.n	8003b48 <_printf_common+0xa4>
 8003b0a:	6823      	ldr	r3, [r4, #0]
 8003b0c:	6922      	ldr	r2, [r4, #16]
 8003b0e:	f003 0306 	and.w	r3, r3, #6
 8003b12:	2b04      	cmp	r3, #4
 8003b14:	bf02      	ittt	eq
 8003b16:	68e5      	ldreq	r5, [r4, #12]
 8003b18:	6833      	ldreq	r3, [r6, #0]
 8003b1a:	1aed      	subeq	r5, r5, r3
 8003b1c:	68a3      	ldr	r3, [r4, #8]
 8003b1e:	bf0c      	ite	eq
 8003b20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b24:	2500      	movne	r5, #0
 8003b26:	4293      	cmp	r3, r2
 8003b28:	bfc4      	itt	gt
 8003b2a:	1a9b      	subgt	r3, r3, r2
 8003b2c:	18ed      	addgt	r5, r5, r3
 8003b2e:	2600      	movs	r6, #0
 8003b30:	341a      	adds	r4, #26
 8003b32:	42b5      	cmp	r5, r6
 8003b34:	d11a      	bne.n	8003b6c <_printf_common+0xc8>
 8003b36:	2000      	movs	r0, #0
 8003b38:	e008      	b.n	8003b4c <_printf_common+0xa8>
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	4652      	mov	r2, sl
 8003b3e:	4649      	mov	r1, r9
 8003b40:	4638      	mov	r0, r7
 8003b42:	47c0      	blx	r8
 8003b44:	3001      	adds	r0, #1
 8003b46:	d103      	bne.n	8003b50 <_printf_common+0xac>
 8003b48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003b4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b50:	3501      	adds	r5, #1
 8003b52:	e7c6      	b.n	8003ae2 <_printf_common+0x3e>
 8003b54:	18e1      	adds	r1, r4, r3
 8003b56:	1c5a      	adds	r2, r3, #1
 8003b58:	2030      	movs	r0, #48	; 0x30
 8003b5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003b5e:	4422      	add	r2, r4
 8003b60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003b64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003b68:	3302      	adds	r3, #2
 8003b6a:	e7c7      	b.n	8003afc <_printf_common+0x58>
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	4622      	mov	r2, r4
 8003b70:	4649      	mov	r1, r9
 8003b72:	4638      	mov	r0, r7
 8003b74:	47c0      	blx	r8
 8003b76:	3001      	adds	r0, #1
 8003b78:	d0e6      	beq.n	8003b48 <_printf_common+0xa4>
 8003b7a:	3601      	adds	r6, #1
 8003b7c:	e7d9      	b.n	8003b32 <_printf_common+0x8e>
	...

08003b80 <_printf_i>:
 8003b80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b84:	7e0f      	ldrb	r7, [r1, #24]
 8003b86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003b88:	2f78      	cmp	r7, #120	; 0x78
 8003b8a:	4691      	mov	r9, r2
 8003b8c:	4680      	mov	r8, r0
 8003b8e:	460c      	mov	r4, r1
 8003b90:	469a      	mov	sl, r3
 8003b92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003b96:	d807      	bhi.n	8003ba8 <_printf_i+0x28>
 8003b98:	2f62      	cmp	r7, #98	; 0x62
 8003b9a:	d80a      	bhi.n	8003bb2 <_printf_i+0x32>
 8003b9c:	2f00      	cmp	r7, #0
 8003b9e:	f000 80d4 	beq.w	8003d4a <_printf_i+0x1ca>
 8003ba2:	2f58      	cmp	r7, #88	; 0x58
 8003ba4:	f000 80c0 	beq.w	8003d28 <_printf_i+0x1a8>
 8003ba8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003bac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003bb0:	e03a      	b.n	8003c28 <_printf_i+0xa8>
 8003bb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003bb6:	2b15      	cmp	r3, #21
 8003bb8:	d8f6      	bhi.n	8003ba8 <_printf_i+0x28>
 8003bba:	a101      	add	r1, pc, #4	; (adr r1, 8003bc0 <_printf_i+0x40>)
 8003bbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003bc0:	08003c19 	.word	0x08003c19
 8003bc4:	08003c2d 	.word	0x08003c2d
 8003bc8:	08003ba9 	.word	0x08003ba9
 8003bcc:	08003ba9 	.word	0x08003ba9
 8003bd0:	08003ba9 	.word	0x08003ba9
 8003bd4:	08003ba9 	.word	0x08003ba9
 8003bd8:	08003c2d 	.word	0x08003c2d
 8003bdc:	08003ba9 	.word	0x08003ba9
 8003be0:	08003ba9 	.word	0x08003ba9
 8003be4:	08003ba9 	.word	0x08003ba9
 8003be8:	08003ba9 	.word	0x08003ba9
 8003bec:	08003d31 	.word	0x08003d31
 8003bf0:	08003c59 	.word	0x08003c59
 8003bf4:	08003ceb 	.word	0x08003ceb
 8003bf8:	08003ba9 	.word	0x08003ba9
 8003bfc:	08003ba9 	.word	0x08003ba9
 8003c00:	08003d53 	.word	0x08003d53
 8003c04:	08003ba9 	.word	0x08003ba9
 8003c08:	08003c59 	.word	0x08003c59
 8003c0c:	08003ba9 	.word	0x08003ba9
 8003c10:	08003ba9 	.word	0x08003ba9
 8003c14:	08003cf3 	.word	0x08003cf3
 8003c18:	682b      	ldr	r3, [r5, #0]
 8003c1a:	1d1a      	adds	r2, r3, #4
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	602a      	str	r2, [r5, #0]
 8003c20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e09f      	b.n	8003d6c <_printf_i+0x1ec>
 8003c2c:	6820      	ldr	r0, [r4, #0]
 8003c2e:	682b      	ldr	r3, [r5, #0]
 8003c30:	0607      	lsls	r7, r0, #24
 8003c32:	f103 0104 	add.w	r1, r3, #4
 8003c36:	6029      	str	r1, [r5, #0]
 8003c38:	d501      	bpl.n	8003c3e <_printf_i+0xbe>
 8003c3a:	681e      	ldr	r6, [r3, #0]
 8003c3c:	e003      	b.n	8003c46 <_printf_i+0xc6>
 8003c3e:	0646      	lsls	r6, r0, #25
 8003c40:	d5fb      	bpl.n	8003c3a <_printf_i+0xba>
 8003c42:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003c46:	2e00      	cmp	r6, #0
 8003c48:	da03      	bge.n	8003c52 <_printf_i+0xd2>
 8003c4a:	232d      	movs	r3, #45	; 0x2d
 8003c4c:	4276      	negs	r6, r6
 8003c4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c52:	485a      	ldr	r0, [pc, #360]	; (8003dbc <_printf_i+0x23c>)
 8003c54:	230a      	movs	r3, #10
 8003c56:	e012      	b.n	8003c7e <_printf_i+0xfe>
 8003c58:	682b      	ldr	r3, [r5, #0]
 8003c5a:	6820      	ldr	r0, [r4, #0]
 8003c5c:	1d19      	adds	r1, r3, #4
 8003c5e:	6029      	str	r1, [r5, #0]
 8003c60:	0605      	lsls	r5, r0, #24
 8003c62:	d501      	bpl.n	8003c68 <_printf_i+0xe8>
 8003c64:	681e      	ldr	r6, [r3, #0]
 8003c66:	e002      	b.n	8003c6e <_printf_i+0xee>
 8003c68:	0641      	lsls	r1, r0, #25
 8003c6a:	d5fb      	bpl.n	8003c64 <_printf_i+0xe4>
 8003c6c:	881e      	ldrh	r6, [r3, #0]
 8003c6e:	4853      	ldr	r0, [pc, #332]	; (8003dbc <_printf_i+0x23c>)
 8003c70:	2f6f      	cmp	r7, #111	; 0x6f
 8003c72:	bf0c      	ite	eq
 8003c74:	2308      	moveq	r3, #8
 8003c76:	230a      	movne	r3, #10
 8003c78:	2100      	movs	r1, #0
 8003c7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003c7e:	6865      	ldr	r5, [r4, #4]
 8003c80:	60a5      	str	r5, [r4, #8]
 8003c82:	2d00      	cmp	r5, #0
 8003c84:	bfa2      	ittt	ge
 8003c86:	6821      	ldrge	r1, [r4, #0]
 8003c88:	f021 0104 	bicge.w	r1, r1, #4
 8003c8c:	6021      	strge	r1, [r4, #0]
 8003c8e:	b90e      	cbnz	r6, 8003c94 <_printf_i+0x114>
 8003c90:	2d00      	cmp	r5, #0
 8003c92:	d04b      	beq.n	8003d2c <_printf_i+0x1ac>
 8003c94:	4615      	mov	r5, r2
 8003c96:	fbb6 f1f3 	udiv	r1, r6, r3
 8003c9a:	fb03 6711 	mls	r7, r3, r1, r6
 8003c9e:	5dc7      	ldrb	r7, [r0, r7]
 8003ca0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003ca4:	4637      	mov	r7, r6
 8003ca6:	42bb      	cmp	r3, r7
 8003ca8:	460e      	mov	r6, r1
 8003caa:	d9f4      	bls.n	8003c96 <_printf_i+0x116>
 8003cac:	2b08      	cmp	r3, #8
 8003cae:	d10b      	bne.n	8003cc8 <_printf_i+0x148>
 8003cb0:	6823      	ldr	r3, [r4, #0]
 8003cb2:	07de      	lsls	r6, r3, #31
 8003cb4:	d508      	bpl.n	8003cc8 <_printf_i+0x148>
 8003cb6:	6923      	ldr	r3, [r4, #16]
 8003cb8:	6861      	ldr	r1, [r4, #4]
 8003cba:	4299      	cmp	r1, r3
 8003cbc:	bfde      	ittt	le
 8003cbe:	2330      	movle	r3, #48	; 0x30
 8003cc0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003cc4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003cc8:	1b52      	subs	r2, r2, r5
 8003cca:	6122      	str	r2, [r4, #16]
 8003ccc:	f8cd a000 	str.w	sl, [sp]
 8003cd0:	464b      	mov	r3, r9
 8003cd2:	aa03      	add	r2, sp, #12
 8003cd4:	4621      	mov	r1, r4
 8003cd6:	4640      	mov	r0, r8
 8003cd8:	f7ff fee4 	bl	8003aa4 <_printf_common>
 8003cdc:	3001      	adds	r0, #1
 8003cde:	d14a      	bne.n	8003d76 <_printf_i+0x1f6>
 8003ce0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ce4:	b004      	add	sp, #16
 8003ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cea:	6823      	ldr	r3, [r4, #0]
 8003cec:	f043 0320 	orr.w	r3, r3, #32
 8003cf0:	6023      	str	r3, [r4, #0]
 8003cf2:	4833      	ldr	r0, [pc, #204]	; (8003dc0 <_printf_i+0x240>)
 8003cf4:	2778      	movs	r7, #120	; 0x78
 8003cf6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003cfa:	6823      	ldr	r3, [r4, #0]
 8003cfc:	6829      	ldr	r1, [r5, #0]
 8003cfe:	061f      	lsls	r7, r3, #24
 8003d00:	f851 6b04 	ldr.w	r6, [r1], #4
 8003d04:	d402      	bmi.n	8003d0c <_printf_i+0x18c>
 8003d06:	065f      	lsls	r7, r3, #25
 8003d08:	bf48      	it	mi
 8003d0a:	b2b6      	uxthmi	r6, r6
 8003d0c:	07df      	lsls	r7, r3, #31
 8003d0e:	bf48      	it	mi
 8003d10:	f043 0320 	orrmi.w	r3, r3, #32
 8003d14:	6029      	str	r1, [r5, #0]
 8003d16:	bf48      	it	mi
 8003d18:	6023      	strmi	r3, [r4, #0]
 8003d1a:	b91e      	cbnz	r6, 8003d24 <_printf_i+0x1a4>
 8003d1c:	6823      	ldr	r3, [r4, #0]
 8003d1e:	f023 0320 	bic.w	r3, r3, #32
 8003d22:	6023      	str	r3, [r4, #0]
 8003d24:	2310      	movs	r3, #16
 8003d26:	e7a7      	b.n	8003c78 <_printf_i+0xf8>
 8003d28:	4824      	ldr	r0, [pc, #144]	; (8003dbc <_printf_i+0x23c>)
 8003d2a:	e7e4      	b.n	8003cf6 <_printf_i+0x176>
 8003d2c:	4615      	mov	r5, r2
 8003d2e:	e7bd      	b.n	8003cac <_printf_i+0x12c>
 8003d30:	682b      	ldr	r3, [r5, #0]
 8003d32:	6826      	ldr	r6, [r4, #0]
 8003d34:	6961      	ldr	r1, [r4, #20]
 8003d36:	1d18      	adds	r0, r3, #4
 8003d38:	6028      	str	r0, [r5, #0]
 8003d3a:	0635      	lsls	r5, r6, #24
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	d501      	bpl.n	8003d44 <_printf_i+0x1c4>
 8003d40:	6019      	str	r1, [r3, #0]
 8003d42:	e002      	b.n	8003d4a <_printf_i+0x1ca>
 8003d44:	0670      	lsls	r0, r6, #25
 8003d46:	d5fb      	bpl.n	8003d40 <_printf_i+0x1c0>
 8003d48:	8019      	strh	r1, [r3, #0]
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	6123      	str	r3, [r4, #16]
 8003d4e:	4615      	mov	r5, r2
 8003d50:	e7bc      	b.n	8003ccc <_printf_i+0x14c>
 8003d52:	682b      	ldr	r3, [r5, #0]
 8003d54:	1d1a      	adds	r2, r3, #4
 8003d56:	602a      	str	r2, [r5, #0]
 8003d58:	681d      	ldr	r5, [r3, #0]
 8003d5a:	6862      	ldr	r2, [r4, #4]
 8003d5c:	2100      	movs	r1, #0
 8003d5e:	4628      	mov	r0, r5
 8003d60:	f7fc fa36 	bl	80001d0 <memchr>
 8003d64:	b108      	cbz	r0, 8003d6a <_printf_i+0x1ea>
 8003d66:	1b40      	subs	r0, r0, r5
 8003d68:	6060      	str	r0, [r4, #4]
 8003d6a:	6863      	ldr	r3, [r4, #4]
 8003d6c:	6123      	str	r3, [r4, #16]
 8003d6e:	2300      	movs	r3, #0
 8003d70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d74:	e7aa      	b.n	8003ccc <_printf_i+0x14c>
 8003d76:	6923      	ldr	r3, [r4, #16]
 8003d78:	462a      	mov	r2, r5
 8003d7a:	4649      	mov	r1, r9
 8003d7c:	4640      	mov	r0, r8
 8003d7e:	47d0      	blx	sl
 8003d80:	3001      	adds	r0, #1
 8003d82:	d0ad      	beq.n	8003ce0 <_printf_i+0x160>
 8003d84:	6823      	ldr	r3, [r4, #0]
 8003d86:	079b      	lsls	r3, r3, #30
 8003d88:	d413      	bmi.n	8003db2 <_printf_i+0x232>
 8003d8a:	68e0      	ldr	r0, [r4, #12]
 8003d8c:	9b03      	ldr	r3, [sp, #12]
 8003d8e:	4298      	cmp	r0, r3
 8003d90:	bfb8      	it	lt
 8003d92:	4618      	movlt	r0, r3
 8003d94:	e7a6      	b.n	8003ce4 <_printf_i+0x164>
 8003d96:	2301      	movs	r3, #1
 8003d98:	4632      	mov	r2, r6
 8003d9a:	4649      	mov	r1, r9
 8003d9c:	4640      	mov	r0, r8
 8003d9e:	47d0      	blx	sl
 8003da0:	3001      	adds	r0, #1
 8003da2:	d09d      	beq.n	8003ce0 <_printf_i+0x160>
 8003da4:	3501      	adds	r5, #1
 8003da6:	68e3      	ldr	r3, [r4, #12]
 8003da8:	9903      	ldr	r1, [sp, #12]
 8003daa:	1a5b      	subs	r3, r3, r1
 8003dac:	42ab      	cmp	r3, r5
 8003dae:	dcf2      	bgt.n	8003d96 <_printf_i+0x216>
 8003db0:	e7eb      	b.n	8003d8a <_printf_i+0x20a>
 8003db2:	2500      	movs	r5, #0
 8003db4:	f104 0619 	add.w	r6, r4, #25
 8003db8:	e7f5      	b.n	8003da6 <_printf_i+0x226>
 8003dba:	bf00      	nop
 8003dbc:	080060f5 	.word	0x080060f5
 8003dc0:	08006106 	.word	0x08006106

08003dc4 <std>:
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	b510      	push	{r4, lr}
 8003dc8:	4604      	mov	r4, r0
 8003dca:	e9c0 3300 	strd	r3, r3, [r0]
 8003dce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003dd2:	6083      	str	r3, [r0, #8]
 8003dd4:	8181      	strh	r1, [r0, #12]
 8003dd6:	6643      	str	r3, [r0, #100]	; 0x64
 8003dd8:	81c2      	strh	r2, [r0, #14]
 8003dda:	6183      	str	r3, [r0, #24]
 8003ddc:	4619      	mov	r1, r3
 8003dde:	2208      	movs	r2, #8
 8003de0:	305c      	adds	r0, #92	; 0x5c
 8003de2:	f000 f914 	bl	800400e <memset>
 8003de6:	4b0d      	ldr	r3, [pc, #52]	; (8003e1c <std+0x58>)
 8003de8:	6263      	str	r3, [r4, #36]	; 0x24
 8003dea:	4b0d      	ldr	r3, [pc, #52]	; (8003e20 <std+0x5c>)
 8003dec:	62a3      	str	r3, [r4, #40]	; 0x28
 8003dee:	4b0d      	ldr	r3, [pc, #52]	; (8003e24 <std+0x60>)
 8003df0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003df2:	4b0d      	ldr	r3, [pc, #52]	; (8003e28 <std+0x64>)
 8003df4:	6323      	str	r3, [r4, #48]	; 0x30
 8003df6:	4b0d      	ldr	r3, [pc, #52]	; (8003e2c <std+0x68>)
 8003df8:	6224      	str	r4, [r4, #32]
 8003dfa:	429c      	cmp	r4, r3
 8003dfc:	d006      	beq.n	8003e0c <std+0x48>
 8003dfe:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8003e02:	4294      	cmp	r4, r2
 8003e04:	d002      	beq.n	8003e0c <std+0x48>
 8003e06:	33d0      	adds	r3, #208	; 0xd0
 8003e08:	429c      	cmp	r4, r3
 8003e0a:	d105      	bne.n	8003e18 <std+0x54>
 8003e0c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003e10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e14:	f000 b988 	b.w	8004128 <__retarget_lock_init_recursive>
 8003e18:	bd10      	pop	{r4, pc}
 8003e1a:	bf00      	nop
 8003e1c:	08003f89 	.word	0x08003f89
 8003e20:	08003fab 	.word	0x08003fab
 8003e24:	08003fe3 	.word	0x08003fe3
 8003e28:	08004007 	.word	0x08004007
 8003e2c:	20000290 	.word	0x20000290

08003e30 <stdio_exit_handler>:
 8003e30:	4a02      	ldr	r2, [pc, #8]	; (8003e3c <stdio_exit_handler+0xc>)
 8003e32:	4903      	ldr	r1, [pc, #12]	; (8003e40 <stdio_exit_handler+0x10>)
 8003e34:	4803      	ldr	r0, [pc, #12]	; (8003e44 <stdio_exit_handler+0x14>)
 8003e36:	f000 b869 	b.w	8003f0c <_fwalk_sglue>
 8003e3a:	bf00      	nop
 8003e3c:	20000010 	.word	0x20000010
 8003e40:	08005971 	.word	0x08005971
 8003e44:	2000001c 	.word	0x2000001c

08003e48 <cleanup_stdio>:
 8003e48:	6841      	ldr	r1, [r0, #4]
 8003e4a:	4b0c      	ldr	r3, [pc, #48]	; (8003e7c <cleanup_stdio+0x34>)
 8003e4c:	4299      	cmp	r1, r3
 8003e4e:	b510      	push	{r4, lr}
 8003e50:	4604      	mov	r4, r0
 8003e52:	d001      	beq.n	8003e58 <cleanup_stdio+0x10>
 8003e54:	f001 fd8c 	bl	8005970 <_fflush_r>
 8003e58:	68a1      	ldr	r1, [r4, #8]
 8003e5a:	4b09      	ldr	r3, [pc, #36]	; (8003e80 <cleanup_stdio+0x38>)
 8003e5c:	4299      	cmp	r1, r3
 8003e5e:	d002      	beq.n	8003e66 <cleanup_stdio+0x1e>
 8003e60:	4620      	mov	r0, r4
 8003e62:	f001 fd85 	bl	8005970 <_fflush_r>
 8003e66:	68e1      	ldr	r1, [r4, #12]
 8003e68:	4b06      	ldr	r3, [pc, #24]	; (8003e84 <cleanup_stdio+0x3c>)
 8003e6a:	4299      	cmp	r1, r3
 8003e6c:	d004      	beq.n	8003e78 <cleanup_stdio+0x30>
 8003e6e:	4620      	mov	r0, r4
 8003e70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e74:	f001 bd7c 	b.w	8005970 <_fflush_r>
 8003e78:	bd10      	pop	{r4, pc}
 8003e7a:	bf00      	nop
 8003e7c:	20000290 	.word	0x20000290
 8003e80:	200002f8 	.word	0x200002f8
 8003e84:	20000360 	.word	0x20000360

08003e88 <global_stdio_init.part.0>:
 8003e88:	b510      	push	{r4, lr}
 8003e8a:	4b0b      	ldr	r3, [pc, #44]	; (8003eb8 <global_stdio_init.part.0+0x30>)
 8003e8c:	4c0b      	ldr	r4, [pc, #44]	; (8003ebc <global_stdio_init.part.0+0x34>)
 8003e8e:	4a0c      	ldr	r2, [pc, #48]	; (8003ec0 <global_stdio_init.part.0+0x38>)
 8003e90:	601a      	str	r2, [r3, #0]
 8003e92:	4620      	mov	r0, r4
 8003e94:	2200      	movs	r2, #0
 8003e96:	2104      	movs	r1, #4
 8003e98:	f7ff ff94 	bl	8003dc4 <std>
 8003e9c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	2109      	movs	r1, #9
 8003ea4:	f7ff ff8e 	bl	8003dc4 <std>
 8003ea8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003eac:	2202      	movs	r2, #2
 8003eae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003eb2:	2112      	movs	r1, #18
 8003eb4:	f7ff bf86 	b.w	8003dc4 <std>
 8003eb8:	200003c8 	.word	0x200003c8
 8003ebc:	20000290 	.word	0x20000290
 8003ec0:	08003e31 	.word	0x08003e31

08003ec4 <__sfp_lock_acquire>:
 8003ec4:	4801      	ldr	r0, [pc, #4]	; (8003ecc <__sfp_lock_acquire+0x8>)
 8003ec6:	f000 b930 	b.w	800412a <__retarget_lock_acquire_recursive>
 8003eca:	bf00      	nop
 8003ecc:	200003d1 	.word	0x200003d1

08003ed0 <__sfp_lock_release>:
 8003ed0:	4801      	ldr	r0, [pc, #4]	; (8003ed8 <__sfp_lock_release+0x8>)
 8003ed2:	f000 b92b 	b.w	800412c <__retarget_lock_release_recursive>
 8003ed6:	bf00      	nop
 8003ed8:	200003d1 	.word	0x200003d1

08003edc <__sinit>:
 8003edc:	b510      	push	{r4, lr}
 8003ede:	4604      	mov	r4, r0
 8003ee0:	f7ff fff0 	bl	8003ec4 <__sfp_lock_acquire>
 8003ee4:	6a23      	ldr	r3, [r4, #32]
 8003ee6:	b11b      	cbz	r3, 8003ef0 <__sinit+0x14>
 8003ee8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003eec:	f7ff bff0 	b.w	8003ed0 <__sfp_lock_release>
 8003ef0:	4b04      	ldr	r3, [pc, #16]	; (8003f04 <__sinit+0x28>)
 8003ef2:	6223      	str	r3, [r4, #32]
 8003ef4:	4b04      	ldr	r3, [pc, #16]	; (8003f08 <__sinit+0x2c>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d1f5      	bne.n	8003ee8 <__sinit+0xc>
 8003efc:	f7ff ffc4 	bl	8003e88 <global_stdio_init.part.0>
 8003f00:	e7f2      	b.n	8003ee8 <__sinit+0xc>
 8003f02:	bf00      	nop
 8003f04:	08003e49 	.word	0x08003e49
 8003f08:	200003c8 	.word	0x200003c8

08003f0c <_fwalk_sglue>:
 8003f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f10:	4607      	mov	r7, r0
 8003f12:	4688      	mov	r8, r1
 8003f14:	4614      	mov	r4, r2
 8003f16:	2600      	movs	r6, #0
 8003f18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003f1c:	f1b9 0901 	subs.w	r9, r9, #1
 8003f20:	d505      	bpl.n	8003f2e <_fwalk_sglue+0x22>
 8003f22:	6824      	ldr	r4, [r4, #0]
 8003f24:	2c00      	cmp	r4, #0
 8003f26:	d1f7      	bne.n	8003f18 <_fwalk_sglue+0xc>
 8003f28:	4630      	mov	r0, r6
 8003f2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f2e:	89ab      	ldrh	r3, [r5, #12]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d907      	bls.n	8003f44 <_fwalk_sglue+0x38>
 8003f34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003f38:	3301      	adds	r3, #1
 8003f3a:	d003      	beq.n	8003f44 <_fwalk_sglue+0x38>
 8003f3c:	4629      	mov	r1, r5
 8003f3e:	4638      	mov	r0, r7
 8003f40:	47c0      	blx	r8
 8003f42:	4306      	orrs	r6, r0
 8003f44:	3568      	adds	r5, #104	; 0x68
 8003f46:	e7e9      	b.n	8003f1c <_fwalk_sglue+0x10>

08003f48 <siprintf>:
 8003f48:	b40e      	push	{r1, r2, r3}
 8003f4a:	b500      	push	{lr}
 8003f4c:	b09c      	sub	sp, #112	; 0x70
 8003f4e:	ab1d      	add	r3, sp, #116	; 0x74
 8003f50:	9002      	str	r0, [sp, #8]
 8003f52:	9006      	str	r0, [sp, #24]
 8003f54:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003f58:	4809      	ldr	r0, [pc, #36]	; (8003f80 <siprintf+0x38>)
 8003f5a:	9107      	str	r1, [sp, #28]
 8003f5c:	9104      	str	r1, [sp, #16]
 8003f5e:	4909      	ldr	r1, [pc, #36]	; (8003f84 <siprintf+0x3c>)
 8003f60:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f64:	9105      	str	r1, [sp, #20]
 8003f66:	6800      	ldr	r0, [r0, #0]
 8003f68:	9301      	str	r3, [sp, #4]
 8003f6a:	a902      	add	r1, sp, #8
 8003f6c:	f001 fb7c 	bl	8005668 <_svfiprintf_r>
 8003f70:	9b02      	ldr	r3, [sp, #8]
 8003f72:	2200      	movs	r2, #0
 8003f74:	701a      	strb	r2, [r3, #0]
 8003f76:	b01c      	add	sp, #112	; 0x70
 8003f78:	f85d eb04 	ldr.w	lr, [sp], #4
 8003f7c:	b003      	add	sp, #12
 8003f7e:	4770      	bx	lr
 8003f80:	20000068 	.word	0x20000068
 8003f84:	ffff0208 	.word	0xffff0208

08003f88 <__sread>:
 8003f88:	b510      	push	{r4, lr}
 8003f8a:	460c      	mov	r4, r1
 8003f8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f90:	f000 f86c 	bl	800406c <_read_r>
 8003f94:	2800      	cmp	r0, #0
 8003f96:	bfab      	itete	ge
 8003f98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003f9a:	89a3      	ldrhlt	r3, [r4, #12]
 8003f9c:	181b      	addge	r3, r3, r0
 8003f9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003fa2:	bfac      	ite	ge
 8003fa4:	6563      	strge	r3, [r4, #84]	; 0x54
 8003fa6:	81a3      	strhlt	r3, [r4, #12]
 8003fa8:	bd10      	pop	{r4, pc}

08003faa <__swrite>:
 8003faa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fae:	461f      	mov	r7, r3
 8003fb0:	898b      	ldrh	r3, [r1, #12]
 8003fb2:	05db      	lsls	r3, r3, #23
 8003fb4:	4605      	mov	r5, r0
 8003fb6:	460c      	mov	r4, r1
 8003fb8:	4616      	mov	r6, r2
 8003fba:	d505      	bpl.n	8003fc8 <__swrite+0x1e>
 8003fbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003fc0:	2302      	movs	r3, #2
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f000 f840 	bl	8004048 <_lseek_r>
 8003fc8:	89a3      	ldrh	r3, [r4, #12]
 8003fca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003fce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003fd2:	81a3      	strh	r3, [r4, #12]
 8003fd4:	4632      	mov	r2, r6
 8003fd6:	463b      	mov	r3, r7
 8003fd8:	4628      	mov	r0, r5
 8003fda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003fde:	f000 b867 	b.w	80040b0 <_write_r>

08003fe2 <__sseek>:
 8003fe2:	b510      	push	{r4, lr}
 8003fe4:	460c      	mov	r4, r1
 8003fe6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003fea:	f000 f82d 	bl	8004048 <_lseek_r>
 8003fee:	1c43      	adds	r3, r0, #1
 8003ff0:	89a3      	ldrh	r3, [r4, #12]
 8003ff2:	bf15      	itete	ne
 8003ff4:	6560      	strne	r0, [r4, #84]	; 0x54
 8003ff6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003ffa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003ffe:	81a3      	strheq	r3, [r4, #12]
 8004000:	bf18      	it	ne
 8004002:	81a3      	strhne	r3, [r4, #12]
 8004004:	bd10      	pop	{r4, pc}

08004006 <__sclose>:
 8004006:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800400a:	f000 b80d 	b.w	8004028 <_close_r>

0800400e <memset>:
 800400e:	4402      	add	r2, r0
 8004010:	4603      	mov	r3, r0
 8004012:	4293      	cmp	r3, r2
 8004014:	d100      	bne.n	8004018 <memset+0xa>
 8004016:	4770      	bx	lr
 8004018:	f803 1b01 	strb.w	r1, [r3], #1
 800401c:	e7f9      	b.n	8004012 <memset+0x4>
	...

08004020 <_localeconv_r>:
 8004020:	4800      	ldr	r0, [pc, #0]	; (8004024 <_localeconv_r+0x4>)
 8004022:	4770      	bx	lr
 8004024:	2000015c 	.word	0x2000015c

08004028 <_close_r>:
 8004028:	b538      	push	{r3, r4, r5, lr}
 800402a:	4d06      	ldr	r5, [pc, #24]	; (8004044 <_close_r+0x1c>)
 800402c:	2300      	movs	r3, #0
 800402e:	4604      	mov	r4, r0
 8004030:	4608      	mov	r0, r1
 8004032:	602b      	str	r3, [r5, #0]
 8004034:	f7fd fdc7 	bl	8001bc6 <_close>
 8004038:	1c43      	adds	r3, r0, #1
 800403a:	d102      	bne.n	8004042 <_close_r+0x1a>
 800403c:	682b      	ldr	r3, [r5, #0]
 800403e:	b103      	cbz	r3, 8004042 <_close_r+0x1a>
 8004040:	6023      	str	r3, [r4, #0]
 8004042:	bd38      	pop	{r3, r4, r5, pc}
 8004044:	200003cc 	.word	0x200003cc

08004048 <_lseek_r>:
 8004048:	b538      	push	{r3, r4, r5, lr}
 800404a:	4d07      	ldr	r5, [pc, #28]	; (8004068 <_lseek_r+0x20>)
 800404c:	4604      	mov	r4, r0
 800404e:	4608      	mov	r0, r1
 8004050:	4611      	mov	r1, r2
 8004052:	2200      	movs	r2, #0
 8004054:	602a      	str	r2, [r5, #0]
 8004056:	461a      	mov	r2, r3
 8004058:	f7fd fddc 	bl	8001c14 <_lseek>
 800405c:	1c43      	adds	r3, r0, #1
 800405e:	d102      	bne.n	8004066 <_lseek_r+0x1e>
 8004060:	682b      	ldr	r3, [r5, #0]
 8004062:	b103      	cbz	r3, 8004066 <_lseek_r+0x1e>
 8004064:	6023      	str	r3, [r4, #0]
 8004066:	bd38      	pop	{r3, r4, r5, pc}
 8004068:	200003cc 	.word	0x200003cc

0800406c <_read_r>:
 800406c:	b538      	push	{r3, r4, r5, lr}
 800406e:	4d07      	ldr	r5, [pc, #28]	; (800408c <_read_r+0x20>)
 8004070:	4604      	mov	r4, r0
 8004072:	4608      	mov	r0, r1
 8004074:	4611      	mov	r1, r2
 8004076:	2200      	movs	r2, #0
 8004078:	602a      	str	r2, [r5, #0]
 800407a:	461a      	mov	r2, r3
 800407c:	f7fd fd6a 	bl	8001b54 <_read>
 8004080:	1c43      	adds	r3, r0, #1
 8004082:	d102      	bne.n	800408a <_read_r+0x1e>
 8004084:	682b      	ldr	r3, [r5, #0]
 8004086:	b103      	cbz	r3, 800408a <_read_r+0x1e>
 8004088:	6023      	str	r3, [r4, #0]
 800408a:	bd38      	pop	{r3, r4, r5, pc}
 800408c:	200003cc 	.word	0x200003cc

08004090 <_sbrk_r>:
 8004090:	b538      	push	{r3, r4, r5, lr}
 8004092:	4d06      	ldr	r5, [pc, #24]	; (80040ac <_sbrk_r+0x1c>)
 8004094:	2300      	movs	r3, #0
 8004096:	4604      	mov	r4, r0
 8004098:	4608      	mov	r0, r1
 800409a:	602b      	str	r3, [r5, #0]
 800409c:	f7fd fdc8 	bl	8001c30 <_sbrk>
 80040a0:	1c43      	adds	r3, r0, #1
 80040a2:	d102      	bne.n	80040aa <_sbrk_r+0x1a>
 80040a4:	682b      	ldr	r3, [r5, #0]
 80040a6:	b103      	cbz	r3, 80040aa <_sbrk_r+0x1a>
 80040a8:	6023      	str	r3, [r4, #0]
 80040aa:	bd38      	pop	{r3, r4, r5, pc}
 80040ac:	200003cc 	.word	0x200003cc

080040b0 <_write_r>:
 80040b0:	b538      	push	{r3, r4, r5, lr}
 80040b2:	4d07      	ldr	r5, [pc, #28]	; (80040d0 <_write_r+0x20>)
 80040b4:	4604      	mov	r4, r0
 80040b6:	4608      	mov	r0, r1
 80040b8:	4611      	mov	r1, r2
 80040ba:	2200      	movs	r2, #0
 80040bc:	602a      	str	r2, [r5, #0]
 80040be:	461a      	mov	r2, r3
 80040c0:	f7fd fd65 	bl	8001b8e <_write>
 80040c4:	1c43      	adds	r3, r0, #1
 80040c6:	d102      	bne.n	80040ce <_write_r+0x1e>
 80040c8:	682b      	ldr	r3, [r5, #0]
 80040ca:	b103      	cbz	r3, 80040ce <_write_r+0x1e>
 80040cc:	6023      	str	r3, [r4, #0]
 80040ce:	bd38      	pop	{r3, r4, r5, pc}
 80040d0:	200003cc 	.word	0x200003cc

080040d4 <__errno>:
 80040d4:	4b01      	ldr	r3, [pc, #4]	; (80040dc <__errno+0x8>)
 80040d6:	6818      	ldr	r0, [r3, #0]
 80040d8:	4770      	bx	lr
 80040da:	bf00      	nop
 80040dc:	20000068 	.word	0x20000068

080040e0 <__libc_init_array>:
 80040e0:	b570      	push	{r4, r5, r6, lr}
 80040e2:	4d0d      	ldr	r5, [pc, #52]	; (8004118 <__libc_init_array+0x38>)
 80040e4:	4c0d      	ldr	r4, [pc, #52]	; (800411c <__libc_init_array+0x3c>)
 80040e6:	1b64      	subs	r4, r4, r5
 80040e8:	10a4      	asrs	r4, r4, #2
 80040ea:	2600      	movs	r6, #0
 80040ec:	42a6      	cmp	r6, r4
 80040ee:	d109      	bne.n	8004104 <__libc_init_array+0x24>
 80040f0:	4d0b      	ldr	r5, [pc, #44]	; (8004120 <__libc_init_array+0x40>)
 80040f2:	4c0c      	ldr	r4, [pc, #48]	; (8004124 <__libc_init_array+0x44>)
 80040f4:	f001 ffd0 	bl	8006098 <_init>
 80040f8:	1b64      	subs	r4, r4, r5
 80040fa:	10a4      	asrs	r4, r4, #2
 80040fc:	2600      	movs	r6, #0
 80040fe:	42a6      	cmp	r6, r4
 8004100:	d105      	bne.n	800410e <__libc_init_array+0x2e>
 8004102:	bd70      	pop	{r4, r5, r6, pc}
 8004104:	f855 3b04 	ldr.w	r3, [r5], #4
 8004108:	4798      	blx	r3
 800410a:	3601      	adds	r6, #1
 800410c:	e7ee      	b.n	80040ec <__libc_init_array+0xc>
 800410e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004112:	4798      	blx	r3
 8004114:	3601      	adds	r6, #1
 8004116:	e7f2      	b.n	80040fe <__libc_init_array+0x1e>
 8004118:	08006454 	.word	0x08006454
 800411c:	08006454 	.word	0x08006454
 8004120:	08006454 	.word	0x08006454
 8004124:	08006458 	.word	0x08006458

08004128 <__retarget_lock_init_recursive>:
 8004128:	4770      	bx	lr

0800412a <__retarget_lock_acquire_recursive>:
 800412a:	4770      	bx	lr

0800412c <__retarget_lock_release_recursive>:
 800412c:	4770      	bx	lr

0800412e <quorem>:
 800412e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004132:	6903      	ldr	r3, [r0, #16]
 8004134:	690c      	ldr	r4, [r1, #16]
 8004136:	42a3      	cmp	r3, r4
 8004138:	4607      	mov	r7, r0
 800413a:	db7e      	blt.n	800423a <quorem+0x10c>
 800413c:	3c01      	subs	r4, #1
 800413e:	f101 0814 	add.w	r8, r1, #20
 8004142:	f100 0514 	add.w	r5, r0, #20
 8004146:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800414a:	9301      	str	r3, [sp, #4]
 800414c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004150:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004154:	3301      	adds	r3, #1
 8004156:	429a      	cmp	r2, r3
 8004158:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800415c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004160:	fbb2 f6f3 	udiv	r6, r2, r3
 8004164:	d331      	bcc.n	80041ca <quorem+0x9c>
 8004166:	f04f 0e00 	mov.w	lr, #0
 800416a:	4640      	mov	r0, r8
 800416c:	46ac      	mov	ip, r5
 800416e:	46f2      	mov	sl, lr
 8004170:	f850 2b04 	ldr.w	r2, [r0], #4
 8004174:	b293      	uxth	r3, r2
 8004176:	fb06 e303 	mla	r3, r6, r3, lr
 800417a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800417e:	0c1a      	lsrs	r2, r3, #16
 8004180:	b29b      	uxth	r3, r3
 8004182:	ebaa 0303 	sub.w	r3, sl, r3
 8004186:	f8dc a000 	ldr.w	sl, [ip]
 800418a:	fa13 f38a 	uxtah	r3, r3, sl
 800418e:	fb06 220e 	mla	r2, r6, lr, r2
 8004192:	9300      	str	r3, [sp, #0]
 8004194:	9b00      	ldr	r3, [sp, #0]
 8004196:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800419a:	b292      	uxth	r2, r2
 800419c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80041a0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80041a4:	f8bd 3000 	ldrh.w	r3, [sp]
 80041a8:	4581      	cmp	r9, r0
 80041aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80041ae:	f84c 3b04 	str.w	r3, [ip], #4
 80041b2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80041b6:	d2db      	bcs.n	8004170 <quorem+0x42>
 80041b8:	f855 300b 	ldr.w	r3, [r5, fp]
 80041bc:	b92b      	cbnz	r3, 80041ca <quorem+0x9c>
 80041be:	9b01      	ldr	r3, [sp, #4]
 80041c0:	3b04      	subs	r3, #4
 80041c2:	429d      	cmp	r5, r3
 80041c4:	461a      	mov	r2, r3
 80041c6:	d32c      	bcc.n	8004222 <quorem+0xf4>
 80041c8:	613c      	str	r4, [r7, #16]
 80041ca:	4638      	mov	r0, r7
 80041cc:	f001 f8f2 	bl	80053b4 <__mcmp>
 80041d0:	2800      	cmp	r0, #0
 80041d2:	db22      	blt.n	800421a <quorem+0xec>
 80041d4:	3601      	adds	r6, #1
 80041d6:	4629      	mov	r1, r5
 80041d8:	2000      	movs	r0, #0
 80041da:	f858 2b04 	ldr.w	r2, [r8], #4
 80041de:	f8d1 c000 	ldr.w	ip, [r1]
 80041e2:	b293      	uxth	r3, r2
 80041e4:	1ac3      	subs	r3, r0, r3
 80041e6:	0c12      	lsrs	r2, r2, #16
 80041e8:	fa13 f38c 	uxtah	r3, r3, ip
 80041ec:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80041f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80041fa:	45c1      	cmp	r9, r8
 80041fc:	f841 3b04 	str.w	r3, [r1], #4
 8004200:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004204:	d2e9      	bcs.n	80041da <quorem+0xac>
 8004206:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800420a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800420e:	b922      	cbnz	r2, 800421a <quorem+0xec>
 8004210:	3b04      	subs	r3, #4
 8004212:	429d      	cmp	r5, r3
 8004214:	461a      	mov	r2, r3
 8004216:	d30a      	bcc.n	800422e <quorem+0x100>
 8004218:	613c      	str	r4, [r7, #16]
 800421a:	4630      	mov	r0, r6
 800421c:	b003      	add	sp, #12
 800421e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004222:	6812      	ldr	r2, [r2, #0]
 8004224:	3b04      	subs	r3, #4
 8004226:	2a00      	cmp	r2, #0
 8004228:	d1ce      	bne.n	80041c8 <quorem+0x9a>
 800422a:	3c01      	subs	r4, #1
 800422c:	e7c9      	b.n	80041c2 <quorem+0x94>
 800422e:	6812      	ldr	r2, [r2, #0]
 8004230:	3b04      	subs	r3, #4
 8004232:	2a00      	cmp	r2, #0
 8004234:	d1f0      	bne.n	8004218 <quorem+0xea>
 8004236:	3c01      	subs	r4, #1
 8004238:	e7eb      	b.n	8004212 <quorem+0xe4>
 800423a:	2000      	movs	r0, #0
 800423c:	e7ee      	b.n	800421c <quorem+0xee>
	...

08004240 <_dtoa_r>:
 8004240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004244:	ed2d 8b04 	vpush	{d8-d9}
 8004248:	69c5      	ldr	r5, [r0, #28]
 800424a:	b093      	sub	sp, #76	; 0x4c
 800424c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004250:	ec57 6b10 	vmov	r6, r7, d0
 8004254:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004258:	9107      	str	r1, [sp, #28]
 800425a:	4604      	mov	r4, r0
 800425c:	920a      	str	r2, [sp, #40]	; 0x28
 800425e:	930d      	str	r3, [sp, #52]	; 0x34
 8004260:	b975      	cbnz	r5, 8004280 <_dtoa_r+0x40>
 8004262:	2010      	movs	r0, #16
 8004264:	f7ff f88c 	bl	8003380 <malloc>
 8004268:	4602      	mov	r2, r0
 800426a:	61e0      	str	r0, [r4, #28]
 800426c:	b920      	cbnz	r0, 8004278 <_dtoa_r+0x38>
 800426e:	4bae      	ldr	r3, [pc, #696]	; (8004528 <_dtoa_r+0x2e8>)
 8004270:	21ef      	movs	r1, #239	; 0xef
 8004272:	48ae      	ldr	r0, [pc, #696]	; (800452c <_dtoa_r+0x2ec>)
 8004274:	f001 fbcc 	bl	8005a10 <__assert_func>
 8004278:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800427c:	6005      	str	r5, [r0, #0]
 800427e:	60c5      	str	r5, [r0, #12]
 8004280:	69e3      	ldr	r3, [r4, #28]
 8004282:	6819      	ldr	r1, [r3, #0]
 8004284:	b151      	cbz	r1, 800429c <_dtoa_r+0x5c>
 8004286:	685a      	ldr	r2, [r3, #4]
 8004288:	604a      	str	r2, [r1, #4]
 800428a:	2301      	movs	r3, #1
 800428c:	4093      	lsls	r3, r2
 800428e:	608b      	str	r3, [r1, #8]
 8004290:	4620      	mov	r0, r4
 8004292:	f000 fe53 	bl	8004f3c <_Bfree>
 8004296:	69e3      	ldr	r3, [r4, #28]
 8004298:	2200      	movs	r2, #0
 800429a:	601a      	str	r2, [r3, #0]
 800429c:	1e3b      	subs	r3, r7, #0
 800429e:	bfbb      	ittet	lt
 80042a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80042a4:	9303      	strlt	r3, [sp, #12]
 80042a6:	2300      	movge	r3, #0
 80042a8:	2201      	movlt	r2, #1
 80042aa:	bfac      	ite	ge
 80042ac:	f8c8 3000 	strge.w	r3, [r8]
 80042b0:	f8c8 2000 	strlt.w	r2, [r8]
 80042b4:	4b9e      	ldr	r3, [pc, #632]	; (8004530 <_dtoa_r+0x2f0>)
 80042b6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80042ba:	ea33 0308 	bics.w	r3, r3, r8
 80042be:	d11b      	bne.n	80042f8 <_dtoa_r+0xb8>
 80042c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80042c2:	f242 730f 	movw	r3, #9999	; 0x270f
 80042c6:	6013      	str	r3, [r2, #0]
 80042c8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80042cc:	4333      	orrs	r3, r6
 80042ce:	f000 8593 	beq.w	8004df8 <_dtoa_r+0xbb8>
 80042d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80042d4:	b963      	cbnz	r3, 80042f0 <_dtoa_r+0xb0>
 80042d6:	4b97      	ldr	r3, [pc, #604]	; (8004534 <_dtoa_r+0x2f4>)
 80042d8:	e027      	b.n	800432a <_dtoa_r+0xea>
 80042da:	4b97      	ldr	r3, [pc, #604]	; (8004538 <_dtoa_r+0x2f8>)
 80042dc:	9300      	str	r3, [sp, #0]
 80042de:	3308      	adds	r3, #8
 80042e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80042e2:	6013      	str	r3, [r2, #0]
 80042e4:	9800      	ldr	r0, [sp, #0]
 80042e6:	b013      	add	sp, #76	; 0x4c
 80042e8:	ecbd 8b04 	vpop	{d8-d9}
 80042ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042f0:	4b90      	ldr	r3, [pc, #576]	; (8004534 <_dtoa_r+0x2f4>)
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	3303      	adds	r3, #3
 80042f6:	e7f3      	b.n	80042e0 <_dtoa_r+0xa0>
 80042f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80042fc:	2200      	movs	r2, #0
 80042fe:	ec51 0b17 	vmov	r0, r1, d7
 8004302:	eeb0 8a47 	vmov.f32	s16, s14
 8004306:	eef0 8a67 	vmov.f32	s17, s15
 800430a:	2300      	movs	r3, #0
 800430c:	f7fc fbdc 	bl	8000ac8 <__aeabi_dcmpeq>
 8004310:	4681      	mov	r9, r0
 8004312:	b160      	cbz	r0, 800432e <_dtoa_r+0xee>
 8004314:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004316:	2301      	movs	r3, #1
 8004318:	6013      	str	r3, [r2, #0]
 800431a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800431c:	2b00      	cmp	r3, #0
 800431e:	f000 8568 	beq.w	8004df2 <_dtoa_r+0xbb2>
 8004322:	4b86      	ldr	r3, [pc, #536]	; (800453c <_dtoa_r+0x2fc>)
 8004324:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004326:	6013      	str	r3, [r2, #0]
 8004328:	3b01      	subs	r3, #1
 800432a:	9300      	str	r3, [sp, #0]
 800432c:	e7da      	b.n	80042e4 <_dtoa_r+0xa4>
 800432e:	aa10      	add	r2, sp, #64	; 0x40
 8004330:	a911      	add	r1, sp, #68	; 0x44
 8004332:	4620      	mov	r0, r4
 8004334:	eeb0 0a48 	vmov.f32	s0, s16
 8004338:	eef0 0a68 	vmov.f32	s1, s17
 800433c:	f001 f8e0 	bl	8005500 <__d2b>
 8004340:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004344:	4682      	mov	sl, r0
 8004346:	2d00      	cmp	r5, #0
 8004348:	d07f      	beq.n	800444a <_dtoa_r+0x20a>
 800434a:	ee18 3a90 	vmov	r3, s17
 800434e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004352:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8004356:	ec51 0b18 	vmov	r0, r1, d8
 800435a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800435e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004362:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8004366:	4619      	mov	r1, r3
 8004368:	2200      	movs	r2, #0
 800436a:	4b75      	ldr	r3, [pc, #468]	; (8004540 <_dtoa_r+0x300>)
 800436c:	f7fb ff8c 	bl	8000288 <__aeabi_dsub>
 8004370:	a367      	add	r3, pc, #412	; (adr r3, 8004510 <_dtoa_r+0x2d0>)
 8004372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004376:	f7fc f93f 	bl	80005f8 <__aeabi_dmul>
 800437a:	a367      	add	r3, pc, #412	; (adr r3, 8004518 <_dtoa_r+0x2d8>)
 800437c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004380:	f7fb ff84 	bl	800028c <__adddf3>
 8004384:	4606      	mov	r6, r0
 8004386:	4628      	mov	r0, r5
 8004388:	460f      	mov	r7, r1
 800438a:	f7fc f8cb 	bl	8000524 <__aeabi_i2d>
 800438e:	a364      	add	r3, pc, #400	; (adr r3, 8004520 <_dtoa_r+0x2e0>)
 8004390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004394:	f7fc f930 	bl	80005f8 <__aeabi_dmul>
 8004398:	4602      	mov	r2, r0
 800439a:	460b      	mov	r3, r1
 800439c:	4630      	mov	r0, r6
 800439e:	4639      	mov	r1, r7
 80043a0:	f7fb ff74 	bl	800028c <__adddf3>
 80043a4:	4606      	mov	r6, r0
 80043a6:	460f      	mov	r7, r1
 80043a8:	f7fc fbd6 	bl	8000b58 <__aeabi_d2iz>
 80043ac:	2200      	movs	r2, #0
 80043ae:	4683      	mov	fp, r0
 80043b0:	2300      	movs	r3, #0
 80043b2:	4630      	mov	r0, r6
 80043b4:	4639      	mov	r1, r7
 80043b6:	f7fc fb91 	bl	8000adc <__aeabi_dcmplt>
 80043ba:	b148      	cbz	r0, 80043d0 <_dtoa_r+0x190>
 80043bc:	4658      	mov	r0, fp
 80043be:	f7fc f8b1 	bl	8000524 <__aeabi_i2d>
 80043c2:	4632      	mov	r2, r6
 80043c4:	463b      	mov	r3, r7
 80043c6:	f7fc fb7f 	bl	8000ac8 <__aeabi_dcmpeq>
 80043ca:	b908      	cbnz	r0, 80043d0 <_dtoa_r+0x190>
 80043cc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80043d0:	f1bb 0f16 	cmp.w	fp, #22
 80043d4:	d857      	bhi.n	8004486 <_dtoa_r+0x246>
 80043d6:	4b5b      	ldr	r3, [pc, #364]	; (8004544 <_dtoa_r+0x304>)
 80043d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80043dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e0:	ec51 0b18 	vmov	r0, r1, d8
 80043e4:	f7fc fb7a 	bl	8000adc <__aeabi_dcmplt>
 80043e8:	2800      	cmp	r0, #0
 80043ea:	d04e      	beq.n	800448a <_dtoa_r+0x24a>
 80043ec:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80043f0:	2300      	movs	r3, #0
 80043f2:	930c      	str	r3, [sp, #48]	; 0x30
 80043f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80043f6:	1b5b      	subs	r3, r3, r5
 80043f8:	1e5a      	subs	r2, r3, #1
 80043fa:	bf45      	ittet	mi
 80043fc:	f1c3 0301 	rsbmi	r3, r3, #1
 8004400:	9305      	strmi	r3, [sp, #20]
 8004402:	2300      	movpl	r3, #0
 8004404:	2300      	movmi	r3, #0
 8004406:	9206      	str	r2, [sp, #24]
 8004408:	bf54      	ite	pl
 800440a:	9305      	strpl	r3, [sp, #20]
 800440c:	9306      	strmi	r3, [sp, #24]
 800440e:	f1bb 0f00 	cmp.w	fp, #0
 8004412:	db3c      	blt.n	800448e <_dtoa_r+0x24e>
 8004414:	9b06      	ldr	r3, [sp, #24]
 8004416:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800441a:	445b      	add	r3, fp
 800441c:	9306      	str	r3, [sp, #24]
 800441e:	2300      	movs	r3, #0
 8004420:	9308      	str	r3, [sp, #32]
 8004422:	9b07      	ldr	r3, [sp, #28]
 8004424:	2b09      	cmp	r3, #9
 8004426:	d868      	bhi.n	80044fa <_dtoa_r+0x2ba>
 8004428:	2b05      	cmp	r3, #5
 800442a:	bfc4      	itt	gt
 800442c:	3b04      	subgt	r3, #4
 800442e:	9307      	strgt	r3, [sp, #28]
 8004430:	9b07      	ldr	r3, [sp, #28]
 8004432:	f1a3 0302 	sub.w	r3, r3, #2
 8004436:	bfcc      	ite	gt
 8004438:	2500      	movgt	r5, #0
 800443a:	2501      	movle	r5, #1
 800443c:	2b03      	cmp	r3, #3
 800443e:	f200 8085 	bhi.w	800454c <_dtoa_r+0x30c>
 8004442:	e8df f003 	tbb	[pc, r3]
 8004446:	3b2e      	.short	0x3b2e
 8004448:	5839      	.short	0x5839
 800444a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800444e:	441d      	add	r5, r3
 8004450:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004454:	2b20      	cmp	r3, #32
 8004456:	bfc1      	itttt	gt
 8004458:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800445c:	fa08 f803 	lslgt.w	r8, r8, r3
 8004460:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8004464:	fa26 f303 	lsrgt.w	r3, r6, r3
 8004468:	bfd6      	itet	le
 800446a:	f1c3 0320 	rsble	r3, r3, #32
 800446e:	ea48 0003 	orrgt.w	r0, r8, r3
 8004472:	fa06 f003 	lslle.w	r0, r6, r3
 8004476:	f7fc f845 	bl	8000504 <__aeabi_ui2d>
 800447a:	2201      	movs	r2, #1
 800447c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8004480:	3d01      	subs	r5, #1
 8004482:	920e      	str	r2, [sp, #56]	; 0x38
 8004484:	e76f      	b.n	8004366 <_dtoa_r+0x126>
 8004486:	2301      	movs	r3, #1
 8004488:	e7b3      	b.n	80043f2 <_dtoa_r+0x1b2>
 800448a:	900c      	str	r0, [sp, #48]	; 0x30
 800448c:	e7b2      	b.n	80043f4 <_dtoa_r+0x1b4>
 800448e:	9b05      	ldr	r3, [sp, #20]
 8004490:	eba3 030b 	sub.w	r3, r3, fp
 8004494:	9305      	str	r3, [sp, #20]
 8004496:	f1cb 0300 	rsb	r3, fp, #0
 800449a:	9308      	str	r3, [sp, #32]
 800449c:	2300      	movs	r3, #0
 800449e:	930b      	str	r3, [sp, #44]	; 0x2c
 80044a0:	e7bf      	b.n	8004422 <_dtoa_r+0x1e2>
 80044a2:	2300      	movs	r3, #0
 80044a4:	9309      	str	r3, [sp, #36]	; 0x24
 80044a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	dc52      	bgt.n	8004552 <_dtoa_r+0x312>
 80044ac:	2301      	movs	r3, #1
 80044ae:	9301      	str	r3, [sp, #4]
 80044b0:	9304      	str	r3, [sp, #16]
 80044b2:	461a      	mov	r2, r3
 80044b4:	920a      	str	r2, [sp, #40]	; 0x28
 80044b6:	e00b      	b.n	80044d0 <_dtoa_r+0x290>
 80044b8:	2301      	movs	r3, #1
 80044ba:	e7f3      	b.n	80044a4 <_dtoa_r+0x264>
 80044bc:	2300      	movs	r3, #0
 80044be:	9309      	str	r3, [sp, #36]	; 0x24
 80044c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044c2:	445b      	add	r3, fp
 80044c4:	9301      	str	r3, [sp, #4]
 80044c6:	3301      	adds	r3, #1
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	9304      	str	r3, [sp, #16]
 80044cc:	bfb8      	it	lt
 80044ce:	2301      	movlt	r3, #1
 80044d0:	69e0      	ldr	r0, [r4, #28]
 80044d2:	2100      	movs	r1, #0
 80044d4:	2204      	movs	r2, #4
 80044d6:	f102 0614 	add.w	r6, r2, #20
 80044da:	429e      	cmp	r6, r3
 80044dc:	d93d      	bls.n	800455a <_dtoa_r+0x31a>
 80044de:	6041      	str	r1, [r0, #4]
 80044e0:	4620      	mov	r0, r4
 80044e2:	f000 fceb 	bl	8004ebc <_Balloc>
 80044e6:	9000      	str	r0, [sp, #0]
 80044e8:	2800      	cmp	r0, #0
 80044ea:	d139      	bne.n	8004560 <_dtoa_r+0x320>
 80044ec:	4b16      	ldr	r3, [pc, #88]	; (8004548 <_dtoa_r+0x308>)
 80044ee:	4602      	mov	r2, r0
 80044f0:	f240 11af 	movw	r1, #431	; 0x1af
 80044f4:	e6bd      	b.n	8004272 <_dtoa_r+0x32>
 80044f6:	2301      	movs	r3, #1
 80044f8:	e7e1      	b.n	80044be <_dtoa_r+0x27e>
 80044fa:	2501      	movs	r5, #1
 80044fc:	2300      	movs	r3, #0
 80044fe:	9307      	str	r3, [sp, #28]
 8004500:	9509      	str	r5, [sp, #36]	; 0x24
 8004502:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004506:	9301      	str	r3, [sp, #4]
 8004508:	9304      	str	r3, [sp, #16]
 800450a:	2200      	movs	r2, #0
 800450c:	2312      	movs	r3, #18
 800450e:	e7d1      	b.n	80044b4 <_dtoa_r+0x274>
 8004510:	636f4361 	.word	0x636f4361
 8004514:	3fd287a7 	.word	0x3fd287a7
 8004518:	8b60c8b3 	.word	0x8b60c8b3
 800451c:	3fc68a28 	.word	0x3fc68a28
 8004520:	509f79fb 	.word	0x509f79fb
 8004524:	3fd34413 	.word	0x3fd34413
 8004528:	08006124 	.word	0x08006124
 800452c:	0800613b 	.word	0x0800613b
 8004530:	7ff00000 	.word	0x7ff00000
 8004534:	08006120 	.word	0x08006120
 8004538:	08006117 	.word	0x08006117
 800453c:	080060f4 	.word	0x080060f4
 8004540:	3ff80000 	.word	0x3ff80000
 8004544:	08006228 	.word	0x08006228
 8004548:	08006193 	.word	0x08006193
 800454c:	2301      	movs	r3, #1
 800454e:	9309      	str	r3, [sp, #36]	; 0x24
 8004550:	e7d7      	b.n	8004502 <_dtoa_r+0x2c2>
 8004552:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004554:	9301      	str	r3, [sp, #4]
 8004556:	9304      	str	r3, [sp, #16]
 8004558:	e7ba      	b.n	80044d0 <_dtoa_r+0x290>
 800455a:	3101      	adds	r1, #1
 800455c:	0052      	lsls	r2, r2, #1
 800455e:	e7ba      	b.n	80044d6 <_dtoa_r+0x296>
 8004560:	69e3      	ldr	r3, [r4, #28]
 8004562:	9a00      	ldr	r2, [sp, #0]
 8004564:	601a      	str	r2, [r3, #0]
 8004566:	9b04      	ldr	r3, [sp, #16]
 8004568:	2b0e      	cmp	r3, #14
 800456a:	f200 80a8 	bhi.w	80046be <_dtoa_r+0x47e>
 800456e:	2d00      	cmp	r5, #0
 8004570:	f000 80a5 	beq.w	80046be <_dtoa_r+0x47e>
 8004574:	f1bb 0f00 	cmp.w	fp, #0
 8004578:	dd38      	ble.n	80045ec <_dtoa_r+0x3ac>
 800457a:	4bc0      	ldr	r3, [pc, #768]	; (800487c <_dtoa_r+0x63c>)
 800457c:	f00b 020f 	and.w	r2, fp, #15
 8004580:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004584:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8004588:	e9d3 6700 	ldrd	r6, r7, [r3]
 800458c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8004590:	d019      	beq.n	80045c6 <_dtoa_r+0x386>
 8004592:	4bbb      	ldr	r3, [pc, #748]	; (8004880 <_dtoa_r+0x640>)
 8004594:	ec51 0b18 	vmov	r0, r1, d8
 8004598:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800459c:	f7fc f956 	bl	800084c <__aeabi_ddiv>
 80045a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80045a4:	f008 080f 	and.w	r8, r8, #15
 80045a8:	2503      	movs	r5, #3
 80045aa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8004880 <_dtoa_r+0x640>
 80045ae:	f1b8 0f00 	cmp.w	r8, #0
 80045b2:	d10a      	bne.n	80045ca <_dtoa_r+0x38a>
 80045b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80045b8:	4632      	mov	r2, r6
 80045ba:	463b      	mov	r3, r7
 80045bc:	f7fc f946 	bl	800084c <__aeabi_ddiv>
 80045c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80045c4:	e02b      	b.n	800461e <_dtoa_r+0x3de>
 80045c6:	2502      	movs	r5, #2
 80045c8:	e7ef      	b.n	80045aa <_dtoa_r+0x36a>
 80045ca:	f018 0f01 	tst.w	r8, #1
 80045ce:	d008      	beq.n	80045e2 <_dtoa_r+0x3a2>
 80045d0:	4630      	mov	r0, r6
 80045d2:	4639      	mov	r1, r7
 80045d4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80045d8:	f7fc f80e 	bl	80005f8 <__aeabi_dmul>
 80045dc:	3501      	adds	r5, #1
 80045de:	4606      	mov	r6, r0
 80045e0:	460f      	mov	r7, r1
 80045e2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80045e6:	f109 0908 	add.w	r9, r9, #8
 80045ea:	e7e0      	b.n	80045ae <_dtoa_r+0x36e>
 80045ec:	f000 809f 	beq.w	800472e <_dtoa_r+0x4ee>
 80045f0:	f1cb 0600 	rsb	r6, fp, #0
 80045f4:	4ba1      	ldr	r3, [pc, #644]	; (800487c <_dtoa_r+0x63c>)
 80045f6:	4fa2      	ldr	r7, [pc, #648]	; (8004880 <_dtoa_r+0x640>)
 80045f8:	f006 020f 	and.w	r2, r6, #15
 80045fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004604:	ec51 0b18 	vmov	r0, r1, d8
 8004608:	f7fb fff6 	bl	80005f8 <__aeabi_dmul>
 800460c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004610:	1136      	asrs	r6, r6, #4
 8004612:	2300      	movs	r3, #0
 8004614:	2502      	movs	r5, #2
 8004616:	2e00      	cmp	r6, #0
 8004618:	d17e      	bne.n	8004718 <_dtoa_r+0x4d8>
 800461a:	2b00      	cmp	r3, #0
 800461c:	d1d0      	bne.n	80045c0 <_dtoa_r+0x380>
 800461e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004620:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004624:	2b00      	cmp	r3, #0
 8004626:	f000 8084 	beq.w	8004732 <_dtoa_r+0x4f2>
 800462a:	4b96      	ldr	r3, [pc, #600]	; (8004884 <_dtoa_r+0x644>)
 800462c:	2200      	movs	r2, #0
 800462e:	4640      	mov	r0, r8
 8004630:	4649      	mov	r1, r9
 8004632:	f7fc fa53 	bl	8000adc <__aeabi_dcmplt>
 8004636:	2800      	cmp	r0, #0
 8004638:	d07b      	beq.n	8004732 <_dtoa_r+0x4f2>
 800463a:	9b04      	ldr	r3, [sp, #16]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d078      	beq.n	8004732 <_dtoa_r+0x4f2>
 8004640:	9b01      	ldr	r3, [sp, #4]
 8004642:	2b00      	cmp	r3, #0
 8004644:	dd39      	ble.n	80046ba <_dtoa_r+0x47a>
 8004646:	4b90      	ldr	r3, [pc, #576]	; (8004888 <_dtoa_r+0x648>)
 8004648:	2200      	movs	r2, #0
 800464a:	4640      	mov	r0, r8
 800464c:	4649      	mov	r1, r9
 800464e:	f7fb ffd3 	bl	80005f8 <__aeabi_dmul>
 8004652:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004656:	9e01      	ldr	r6, [sp, #4]
 8004658:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800465c:	3501      	adds	r5, #1
 800465e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004662:	4628      	mov	r0, r5
 8004664:	f7fb ff5e 	bl	8000524 <__aeabi_i2d>
 8004668:	4642      	mov	r2, r8
 800466a:	464b      	mov	r3, r9
 800466c:	f7fb ffc4 	bl	80005f8 <__aeabi_dmul>
 8004670:	4b86      	ldr	r3, [pc, #536]	; (800488c <_dtoa_r+0x64c>)
 8004672:	2200      	movs	r2, #0
 8004674:	f7fb fe0a 	bl	800028c <__adddf3>
 8004678:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800467c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004680:	9303      	str	r3, [sp, #12]
 8004682:	2e00      	cmp	r6, #0
 8004684:	d158      	bne.n	8004738 <_dtoa_r+0x4f8>
 8004686:	4b82      	ldr	r3, [pc, #520]	; (8004890 <_dtoa_r+0x650>)
 8004688:	2200      	movs	r2, #0
 800468a:	4640      	mov	r0, r8
 800468c:	4649      	mov	r1, r9
 800468e:	f7fb fdfb 	bl	8000288 <__aeabi_dsub>
 8004692:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004696:	4680      	mov	r8, r0
 8004698:	4689      	mov	r9, r1
 800469a:	f7fc fa3d 	bl	8000b18 <__aeabi_dcmpgt>
 800469e:	2800      	cmp	r0, #0
 80046a0:	f040 8296 	bne.w	8004bd0 <_dtoa_r+0x990>
 80046a4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80046a8:	4640      	mov	r0, r8
 80046aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80046ae:	4649      	mov	r1, r9
 80046b0:	f7fc fa14 	bl	8000adc <__aeabi_dcmplt>
 80046b4:	2800      	cmp	r0, #0
 80046b6:	f040 8289 	bne.w	8004bcc <_dtoa_r+0x98c>
 80046ba:	ed8d 8b02 	vstr	d8, [sp, #8]
 80046be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	f2c0 814e 	blt.w	8004962 <_dtoa_r+0x722>
 80046c6:	f1bb 0f0e 	cmp.w	fp, #14
 80046ca:	f300 814a 	bgt.w	8004962 <_dtoa_r+0x722>
 80046ce:	4b6b      	ldr	r3, [pc, #428]	; (800487c <_dtoa_r+0x63c>)
 80046d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80046d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80046d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046da:	2b00      	cmp	r3, #0
 80046dc:	f280 80dc 	bge.w	8004898 <_dtoa_r+0x658>
 80046e0:	9b04      	ldr	r3, [sp, #16]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	f300 80d8 	bgt.w	8004898 <_dtoa_r+0x658>
 80046e8:	f040 826f 	bne.w	8004bca <_dtoa_r+0x98a>
 80046ec:	4b68      	ldr	r3, [pc, #416]	; (8004890 <_dtoa_r+0x650>)
 80046ee:	2200      	movs	r2, #0
 80046f0:	4640      	mov	r0, r8
 80046f2:	4649      	mov	r1, r9
 80046f4:	f7fb ff80 	bl	80005f8 <__aeabi_dmul>
 80046f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80046fc:	f7fc fa02 	bl	8000b04 <__aeabi_dcmpge>
 8004700:	9e04      	ldr	r6, [sp, #16]
 8004702:	4637      	mov	r7, r6
 8004704:	2800      	cmp	r0, #0
 8004706:	f040 8245 	bne.w	8004b94 <_dtoa_r+0x954>
 800470a:	9d00      	ldr	r5, [sp, #0]
 800470c:	2331      	movs	r3, #49	; 0x31
 800470e:	f805 3b01 	strb.w	r3, [r5], #1
 8004712:	f10b 0b01 	add.w	fp, fp, #1
 8004716:	e241      	b.n	8004b9c <_dtoa_r+0x95c>
 8004718:	07f2      	lsls	r2, r6, #31
 800471a:	d505      	bpl.n	8004728 <_dtoa_r+0x4e8>
 800471c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004720:	f7fb ff6a 	bl	80005f8 <__aeabi_dmul>
 8004724:	3501      	adds	r5, #1
 8004726:	2301      	movs	r3, #1
 8004728:	1076      	asrs	r6, r6, #1
 800472a:	3708      	adds	r7, #8
 800472c:	e773      	b.n	8004616 <_dtoa_r+0x3d6>
 800472e:	2502      	movs	r5, #2
 8004730:	e775      	b.n	800461e <_dtoa_r+0x3de>
 8004732:	9e04      	ldr	r6, [sp, #16]
 8004734:	465f      	mov	r7, fp
 8004736:	e792      	b.n	800465e <_dtoa_r+0x41e>
 8004738:	9900      	ldr	r1, [sp, #0]
 800473a:	4b50      	ldr	r3, [pc, #320]	; (800487c <_dtoa_r+0x63c>)
 800473c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004740:	4431      	add	r1, r6
 8004742:	9102      	str	r1, [sp, #8]
 8004744:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004746:	eeb0 9a47 	vmov.f32	s18, s14
 800474a:	eef0 9a67 	vmov.f32	s19, s15
 800474e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004752:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004756:	2900      	cmp	r1, #0
 8004758:	d044      	beq.n	80047e4 <_dtoa_r+0x5a4>
 800475a:	494e      	ldr	r1, [pc, #312]	; (8004894 <_dtoa_r+0x654>)
 800475c:	2000      	movs	r0, #0
 800475e:	f7fc f875 	bl	800084c <__aeabi_ddiv>
 8004762:	ec53 2b19 	vmov	r2, r3, d9
 8004766:	f7fb fd8f 	bl	8000288 <__aeabi_dsub>
 800476a:	9d00      	ldr	r5, [sp, #0]
 800476c:	ec41 0b19 	vmov	d9, r0, r1
 8004770:	4649      	mov	r1, r9
 8004772:	4640      	mov	r0, r8
 8004774:	f7fc f9f0 	bl	8000b58 <__aeabi_d2iz>
 8004778:	4606      	mov	r6, r0
 800477a:	f7fb fed3 	bl	8000524 <__aeabi_i2d>
 800477e:	4602      	mov	r2, r0
 8004780:	460b      	mov	r3, r1
 8004782:	4640      	mov	r0, r8
 8004784:	4649      	mov	r1, r9
 8004786:	f7fb fd7f 	bl	8000288 <__aeabi_dsub>
 800478a:	3630      	adds	r6, #48	; 0x30
 800478c:	f805 6b01 	strb.w	r6, [r5], #1
 8004790:	ec53 2b19 	vmov	r2, r3, d9
 8004794:	4680      	mov	r8, r0
 8004796:	4689      	mov	r9, r1
 8004798:	f7fc f9a0 	bl	8000adc <__aeabi_dcmplt>
 800479c:	2800      	cmp	r0, #0
 800479e:	d164      	bne.n	800486a <_dtoa_r+0x62a>
 80047a0:	4642      	mov	r2, r8
 80047a2:	464b      	mov	r3, r9
 80047a4:	4937      	ldr	r1, [pc, #220]	; (8004884 <_dtoa_r+0x644>)
 80047a6:	2000      	movs	r0, #0
 80047a8:	f7fb fd6e 	bl	8000288 <__aeabi_dsub>
 80047ac:	ec53 2b19 	vmov	r2, r3, d9
 80047b0:	f7fc f994 	bl	8000adc <__aeabi_dcmplt>
 80047b4:	2800      	cmp	r0, #0
 80047b6:	f040 80b6 	bne.w	8004926 <_dtoa_r+0x6e6>
 80047ba:	9b02      	ldr	r3, [sp, #8]
 80047bc:	429d      	cmp	r5, r3
 80047be:	f43f af7c 	beq.w	80046ba <_dtoa_r+0x47a>
 80047c2:	4b31      	ldr	r3, [pc, #196]	; (8004888 <_dtoa_r+0x648>)
 80047c4:	ec51 0b19 	vmov	r0, r1, d9
 80047c8:	2200      	movs	r2, #0
 80047ca:	f7fb ff15 	bl	80005f8 <__aeabi_dmul>
 80047ce:	4b2e      	ldr	r3, [pc, #184]	; (8004888 <_dtoa_r+0x648>)
 80047d0:	ec41 0b19 	vmov	d9, r0, r1
 80047d4:	2200      	movs	r2, #0
 80047d6:	4640      	mov	r0, r8
 80047d8:	4649      	mov	r1, r9
 80047da:	f7fb ff0d 	bl	80005f8 <__aeabi_dmul>
 80047de:	4680      	mov	r8, r0
 80047e0:	4689      	mov	r9, r1
 80047e2:	e7c5      	b.n	8004770 <_dtoa_r+0x530>
 80047e4:	ec51 0b17 	vmov	r0, r1, d7
 80047e8:	f7fb ff06 	bl	80005f8 <__aeabi_dmul>
 80047ec:	9b02      	ldr	r3, [sp, #8]
 80047ee:	9d00      	ldr	r5, [sp, #0]
 80047f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80047f2:	ec41 0b19 	vmov	d9, r0, r1
 80047f6:	4649      	mov	r1, r9
 80047f8:	4640      	mov	r0, r8
 80047fa:	f7fc f9ad 	bl	8000b58 <__aeabi_d2iz>
 80047fe:	4606      	mov	r6, r0
 8004800:	f7fb fe90 	bl	8000524 <__aeabi_i2d>
 8004804:	3630      	adds	r6, #48	; 0x30
 8004806:	4602      	mov	r2, r0
 8004808:	460b      	mov	r3, r1
 800480a:	4640      	mov	r0, r8
 800480c:	4649      	mov	r1, r9
 800480e:	f7fb fd3b 	bl	8000288 <__aeabi_dsub>
 8004812:	f805 6b01 	strb.w	r6, [r5], #1
 8004816:	9b02      	ldr	r3, [sp, #8]
 8004818:	429d      	cmp	r5, r3
 800481a:	4680      	mov	r8, r0
 800481c:	4689      	mov	r9, r1
 800481e:	f04f 0200 	mov.w	r2, #0
 8004822:	d124      	bne.n	800486e <_dtoa_r+0x62e>
 8004824:	4b1b      	ldr	r3, [pc, #108]	; (8004894 <_dtoa_r+0x654>)
 8004826:	ec51 0b19 	vmov	r0, r1, d9
 800482a:	f7fb fd2f 	bl	800028c <__adddf3>
 800482e:	4602      	mov	r2, r0
 8004830:	460b      	mov	r3, r1
 8004832:	4640      	mov	r0, r8
 8004834:	4649      	mov	r1, r9
 8004836:	f7fc f96f 	bl	8000b18 <__aeabi_dcmpgt>
 800483a:	2800      	cmp	r0, #0
 800483c:	d173      	bne.n	8004926 <_dtoa_r+0x6e6>
 800483e:	ec53 2b19 	vmov	r2, r3, d9
 8004842:	4914      	ldr	r1, [pc, #80]	; (8004894 <_dtoa_r+0x654>)
 8004844:	2000      	movs	r0, #0
 8004846:	f7fb fd1f 	bl	8000288 <__aeabi_dsub>
 800484a:	4602      	mov	r2, r0
 800484c:	460b      	mov	r3, r1
 800484e:	4640      	mov	r0, r8
 8004850:	4649      	mov	r1, r9
 8004852:	f7fc f943 	bl	8000adc <__aeabi_dcmplt>
 8004856:	2800      	cmp	r0, #0
 8004858:	f43f af2f 	beq.w	80046ba <_dtoa_r+0x47a>
 800485c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800485e:	1e6b      	subs	r3, r5, #1
 8004860:	930f      	str	r3, [sp, #60]	; 0x3c
 8004862:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004866:	2b30      	cmp	r3, #48	; 0x30
 8004868:	d0f8      	beq.n	800485c <_dtoa_r+0x61c>
 800486a:	46bb      	mov	fp, r7
 800486c:	e04a      	b.n	8004904 <_dtoa_r+0x6c4>
 800486e:	4b06      	ldr	r3, [pc, #24]	; (8004888 <_dtoa_r+0x648>)
 8004870:	f7fb fec2 	bl	80005f8 <__aeabi_dmul>
 8004874:	4680      	mov	r8, r0
 8004876:	4689      	mov	r9, r1
 8004878:	e7bd      	b.n	80047f6 <_dtoa_r+0x5b6>
 800487a:	bf00      	nop
 800487c:	08006228 	.word	0x08006228
 8004880:	08006200 	.word	0x08006200
 8004884:	3ff00000 	.word	0x3ff00000
 8004888:	40240000 	.word	0x40240000
 800488c:	401c0000 	.word	0x401c0000
 8004890:	40140000 	.word	0x40140000
 8004894:	3fe00000 	.word	0x3fe00000
 8004898:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800489c:	9d00      	ldr	r5, [sp, #0]
 800489e:	4642      	mov	r2, r8
 80048a0:	464b      	mov	r3, r9
 80048a2:	4630      	mov	r0, r6
 80048a4:	4639      	mov	r1, r7
 80048a6:	f7fb ffd1 	bl	800084c <__aeabi_ddiv>
 80048aa:	f7fc f955 	bl	8000b58 <__aeabi_d2iz>
 80048ae:	9001      	str	r0, [sp, #4]
 80048b0:	f7fb fe38 	bl	8000524 <__aeabi_i2d>
 80048b4:	4642      	mov	r2, r8
 80048b6:	464b      	mov	r3, r9
 80048b8:	f7fb fe9e 	bl	80005f8 <__aeabi_dmul>
 80048bc:	4602      	mov	r2, r0
 80048be:	460b      	mov	r3, r1
 80048c0:	4630      	mov	r0, r6
 80048c2:	4639      	mov	r1, r7
 80048c4:	f7fb fce0 	bl	8000288 <__aeabi_dsub>
 80048c8:	9e01      	ldr	r6, [sp, #4]
 80048ca:	9f04      	ldr	r7, [sp, #16]
 80048cc:	3630      	adds	r6, #48	; 0x30
 80048ce:	f805 6b01 	strb.w	r6, [r5], #1
 80048d2:	9e00      	ldr	r6, [sp, #0]
 80048d4:	1bae      	subs	r6, r5, r6
 80048d6:	42b7      	cmp	r7, r6
 80048d8:	4602      	mov	r2, r0
 80048da:	460b      	mov	r3, r1
 80048dc:	d134      	bne.n	8004948 <_dtoa_r+0x708>
 80048de:	f7fb fcd5 	bl	800028c <__adddf3>
 80048e2:	4642      	mov	r2, r8
 80048e4:	464b      	mov	r3, r9
 80048e6:	4606      	mov	r6, r0
 80048e8:	460f      	mov	r7, r1
 80048ea:	f7fc f915 	bl	8000b18 <__aeabi_dcmpgt>
 80048ee:	b9c8      	cbnz	r0, 8004924 <_dtoa_r+0x6e4>
 80048f0:	4642      	mov	r2, r8
 80048f2:	464b      	mov	r3, r9
 80048f4:	4630      	mov	r0, r6
 80048f6:	4639      	mov	r1, r7
 80048f8:	f7fc f8e6 	bl	8000ac8 <__aeabi_dcmpeq>
 80048fc:	b110      	cbz	r0, 8004904 <_dtoa_r+0x6c4>
 80048fe:	9b01      	ldr	r3, [sp, #4]
 8004900:	07db      	lsls	r3, r3, #31
 8004902:	d40f      	bmi.n	8004924 <_dtoa_r+0x6e4>
 8004904:	4651      	mov	r1, sl
 8004906:	4620      	mov	r0, r4
 8004908:	f000 fb18 	bl	8004f3c <_Bfree>
 800490c:	2300      	movs	r3, #0
 800490e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004910:	702b      	strb	r3, [r5, #0]
 8004912:	f10b 0301 	add.w	r3, fp, #1
 8004916:	6013      	str	r3, [r2, #0]
 8004918:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800491a:	2b00      	cmp	r3, #0
 800491c:	f43f ace2 	beq.w	80042e4 <_dtoa_r+0xa4>
 8004920:	601d      	str	r5, [r3, #0]
 8004922:	e4df      	b.n	80042e4 <_dtoa_r+0xa4>
 8004924:	465f      	mov	r7, fp
 8004926:	462b      	mov	r3, r5
 8004928:	461d      	mov	r5, r3
 800492a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800492e:	2a39      	cmp	r2, #57	; 0x39
 8004930:	d106      	bne.n	8004940 <_dtoa_r+0x700>
 8004932:	9a00      	ldr	r2, [sp, #0]
 8004934:	429a      	cmp	r2, r3
 8004936:	d1f7      	bne.n	8004928 <_dtoa_r+0x6e8>
 8004938:	9900      	ldr	r1, [sp, #0]
 800493a:	2230      	movs	r2, #48	; 0x30
 800493c:	3701      	adds	r7, #1
 800493e:	700a      	strb	r2, [r1, #0]
 8004940:	781a      	ldrb	r2, [r3, #0]
 8004942:	3201      	adds	r2, #1
 8004944:	701a      	strb	r2, [r3, #0]
 8004946:	e790      	b.n	800486a <_dtoa_r+0x62a>
 8004948:	4ba3      	ldr	r3, [pc, #652]	; (8004bd8 <_dtoa_r+0x998>)
 800494a:	2200      	movs	r2, #0
 800494c:	f7fb fe54 	bl	80005f8 <__aeabi_dmul>
 8004950:	2200      	movs	r2, #0
 8004952:	2300      	movs	r3, #0
 8004954:	4606      	mov	r6, r0
 8004956:	460f      	mov	r7, r1
 8004958:	f7fc f8b6 	bl	8000ac8 <__aeabi_dcmpeq>
 800495c:	2800      	cmp	r0, #0
 800495e:	d09e      	beq.n	800489e <_dtoa_r+0x65e>
 8004960:	e7d0      	b.n	8004904 <_dtoa_r+0x6c4>
 8004962:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004964:	2a00      	cmp	r2, #0
 8004966:	f000 80ca 	beq.w	8004afe <_dtoa_r+0x8be>
 800496a:	9a07      	ldr	r2, [sp, #28]
 800496c:	2a01      	cmp	r2, #1
 800496e:	f300 80ad 	bgt.w	8004acc <_dtoa_r+0x88c>
 8004972:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004974:	2a00      	cmp	r2, #0
 8004976:	f000 80a5 	beq.w	8004ac4 <_dtoa_r+0x884>
 800497a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800497e:	9e08      	ldr	r6, [sp, #32]
 8004980:	9d05      	ldr	r5, [sp, #20]
 8004982:	9a05      	ldr	r2, [sp, #20]
 8004984:	441a      	add	r2, r3
 8004986:	9205      	str	r2, [sp, #20]
 8004988:	9a06      	ldr	r2, [sp, #24]
 800498a:	2101      	movs	r1, #1
 800498c:	441a      	add	r2, r3
 800498e:	4620      	mov	r0, r4
 8004990:	9206      	str	r2, [sp, #24]
 8004992:	f000 fb89 	bl	80050a8 <__i2b>
 8004996:	4607      	mov	r7, r0
 8004998:	b165      	cbz	r5, 80049b4 <_dtoa_r+0x774>
 800499a:	9b06      	ldr	r3, [sp, #24]
 800499c:	2b00      	cmp	r3, #0
 800499e:	dd09      	ble.n	80049b4 <_dtoa_r+0x774>
 80049a0:	42ab      	cmp	r3, r5
 80049a2:	9a05      	ldr	r2, [sp, #20]
 80049a4:	bfa8      	it	ge
 80049a6:	462b      	movge	r3, r5
 80049a8:	1ad2      	subs	r2, r2, r3
 80049aa:	9205      	str	r2, [sp, #20]
 80049ac:	9a06      	ldr	r2, [sp, #24]
 80049ae:	1aed      	subs	r5, r5, r3
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	9306      	str	r3, [sp, #24]
 80049b4:	9b08      	ldr	r3, [sp, #32]
 80049b6:	b1f3      	cbz	r3, 80049f6 <_dtoa_r+0x7b6>
 80049b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	f000 80a3 	beq.w	8004b06 <_dtoa_r+0x8c6>
 80049c0:	2e00      	cmp	r6, #0
 80049c2:	dd10      	ble.n	80049e6 <_dtoa_r+0x7a6>
 80049c4:	4639      	mov	r1, r7
 80049c6:	4632      	mov	r2, r6
 80049c8:	4620      	mov	r0, r4
 80049ca:	f000 fc2d 	bl	8005228 <__pow5mult>
 80049ce:	4652      	mov	r2, sl
 80049d0:	4601      	mov	r1, r0
 80049d2:	4607      	mov	r7, r0
 80049d4:	4620      	mov	r0, r4
 80049d6:	f000 fb7d 	bl	80050d4 <__multiply>
 80049da:	4651      	mov	r1, sl
 80049dc:	4680      	mov	r8, r0
 80049de:	4620      	mov	r0, r4
 80049e0:	f000 faac 	bl	8004f3c <_Bfree>
 80049e4:	46c2      	mov	sl, r8
 80049e6:	9b08      	ldr	r3, [sp, #32]
 80049e8:	1b9a      	subs	r2, r3, r6
 80049ea:	d004      	beq.n	80049f6 <_dtoa_r+0x7b6>
 80049ec:	4651      	mov	r1, sl
 80049ee:	4620      	mov	r0, r4
 80049f0:	f000 fc1a 	bl	8005228 <__pow5mult>
 80049f4:	4682      	mov	sl, r0
 80049f6:	2101      	movs	r1, #1
 80049f8:	4620      	mov	r0, r4
 80049fa:	f000 fb55 	bl	80050a8 <__i2b>
 80049fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	4606      	mov	r6, r0
 8004a04:	f340 8081 	ble.w	8004b0a <_dtoa_r+0x8ca>
 8004a08:	461a      	mov	r2, r3
 8004a0a:	4601      	mov	r1, r0
 8004a0c:	4620      	mov	r0, r4
 8004a0e:	f000 fc0b 	bl	8005228 <__pow5mult>
 8004a12:	9b07      	ldr	r3, [sp, #28]
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	4606      	mov	r6, r0
 8004a18:	dd7a      	ble.n	8004b10 <_dtoa_r+0x8d0>
 8004a1a:	f04f 0800 	mov.w	r8, #0
 8004a1e:	6933      	ldr	r3, [r6, #16]
 8004a20:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004a24:	6918      	ldr	r0, [r3, #16]
 8004a26:	f000 faf1 	bl	800500c <__hi0bits>
 8004a2a:	f1c0 0020 	rsb	r0, r0, #32
 8004a2e:	9b06      	ldr	r3, [sp, #24]
 8004a30:	4418      	add	r0, r3
 8004a32:	f010 001f 	ands.w	r0, r0, #31
 8004a36:	f000 8094 	beq.w	8004b62 <_dtoa_r+0x922>
 8004a3a:	f1c0 0320 	rsb	r3, r0, #32
 8004a3e:	2b04      	cmp	r3, #4
 8004a40:	f340 8085 	ble.w	8004b4e <_dtoa_r+0x90e>
 8004a44:	9b05      	ldr	r3, [sp, #20]
 8004a46:	f1c0 001c 	rsb	r0, r0, #28
 8004a4a:	4403      	add	r3, r0
 8004a4c:	9305      	str	r3, [sp, #20]
 8004a4e:	9b06      	ldr	r3, [sp, #24]
 8004a50:	4403      	add	r3, r0
 8004a52:	4405      	add	r5, r0
 8004a54:	9306      	str	r3, [sp, #24]
 8004a56:	9b05      	ldr	r3, [sp, #20]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	dd05      	ble.n	8004a68 <_dtoa_r+0x828>
 8004a5c:	4651      	mov	r1, sl
 8004a5e:	461a      	mov	r2, r3
 8004a60:	4620      	mov	r0, r4
 8004a62:	f000 fc3b 	bl	80052dc <__lshift>
 8004a66:	4682      	mov	sl, r0
 8004a68:	9b06      	ldr	r3, [sp, #24]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	dd05      	ble.n	8004a7a <_dtoa_r+0x83a>
 8004a6e:	4631      	mov	r1, r6
 8004a70:	461a      	mov	r2, r3
 8004a72:	4620      	mov	r0, r4
 8004a74:	f000 fc32 	bl	80052dc <__lshift>
 8004a78:	4606      	mov	r6, r0
 8004a7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d072      	beq.n	8004b66 <_dtoa_r+0x926>
 8004a80:	4631      	mov	r1, r6
 8004a82:	4650      	mov	r0, sl
 8004a84:	f000 fc96 	bl	80053b4 <__mcmp>
 8004a88:	2800      	cmp	r0, #0
 8004a8a:	da6c      	bge.n	8004b66 <_dtoa_r+0x926>
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	4651      	mov	r1, sl
 8004a90:	220a      	movs	r2, #10
 8004a92:	4620      	mov	r0, r4
 8004a94:	f000 fa74 	bl	8004f80 <__multadd>
 8004a98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a9a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8004a9e:	4682      	mov	sl, r0
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	f000 81b0 	beq.w	8004e06 <_dtoa_r+0xbc6>
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	4639      	mov	r1, r7
 8004aaa:	220a      	movs	r2, #10
 8004aac:	4620      	mov	r0, r4
 8004aae:	f000 fa67 	bl	8004f80 <__multadd>
 8004ab2:	9b01      	ldr	r3, [sp, #4]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	4607      	mov	r7, r0
 8004ab8:	f300 8096 	bgt.w	8004be8 <_dtoa_r+0x9a8>
 8004abc:	9b07      	ldr	r3, [sp, #28]
 8004abe:	2b02      	cmp	r3, #2
 8004ac0:	dc59      	bgt.n	8004b76 <_dtoa_r+0x936>
 8004ac2:	e091      	b.n	8004be8 <_dtoa_r+0x9a8>
 8004ac4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004ac6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004aca:	e758      	b.n	800497e <_dtoa_r+0x73e>
 8004acc:	9b04      	ldr	r3, [sp, #16]
 8004ace:	1e5e      	subs	r6, r3, #1
 8004ad0:	9b08      	ldr	r3, [sp, #32]
 8004ad2:	42b3      	cmp	r3, r6
 8004ad4:	bfbf      	itttt	lt
 8004ad6:	9b08      	ldrlt	r3, [sp, #32]
 8004ad8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8004ada:	9608      	strlt	r6, [sp, #32]
 8004adc:	1af3      	sublt	r3, r6, r3
 8004ade:	bfb4      	ite	lt
 8004ae0:	18d2      	addlt	r2, r2, r3
 8004ae2:	1b9e      	subge	r6, r3, r6
 8004ae4:	9b04      	ldr	r3, [sp, #16]
 8004ae6:	bfbc      	itt	lt
 8004ae8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8004aea:	2600      	movlt	r6, #0
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	bfb7      	itett	lt
 8004af0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8004af4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8004af8:	1a9d      	sublt	r5, r3, r2
 8004afa:	2300      	movlt	r3, #0
 8004afc:	e741      	b.n	8004982 <_dtoa_r+0x742>
 8004afe:	9e08      	ldr	r6, [sp, #32]
 8004b00:	9d05      	ldr	r5, [sp, #20]
 8004b02:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004b04:	e748      	b.n	8004998 <_dtoa_r+0x758>
 8004b06:	9a08      	ldr	r2, [sp, #32]
 8004b08:	e770      	b.n	80049ec <_dtoa_r+0x7ac>
 8004b0a:	9b07      	ldr	r3, [sp, #28]
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	dc19      	bgt.n	8004b44 <_dtoa_r+0x904>
 8004b10:	9b02      	ldr	r3, [sp, #8]
 8004b12:	b9bb      	cbnz	r3, 8004b44 <_dtoa_r+0x904>
 8004b14:	9b03      	ldr	r3, [sp, #12]
 8004b16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b1a:	b99b      	cbnz	r3, 8004b44 <_dtoa_r+0x904>
 8004b1c:	9b03      	ldr	r3, [sp, #12]
 8004b1e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004b22:	0d1b      	lsrs	r3, r3, #20
 8004b24:	051b      	lsls	r3, r3, #20
 8004b26:	b183      	cbz	r3, 8004b4a <_dtoa_r+0x90a>
 8004b28:	9b05      	ldr	r3, [sp, #20]
 8004b2a:	3301      	adds	r3, #1
 8004b2c:	9305      	str	r3, [sp, #20]
 8004b2e:	9b06      	ldr	r3, [sp, #24]
 8004b30:	3301      	adds	r3, #1
 8004b32:	9306      	str	r3, [sp, #24]
 8004b34:	f04f 0801 	mov.w	r8, #1
 8004b38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	f47f af6f 	bne.w	8004a1e <_dtoa_r+0x7de>
 8004b40:	2001      	movs	r0, #1
 8004b42:	e774      	b.n	8004a2e <_dtoa_r+0x7ee>
 8004b44:	f04f 0800 	mov.w	r8, #0
 8004b48:	e7f6      	b.n	8004b38 <_dtoa_r+0x8f8>
 8004b4a:	4698      	mov	r8, r3
 8004b4c:	e7f4      	b.n	8004b38 <_dtoa_r+0x8f8>
 8004b4e:	d082      	beq.n	8004a56 <_dtoa_r+0x816>
 8004b50:	9a05      	ldr	r2, [sp, #20]
 8004b52:	331c      	adds	r3, #28
 8004b54:	441a      	add	r2, r3
 8004b56:	9205      	str	r2, [sp, #20]
 8004b58:	9a06      	ldr	r2, [sp, #24]
 8004b5a:	441a      	add	r2, r3
 8004b5c:	441d      	add	r5, r3
 8004b5e:	9206      	str	r2, [sp, #24]
 8004b60:	e779      	b.n	8004a56 <_dtoa_r+0x816>
 8004b62:	4603      	mov	r3, r0
 8004b64:	e7f4      	b.n	8004b50 <_dtoa_r+0x910>
 8004b66:	9b04      	ldr	r3, [sp, #16]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	dc37      	bgt.n	8004bdc <_dtoa_r+0x99c>
 8004b6c:	9b07      	ldr	r3, [sp, #28]
 8004b6e:	2b02      	cmp	r3, #2
 8004b70:	dd34      	ble.n	8004bdc <_dtoa_r+0x99c>
 8004b72:	9b04      	ldr	r3, [sp, #16]
 8004b74:	9301      	str	r3, [sp, #4]
 8004b76:	9b01      	ldr	r3, [sp, #4]
 8004b78:	b963      	cbnz	r3, 8004b94 <_dtoa_r+0x954>
 8004b7a:	4631      	mov	r1, r6
 8004b7c:	2205      	movs	r2, #5
 8004b7e:	4620      	mov	r0, r4
 8004b80:	f000 f9fe 	bl	8004f80 <__multadd>
 8004b84:	4601      	mov	r1, r0
 8004b86:	4606      	mov	r6, r0
 8004b88:	4650      	mov	r0, sl
 8004b8a:	f000 fc13 	bl	80053b4 <__mcmp>
 8004b8e:	2800      	cmp	r0, #0
 8004b90:	f73f adbb 	bgt.w	800470a <_dtoa_r+0x4ca>
 8004b94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b96:	9d00      	ldr	r5, [sp, #0]
 8004b98:	ea6f 0b03 	mvn.w	fp, r3
 8004b9c:	f04f 0800 	mov.w	r8, #0
 8004ba0:	4631      	mov	r1, r6
 8004ba2:	4620      	mov	r0, r4
 8004ba4:	f000 f9ca 	bl	8004f3c <_Bfree>
 8004ba8:	2f00      	cmp	r7, #0
 8004baa:	f43f aeab 	beq.w	8004904 <_dtoa_r+0x6c4>
 8004bae:	f1b8 0f00 	cmp.w	r8, #0
 8004bb2:	d005      	beq.n	8004bc0 <_dtoa_r+0x980>
 8004bb4:	45b8      	cmp	r8, r7
 8004bb6:	d003      	beq.n	8004bc0 <_dtoa_r+0x980>
 8004bb8:	4641      	mov	r1, r8
 8004bba:	4620      	mov	r0, r4
 8004bbc:	f000 f9be 	bl	8004f3c <_Bfree>
 8004bc0:	4639      	mov	r1, r7
 8004bc2:	4620      	mov	r0, r4
 8004bc4:	f000 f9ba 	bl	8004f3c <_Bfree>
 8004bc8:	e69c      	b.n	8004904 <_dtoa_r+0x6c4>
 8004bca:	2600      	movs	r6, #0
 8004bcc:	4637      	mov	r7, r6
 8004bce:	e7e1      	b.n	8004b94 <_dtoa_r+0x954>
 8004bd0:	46bb      	mov	fp, r7
 8004bd2:	4637      	mov	r7, r6
 8004bd4:	e599      	b.n	800470a <_dtoa_r+0x4ca>
 8004bd6:	bf00      	nop
 8004bd8:	40240000 	.word	0x40240000
 8004bdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	f000 80c8 	beq.w	8004d74 <_dtoa_r+0xb34>
 8004be4:	9b04      	ldr	r3, [sp, #16]
 8004be6:	9301      	str	r3, [sp, #4]
 8004be8:	2d00      	cmp	r5, #0
 8004bea:	dd05      	ble.n	8004bf8 <_dtoa_r+0x9b8>
 8004bec:	4639      	mov	r1, r7
 8004bee:	462a      	mov	r2, r5
 8004bf0:	4620      	mov	r0, r4
 8004bf2:	f000 fb73 	bl	80052dc <__lshift>
 8004bf6:	4607      	mov	r7, r0
 8004bf8:	f1b8 0f00 	cmp.w	r8, #0
 8004bfc:	d05b      	beq.n	8004cb6 <_dtoa_r+0xa76>
 8004bfe:	6879      	ldr	r1, [r7, #4]
 8004c00:	4620      	mov	r0, r4
 8004c02:	f000 f95b 	bl	8004ebc <_Balloc>
 8004c06:	4605      	mov	r5, r0
 8004c08:	b928      	cbnz	r0, 8004c16 <_dtoa_r+0x9d6>
 8004c0a:	4b83      	ldr	r3, [pc, #524]	; (8004e18 <_dtoa_r+0xbd8>)
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8004c12:	f7ff bb2e 	b.w	8004272 <_dtoa_r+0x32>
 8004c16:	693a      	ldr	r2, [r7, #16]
 8004c18:	3202      	adds	r2, #2
 8004c1a:	0092      	lsls	r2, r2, #2
 8004c1c:	f107 010c 	add.w	r1, r7, #12
 8004c20:	300c      	adds	r0, #12
 8004c22:	f000 fee7 	bl	80059f4 <memcpy>
 8004c26:	2201      	movs	r2, #1
 8004c28:	4629      	mov	r1, r5
 8004c2a:	4620      	mov	r0, r4
 8004c2c:	f000 fb56 	bl	80052dc <__lshift>
 8004c30:	9b00      	ldr	r3, [sp, #0]
 8004c32:	3301      	adds	r3, #1
 8004c34:	9304      	str	r3, [sp, #16]
 8004c36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c3a:	4413      	add	r3, r2
 8004c3c:	9308      	str	r3, [sp, #32]
 8004c3e:	9b02      	ldr	r3, [sp, #8]
 8004c40:	f003 0301 	and.w	r3, r3, #1
 8004c44:	46b8      	mov	r8, r7
 8004c46:	9306      	str	r3, [sp, #24]
 8004c48:	4607      	mov	r7, r0
 8004c4a:	9b04      	ldr	r3, [sp, #16]
 8004c4c:	4631      	mov	r1, r6
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	4650      	mov	r0, sl
 8004c52:	9301      	str	r3, [sp, #4]
 8004c54:	f7ff fa6b 	bl	800412e <quorem>
 8004c58:	4641      	mov	r1, r8
 8004c5a:	9002      	str	r0, [sp, #8]
 8004c5c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004c60:	4650      	mov	r0, sl
 8004c62:	f000 fba7 	bl	80053b4 <__mcmp>
 8004c66:	463a      	mov	r2, r7
 8004c68:	9005      	str	r0, [sp, #20]
 8004c6a:	4631      	mov	r1, r6
 8004c6c:	4620      	mov	r0, r4
 8004c6e:	f000 fbbd 	bl	80053ec <__mdiff>
 8004c72:	68c2      	ldr	r2, [r0, #12]
 8004c74:	4605      	mov	r5, r0
 8004c76:	bb02      	cbnz	r2, 8004cba <_dtoa_r+0xa7a>
 8004c78:	4601      	mov	r1, r0
 8004c7a:	4650      	mov	r0, sl
 8004c7c:	f000 fb9a 	bl	80053b4 <__mcmp>
 8004c80:	4602      	mov	r2, r0
 8004c82:	4629      	mov	r1, r5
 8004c84:	4620      	mov	r0, r4
 8004c86:	9209      	str	r2, [sp, #36]	; 0x24
 8004c88:	f000 f958 	bl	8004f3c <_Bfree>
 8004c8c:	9b07      	ldr	r3, [sp, #28]
 8004c8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004c90:	9d04      	ldr	r5, [sp, #16]
 8004c92:	ea43 0102 	orr.w	r1, r3, r2
 8004c96:	9b06      	ldr	r3, [sp, #24]
 8004c98:	4319      	orrs	r1, r3
 8004c9a:	d110      	bne.n	8004cbe <_dtoa_r+0xa7e>
 8004c9c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004ca0:	d029      	beq.n	8004cf6 <_dtoa_r+0xab6>
 8004ca2:	9b05      	ldr	r3, [sp, #20]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	dd02      	ble.n	8004cae <_dtoa_r+0xa6e>
 8004ca8:	9b02      	ldr	r3, [sp, #8]
 8004caa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8004cae:	9b01      	ldr	r3, [sp, #4]
 8004cb0:	f883 9000 	strb.w	r9, [r3]
 8004cb4:	e774      	b.n	8004ba0 <_dtoa_r+0x960>
 8004cb6:	4638      	mov	r0, r7
 8004cb8:	e7ba      	b.n	8004c30 <_dtoa_r+0x9f0>
 8004cba:	2201      	movs	r2, #1
 8004cbc:	e7e1      	b.n	8004c82 <_dtoa_r+0xa42>
 8004cbe:	9b05      	ldr	r3, [sp, #20]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	db04      	blt.n	8004cce <_dtoa_r+0xa8e>
 8004cc4:	9907      	ldr	r1, [sp, #28]
 8004cc6:	430b      	orrs	r3, r1
 8004cc8:	9906      	ldr	r1, [sp, #24]
 8004cca:	430b      	orrs	r3, r1
 8004ccc:	d120      	bne.n	8004d10 <_dtoa_r+0xad0>
 8004cce:	2a00      	cmp	r2, #0
 8004cd0:	dded      	ble.n	8004cae <_dtoa_r+0xa6e>
 8004cd2:	4651      	mov	r1, sl
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	4620      	mov	r0, r4
 8004cd8:	f000 fb00 	bl	80052dc <__lshift>
 8004cdc:	4631      	mov	r1, r6
 8004cde:	4682      	mov	sl, r0
 8004ce0:	f000 fb68 	bl	80053b4 <__mcmp>
 8004ce4:	2800      	cmp	r0, #0
 8004ce6:	dc03      	bgt.n	8004cf0 <_dtoa_r+0xab0>
 8004ce8:	d1e1      	bne.n	8004cae <_dtoa_r+0xa6e>
 8004cea:	f019 0f01 	tst.w	r9, #1
 8004cee:	d0de      	beq.n	8004cae <_dtoa_r+0xa6e>
 8004cf0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004cf4:	d1d8      	bne.n	8004ca8 <_dtoa_r+0xa68>
 8004cf6:	9a01      	ldr	r2, [sp, #4]
 8004cf8:	2339      	movs	r3, #57	; 0x39
 8004cfa:	7013      	strb	r3, [r2, #0]
 8004cfc:	462b      	mov	r3, r5
 8004cfe:	461d      	mov	r5, r3
 8004d00:	3b01      	subs	r3, #1
 8004d02:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004d06:	2a39      	cmp	r2, #57	; 0x39
 8004d08:	d06c      	beq.n	8004de4 <_dtoa_r+0xba4>
 8004d0a:	3201      	adds	r2, #1
 8004d0c:	701a      	strb	r2, [r3, #0]
 8004d0e:	e747      	b.n	8004ba0 <_dtoa_r+0x960>
 8004d10:	2a00      	cmp	r2, #0
 8004d12:	dd07      	ble.n	8004d24 <_dtoa_r+0xae4>
 8004d14:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004d18:	d0ed      	beq.n	8004cf6 <_dtoa_r+0xab6>
 8004d1a:	9a01      	ldr	r2, [sp, #4]
 8004d1c:	f109 0301 	add.w	r3, r9, #1
 8004d20:	7013      	strb	r3, [r2, #0]
 8004d22:	e73d      	b.n	8004ba0 <_dtoa_r+0x960>
 8004d24:	9b04      	ldr	r3, [sp, #16]
 8004d26:	9a08      	ldr	r2, [sp, #32]
 8004d28:	f803 9c01 	strb.w	r9, [r3, #-1]
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d043      	beq.n	8004db8 <_dtoa_r+0xb78>
 8004d30:	4651      	mov	r1, sl
 8004d32:	2300      	movs	r3, #0
 8004d34:	220a      	movs	r2, #10
 8004d36:	4620      	mov	r0, r4
 8004d38:	f000 f922 	bl	8004f80 <__multadd>
 8004d3c:	45b8      	cmp	r8, r7
 8004d3e:	4682      	mov	sl, r0
 8004d40:	f04f 0300 	mov.w	r3, #0
 8004d44:	f04f 020a 	mov.w	r2, #10
 8004d48:	4641      	mov	r1, r8
 8004d4a:	4620      	mov	r0, r4
 8004d4c:	d107      	bne.n	8004d5e <_dtoa_r+0xb1e>
 8004d4e:	f000 f917 	bl	8004f80 <__multadd>
 8004d52:	4680      	mov	r8, r0
 8004d54:	4607      	mov	r7, r0
 8004d56:	9b04      	ldr	r3, [sp, #16]
 8004d58:	3301      	adds	r3, #1
 8004d5a:	9304      	str	r3, [sp, #16]
 8004d5c:	e775      	b.n	8004c4a <_dtoa_r+0xa0a>
 8004d5e:	f000 f90f 	bl	8004f80 <__multadd>
 8004d62:	4639      	mov	r1, r7
 8004d64:	4680      	mov	r8, r0
 8004d66:	2300      	movs	r3, #0
 8004d68:	220a      	movs	r2, #10
 8004d6a:	4620      	mov	r0, r4
 8004d6c:	f000 f908 	bl	8004f80 <__multadd>
 8004d70:	4607      	mov	r7, r0
 8004d72:	e7f0      	b.n	8004d56 <_dtoa_r+0xb16>
 8004d74:	9b04      	ldr	r3, [sp, #16]
 8004d76:	9301      	str	r3, [sp, #4]
 8004d78:	9d00      	ldr	r5, [sp, #0]
 8004d7a:	4631      	mov	r1, r6
 8004d7c:	4650      	mov	r0, sl
 8004d7e:	f7ff f9d6 	bl	800412e <quorem>
 8004d82:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004d86:	9b00      	ldr	r3, [sp, #0]
 8004d88:	f805 9b01 	strb.w	r9, [r5], #1
 8004d8c:	1aea      	subs	r2, r5, r3
 8004d8e:	9b01      	ldr	r3, [sp, #4]
 8004d90:	4293      	cmp	r3, r2
 8004d92:	dd07      	ble.n	8004da4 <_dtoa_r+0xb64>
 8004d94:	4651      	mov	r1, sl
 8004d96:	2300      	movs	r3, #0
 8004d98:	220a      	movs	r2, #10
 8004d9a:	4620      	mov	r0, r4
 8004d9c:	f000 f8f0 	bl	8004f80 <__multadd>
 8004da0:	4682      	mov	sl, r0
 8004da2:	e7ea      	b.n	8004d7a <_dtoa_r+0xb3a>
 8004da4:	9b01      	ldr	r3, [sp, #4]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	bfc8      	it	gt
 8004daa:	461d      	movgt	r5, r3
 8004dac:	9b00      	ldr	r3, [sp, #0]
 8004dae:	bfd8      	it	le
 8004db0:	2501      	movle	r5, #1
 8004db2:	441d      	add	r5, r3
 8004db4:	f04f 0800 	mov.w	r8, #0
 8004db8:	4651      	mov	r1, sl
 8004dba:	2201      	movs	r2, #1
 8004dbc:	4620      	mov	r0, r4
 8004dbe:	f000 fa8d 	bl	80052dc <__lshift>
 8004dc2:	4631      	mov	r1, r6
 8004dc4:	4682      	mov	sl, r0
 8004dc6:	f000 faf5 	bl	80053b4 <__mcmp>
 8004dca:	2800      	cmp	r0, #0
 8004dcc:	dc96      	bgt.n	8004cfc <_dtoa_r+0xabc>
 8004dce:	d102      	bne.n	8004dd6 <_dtoa_r+0xb96>
 8004dd0:	f019 0f01 	tst.w	r9, #1
 8004dd4:	d192      	bne.n	8004cfc <_dtoa_r+0xabc>
 8004dd6:	462b      	mov	r3, r5
 8004dd8:	461d      	mov	r5, r3
 8004dda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004dde:	2a30      	cmp	r2, #48	; 0x30
 8004de0:	d0fa      	beq.n	8004dd8 <_dtoa_r+0xb98>
 8004de2:	e6dd      	b.n	8004ba0 <_dtoa_r+0x960>
 8004de4:	9a00      	ldr	r2, [sp, #0]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d189      	bne.n	8004cfe <_dtoa_r+0xabe>
 8004dea:	f10b 0b01 	add.w	fp, fp, #1
 8004dee:	2331      	movs	r3, #49	; 0x31
 8004df0:	e796      	b.n	8004d20 <_dtoa_r+0xae0>
 8004df2:	4b0a      	ldr	r3, [pc, #40]	; (8004e1c <_dtoa_r+0xbdc>)
 8004df4:	f7ff ba99 	b.w	800432a <_dtoa_r+0xea>
 8004df8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	f47f aa6d 	bne.w	80042da <_dtoa_r+0x9a>
 8004e00:	4b07      	ldr	r3, [pc, #28]	; (8004e20 <_dtoa_r+0xbe0>)
 8004e02:	f7ff ba92 	b.w	800432a <_dtoa_r+0xea>
 8004e06:	9b01      	ldr	r3, [sp, #4]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	dcb5      	bgt.n	8004d78 <_dtoa_r+0xb38>
 8004e0c:	9b07      	ldr	r3, [sp, #28]
 8004e0e:	2b02      	cmp	r3, #2
 8004e10:	f73f aeb1 	bgt.w	8004b76 <_dtoa_r+0x936>
 8004e14:	e7b0      	b.n	8004d78 <_dtoa_r+0xb38>
 8004e16:	bf00      	nop
 8004e18:	08006193 	.word	0x08006193
 8004e1c:	080060f3 	.word	0x080060f3
 8004e20:	08006117 	.word	0x08006117

08004e24 <_free_r>:
 8004e24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e26:	2900      	cmp	r1, #0
 8004e28:	d044      	beq.n	8004eb4 <_free_r+0x90>
 8004e2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e2e:	9001      	str	r0, [sp, #4]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	f1a1 0404 	sub.w	r4, r1, #4
 8004e36:	bfb8      	it	lt
 8004e38:	18e4      	addlt	r4, r4, r3
 8004e3a:	f7fe fb51 	bl	80034e0 <__malloc_lock>
 8004e3e:	4a1e      	ldr	r2, [pc, #120]	; (8004eb8 <_free_r+0x94>)
 8004e40:	9801      	ldr	r0, [sp, #4]
 8004e42:	6813      	ldr	r3, [r2, #0]
 8004e44:	b933      	cbnz	r3, 8004e54 <_free_r+0x30>
 8004e46:	6063      	str	r3, [r4, #4]
 8004e48:	6014      	str	r4, [r2, #0]
 8004e4a:	b003      	add	sp, #12
 8004e4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e50:	f7fe bb4c 	b.w	80034ec <__malloc_unlock>
 8004e54:	42a3      	cmp	r3, r4
 8004e56:	d908      	bls.n	8004e6a <_free_r+0x46>
 8004e58:	6825      	ldr	r5, [r4, #0]
 8004e5a:	1961      	adds	r1, r4, r5
 8004e5c:	428b      	cmp	r3, r1
 8004e5e:	bf01      	itttt	eq
 8004e60:	6819      	ldreq	r1, [r3, #0]
 8004e62:	685b      	ldreq	r3, [r3, #4]
 8004e64:	1949      	addeq	r1, r1, r5
 8004e66:	6021      	streq	r1, [r4, #0]
 8004e68:	e7ed      	b.n	8004e46 <_free_r+0x22>
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	b10b      	cbz	r3, 8004e74 <_free_r+0x50>
 8004e70:	42a3      	cmp	r3, r4
 8004e72:	d9fa      	bls.n	8004e6a <_free_r+0x46>
 8004e74:	6811      	ldr	r1, [r2, #0]
 8004e76:	1855      	adds	r5, r2, r1
 8004e78:	42a5      	cmp	r5, r4
 8004e7a:	d10b      	bne.n	8004e94 <_free_r+0x70>
 8004e7c:	6824      	ldr	r4, [r4, #0]
 8004e7e:	4421      	add	r1, r4
 8004e80:	1854      	adds	r4, r2, r1
 8004e82:	42a3      	cmp	r3, r4
 8004e84:	6011      	str	r1, [r2, #0]
 8004e86:	d1e0      	bne.n	8004e4a <_free_r+0x26>
 8004e88:	681c      	ldr	r4, [r3, #0]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	6053      	str	r3, [r2, #4]
 8004e8e:	440c      	add	r4, r1
 8004e90:	6014      	str	r4, [r2, #0]
 8004e92:	e7da      	b.n	8004e4a <_free_r+0x26>
 8004e94:	d902      	bls.n	8004e9c <_free_r+0x78>
 8004e96:	230c      	movs	r3, #12
 8004e98:	6003      	str	r3, [r0, #0]
 8004e9a:	e7d6      	b.n	8004e4a <_free_r+0x26>
 8004e9c:	6825      	ldr	r5, [r4, #0]
 8004e9e:	1961      	adds	r1, r4, r5
 8004ea0:	428b      	cmp	r3, r1
 8004ea2:	bf04      	itt	eq
 8004ea4:	6819      	ldreq	r1, [r3, #0]
 8004ea6:	685b      	ldreq	r3, [r3, #4]
 8004ea8:	6063      	str	r3, [r4, #4]
 8004eaa:	bf04      	itt	eq
 8004eac:	1949      	addeq	r1, r1, r5
 8004eae:	6021      	streq	r1, [r4, #0]
 8004eb0:	6054      	str	r4, [r2, #4]
 8004eb2:	e7ca      	b.n	8004e4a <_free_r+0x26>
 8004eb4:	b003      	add	sp, #12
 8004eb6:	bd30      	pop	{r4, r5, pc}
 8004eb8:	20000288 	.word	0x20000288

08004ebc <_Balloc>:
 8004ebc:	b570      	push	{r4, r5, r6, lr}
 8004ebe:	69c6      	ldr	r6, [r0, #28]
 8004ec0:	4604      	mov	r4, r0
 8004ec2:	460d      	mov	r5, r1
 8004ec4:	b976      	cbnz	r6, 8004ee4 <_Balloc+0x28>
 8004ec6:	2010      	movs	r0, #16
 8004ec8:	f7fe fa5a 	bl	8003380 <malloc>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	61e0      	str	r0, [r4, #28]
 8004ed0:	b920      	cbnz	r0, 8004edc <_Balloc+0x20>
 8004ed2:	4b18      	ldr	r3, [pc, #96]	; (8004f34 <_Balloc+0x78>)
 8004ed4:	4818      	ldr	r0, [pc, #96]	; (8004f38 <_Balloc+0x7c>)
 8004ed6:	216b      	movs	r1, #107	; 0x6b
 8004ed8:	f000 fd9a 	bl	8005a10 <__assert_func>
 8004edc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004ee0:	6006      	str	r6, [r0, #0]
 8004ee2:	60c6      	str	r6, [r0, #12]
 8004ee4:	69e6      	ldr	r6, [r4, #28]
 8004ee6:	68f3      	ldr	r3, [r6, #12]
 8004ee8:	b183      	cbz	r3, 8004f0c <_Balloc+0x50>
 8004eea:	69e3      	ldr	r3, [r4, #28]
 8004eec:	68db      	ldr	r3, [r3, #12]
 8004eee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004ef2:	b9b8      	cbnz	r0, 8004f24 <_Balloc+0x68>
 8004ef4:	2101      	movs	r1, #1
 8004ef6:	fa01 f605 	lsl.w	r6, r1, r5
 8004efa:	1d72      	adds	r2, r6, #5
 8004efc:	0092      	lsls	r2, r2, #2
 8004efe:	4620      	mov	r0, r4
 8004f00:	f000 fda4 	bl	8005a4c <_calloc_r>
 8004f04:	b160      	cbz	r0, 8004f20 <_Balloc+0x64>
 8004f06:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004f0a:	e00e      	b.n	8004f2a <_Balloc+0x6e>
 8004f0c:	2221      	movs	r2, #33	; 0x21
 8004f0e:	2104      	movs	r1, #4
 8004f10:	4620      	mov	r0, r4
 8004f12:	f000 fd9b 	bl	8005a4c <_calloc_r>
 8004f16:	69e3      	ldr	r3, [r4, #28]
 8004f18:	60f0      	str	r0, [r6, #12]
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d1e4      	bne.n	8004eea <_Balloc+0x2e>
 8004f20:	2000      	movs	r0, #0
 8004f22:	bd70      	pop	{r4, r5, r6, pc}
 8004f24:	6802      	ldr	r2, [r0, #0]
 8004f26:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004f30:	e7f7      	b.n	8004f22 <_Balloc+0x66>
 8004f32:	bf00      	nop
 8004f34:	08006124 	.word	0x08006124
 8004f38:	080061a4 	.word	0x080061a4

08004f3c <_Bfree>:
 8004f3c:	b570      	push	{r4, r5, r6, lr}
 8004f3e:	69c6      	ldr	r6, [r0, #28]
 8004f40:	4605      	mov	r5, r0
 8004f42:	460c      	mov	r4, r1
 8004f44:	b976      	cbnz	r6, 8004f64 <_Bfree+0x28>
 8004f46:	2010      	movs	r0, #16
 8004f48:	f7fe fa1a 	bl	8003380 <malloc>
 8004f4c:	4602      	mov	r2, r0
 8004f4e:	61e8      	str	r0, [r5, #28]
 8004f50:	b920      	cbnz	r0, 8004f5c <_Bfree+0x20>
 8004f52:	4b09      	ldr	r3, [pc, #36]	; (8004f78 <_Bfree+0x3c>)
 8004f54:	4809      	ldr	r0, [pc, #36]	; (8004f7c <_Bfree+0x40>)
 8004f56:	218f      	movs	r1, #143	; 0x8f
 8004f58:	f000 fd5a 	bl	8005a10 <__assert_func>
 8004f5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004f60:	6006      	str	r6, [r0, #0]
 8004f62:	60c6      	str	r6, [r0, #12]
 8004f64:	b13c      	cbz	r4, 8004f76 <_Bfree+0x3a>
 8004f66:	69eb      	ldr	r3, [r5, #28]
 8004f68:	6862      	ldr	r2, [r4, #4]
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004f70:	6021      	str	r1, [r4, #0]
 8004f72:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004f76:	bd70      	pop	{r4, r5, r6, pc}
 8004f78:	08006124 	.word	0x08006124
 8004f7c:	080061a4 	.word	0x080061a4

08004f80 <__multadd>:
 8004f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f84:	690d      	ldr	r5, [r1, #16]
 8004f86:	4607      	mov	r7, r0
 8004f88:	460c      	mov	r4, r1
 8004f8a:	461e      	mov	r6, r3
 8004f8c:	f101 0c14 	add.w	ip, r1, #20
 8004f90:	2000      	movs	r0, #0
 8004f92:	f8dc 3000 	ldr.w	r3, [ip]
 8004f96:	b299      	uxth	r1, r3
 8004f98:	fb02 6101 	mla	r1, r2, r1, r6
 8004f9c:	0c1e      	lsrs	r6, r3, #16
 8004f9e:	0c0b      	lsrs	r3, r1, #16
 8004fa0:	fb02 3306 	mla	r3, r2, r6, r3
 8004fa4:	b289      	uxth	r1, r1
 8004fa6:	3001      	adds	r0, #1
 8004fa8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004fac:	4285      	cmp	r5, r0
 8004fae:	f84c 1b04 	str.w	r1, [ip], #4
 8004fb2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004fb6:	dcec      	bgt.n	8004f92 <__multadd+0x12>
 8004fb8:	b30e      	cbz	r6, 8004ffe <__multadd+0x7e>
 8004fba:	68a3      	ldr	r3, [r4, #8]
 8004fbc:	42ab      	cmp	r3, r5
 8004fbe:	dc19      	bgt.n	8004ff4 <__multadd+0x74>
 8004fc0:	6861      	ldr	r1, [r4, #4]
 8004fc2:	4638      	mov	r0, r7
 8004fc4:	3101      	adds	r1, #1
 8004fc6:	f7ff ff79 	bl	8004ebc <_Balloc>
 8004fca:	4680      	mov	r8, r0
 8004fcc:	b928      	cbnz	r0, 8004fda <__multadd+0x5a>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	4b0c      	ldr	r3, [pc, #48]	; (8005004 <__multadd+0x84>)
 8004fd2:	480d      	ldr	r0, [pc, #52]	; (8005008 <__multadd+0x88>)
 8004fd4:	21ba      	movs	r1, #186	; 0xba
 8004fd6:	f000 fd1b 	bl	8005a10 <__assert_func>
 8004fda:	6922      	ldr	r2, [r4, #16]
 8004fdc:	3202      	adds	r2, #2
 8004fde:	f104 010c 	add.w	r1, r4, #12
 8004fe2:	0092      	lsls	r2, r2, #2
 8004fe4:	300c      	adds	r0, #12
 8004fe6:	f000 fd05 	bl	80059f4 <memcpy>
 8004fea:	4621      	mov	r1, r4
 8004fec:	4638      	mov	r0, r7
 8004fee:	f7ff ffa5 	bl	8004f3c <_Bfree>
 8004ff2:	4644      	mov	r4, r8
 8004ff4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004ff8:	3501      	adds	r5, #1
 8004ffa:	615e      	str	r6, [r3, #20]
 8004ffc:	6125      	str	r5, [r4, #16]
 8004ffe:	4620      	mov	r0, r4
 8005000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005004:	08006193 	.word	0x08006193
 8005008:	080061a4 	.word	0x080061a4

0800500c <__hi0bits>:
 800500c:	0c03      	lsrs	r3, r0, #16
 800500e:	041b      	lsls	r3, r3, #16
 8005010:	b9d3      	cbnz	r3, 8005048 <__hi0bits+0x3c>
 8005012:	0400      	lsls	r0, r0, #16
 8005014:	2310      	movs	r3, #16
 8005016:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800501a:	bf04      	itt	eq
 800501c:	0200      	lsleq	r0, r0, #8
 800501e:	3308      	addeq	r3, #8
 8005020:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005024:	bf04      	itt	eq
 8005026:	0100      	lsleq	r0, r0, #4
 8005028:	3304      	addeq	r3, #4
 800502a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800502e:	bf04      	itt	eq
 8005030:	0080      	lsleq	r0, r0, #2
 8005032:	3302      	addeq	r3, #2
 8005034:	2800      	cmp	r0, #0
 8005036:	db05      	blt.n	8005044 <__hi0bits+0x38>
 8005038:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800503c:	f103 0301 	add.w	r3, r3, #1
 8005040:	bf08      	it	eq
 8005042:	2320      	moveq	r3, #32
 8005044:	4618      	mov	r0, r3
 8005046:	4770      	bx	lr
 8005048:	2300      	movs	r3, #0
 800504a:	e7e4      	b.n	8005016 <__hi0bits+0xa>

0800504c <__lo0bits>:
 800504c:	6803      	ldr	r3, [r0, #0]
 800504e:	f013 0207 	ands.w	r2, r3, #7
 8005052:	d00c      	beq.n	800506e <__lo0bits+0x22>
 8005054:	07d9      	lsls	r1, r3, #31
 8005056:	d422      	bmi.n	800509e <__lo0bits+0x52>
 8005058:	079a      	lsls	r2, r3, #30
 800505a:	bf49      	itett	mi
 800505c:	085b      	lsrmi	r3, r3, #1
 800505e:	089b      	lsrpl	r3, r3, #2
 8005060:	6003      	strmi	r3, [r0, #0]
 8005062:	2201      	movmi	r2, #1
 8005064:	bf5c      	itt	pl
 8005066:	6003      	strpl	r3, [r0, #0]
 8005068:	2202      	movpl	r2, #2
 800506a:	4610      	mov	r0, r2
 800506c:	4770      	bx	lr
 800506e:	b299      	uxth	r1, r3
 8005070:	b909      	cbnz	r1, 8005076 <__lo0bits+0x2a>
 8005072:	0c1b      	lsrs	r3, r3, #16
 8005074:	2210      	movs	r2, #16
 8005076:	b2d9      	uxtb	r1, r3
 8005078:	b909      	cbnz	r1, 800507e <__lo0bits+0x32>
 800507a:	3208      	adds	r2, #8
 800507c:	0a1b      	lsrs	r3, r3, #8
 800507e:	0719      	lsls	r1, r3, #28
 8005080:	bf04      	itt	eq
 8005082:	091b      	lsreq	r3, r3, #4
 8005084:	3204      	addeq	r2, #4
 8005086:	0799      	lsls	r1, r3, #30
 8005088:	bf04      	itt	eq
 800508a:	089b      	lsreq	r3, r3, #2
 800508c:	3202      	addeq	r2, #2
 800508e:	07d9      	lsls	r1, r3, #31
 8005090:	d403      	bmi.n	800509a <__lo0bits+0x4e>
 8005092:	085b      	lsrs	r3, r3, #1
 8005094:	f102 0201 	add.w	r2, r2, #1
 8005098:	d003      	beq.n	80050a2 <__lo0bits+0x56>
 800509a:	6003      	str	r3, [r0, #0]
 800509c:	e7e5      	b.n	800506a <__lo0bits+0x1e>
 800509e:	2200      	movs	r2, #0
 80050a0:	e7e3      	b.n	800506a <__lo0bits+0x1e>
 80050a2:	2220      	movs	r2, #32
 80050a4:	e7e1      	b.n	800506a <__lo0bits+0x1e>
	...

080050a8 <__i2b>:
 80050a8:	b510      	push	{r4, lr}
 80050aa:	460c      	mov	r4, r1
 80050ac:	2101      	movs	r1, #1
 80050ae:	f7ff ff05 	bl	8004ebc <_Balloc>
 80050b2:	4602      	mov	r2, r0
 80050b4:	b928      	cbnz	r0, 80050c2 <__i2b+0x1a>
 80050b6:	4b05      	ldr	r3, [pc, #20]	; (80050cc <__i2b+0x24>)
 80050b8:	4805      	ldr	r0, [pc, #20]	; (80050d0 <__i2b+0x28>)
 80050ba:	f240 1145 	movw	r1, #325	; 0x145
 80050be:	f000 fca7 	bl	8005a10 <__assert_func>
 80050c2:	2301      	movs	r3, #1
 80050c4:	6144      	str	r4, [r0, #20]
 80050c6:	6103      	str	r3, [r0, #16]
 80050c8:	bd10      	pop	{r4, pc}
 80050ca:	bf00      	nop
 80050cc:	08006193 	.word	0x08006193
 80050d0:	080061a4 	.word	0x080061a4

080050d4 <__multiply>:
 80050d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050d8:	4691      	mov	r9, r2
 80050da:	690a      	ldr	r2, [r1, #16]
 80050dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80050e0:	429a      	cmp	r2, r3
 80050e2:	bfb8      	it	lt
 80050e4:	460b      	movlt	r3, r1
 80050e6:	460c      	mov	r4, r1
 80050e8:	bfbc      	itt	lt
 80050ea:	464c      	movlt	r4, r9
 80050ec:	4699      	movlt	r9, r3
 80050ee:	6927      	ldr	r7, [r4, #16]
 80050f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80050f4:	68a3      	ldr	r3, [r4, #8]
 80050f6:	6861      	ldr	r1, [r4, #4]
 80050f8:	eb07 060a 	add.w	r6, r7, sl
 80050fc:	42b3      	cmp	r3, r6
 80050fe:	b085      	sub	sp, #20
 8005100:	bfb8      	it	lt
 8005102:	3101      	addlt	r1, #1
 8005104:	f7ff feda 	bl	8004ebc <_Balloc>
 8005108:	b930      	cbnz	r0, 8005118 <__multiply+0x44>
 800510a:	4602      	mov	r2, r0
 800510c:	4b44      	ldr	r3, [pc, #272]	; (8005220 <__multiply+0x14c>)
 800510e:	4845      	ldr	r0, [pc, #276]	; (8005224 <__multiply+0x150>)
 8005110:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8005114:	f000 fc7c 	bl	8005a10 <__assert_func>
 8005118:	f100 0514 	add.w	r5, r0, #20
 800511c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005120:	462b      	mov	r3, r5
 8005122:	2200      	movs	r2, #0
 8005124:	4543      	cmp	r3, r8
 8005126:	d321      	bcc.n	800516c <__multiply+0x98>
 8005128:	f104 0314 	add.w	r3, r4, #20
 800512c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005130:	f109 0314 	add.w	r3, r9, #20
 8005134:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005138:	9202      	str	r2, [sp, #8]
 800513a:	1b3a      	subs	r2, r7, r4
 800513c:	3a15      	subs	r2, #21
 800513e:	f022 0203 	bic.w	r2, r2, #3
 8005142:	3204      	adds	r2, #4
 8005144:	f104 0115 	add.w	r1, r4, #21
 8005148:	428f      	cmp	r7, r1
 800514a:	bf38      	it	cc
 800514c:	2204      	movcc	r2, #4
 800514e:	9201      	str	r2, [sp, #4]
 8005150:	9a02      	ldr	r2, [sp, #8]
 8005152:	9303      	str	r3, [sp, #12]
 8005154:	429a      	cmp	r2, r3
 8005156:	d80c      	bhi.n	8005172 <__multiply+0x9e>
 8005158:	2e00      	cmp	r6, #0
 800515a:	dd03      	ble.n	8005164 <__multiply+0x90>
 800515c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005160:	2b00      	cmp	r3, #0
 8005162:	d05b      	beq.n	800521c <__multiply+0x148>
 8005164:	6106      	str	r6, [r0, #16]
 8005166:	b005      	add	sp, #20
 8005168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800516c:	f843 2b04 	str.w	r2, [r3], #4
 8005170:	e7d8      	b.n	8005124 <__multiply+0x50>
 8005172:	f8b3 a000 	ldrh.w	sl, [r3]
 8005176:	f1ba 0f00 	cmp.w	sl, #0
 800517a:	d024      	beq.n	80051c6 <__multiply+0xf2>
 800517c:	f104 0e14 	add.w	lr, r4, #20
 8005180:	46a9      	mov	r9, r5
 8005182:	f04f 0c00 	mov.w	ip, #0
 8005186:	f85e 2b04 	ldr.w	r2, [lr], #4
 800518a:	f8d9 1000 	ldr.w	r1, [r9]
 800518e:	fa1f fb82 	uxth.w	fp, r2
 8005192:	b289      	uxth	r1, r1
 8005194:	fb0a 110b 	mla	r1, sl, fp, r1
 8005198:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800519c:	f8d9 2000 	ldr.w	r2, [r9]
 80051a0:	4461      	add	r1, ip
 80051a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80051a6:	fb0a c20b 	mla	r2, sl, fp, ip
 80051aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80051ae:	b289      	uxth	r1, r1
 80051b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80051b4:	4577      	cmp	r7, lr
 80051b6:	f849 1b04 	str.w	r1, [r9], #4
 80051ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80051be:	d8e2      	bhi.n	8005186 <__multiply+0xb2>
 80051c0:	9a01      	ldr	r2, [sp, #4]
 80051c2:	f845 c002 	str.w	ip, [r5, r2]
 80051c6:	9a03      	ldr	r2, [sp, #12]
 80051c8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80051cc:	3304      	adds	r3, #4
 80051ce:	f1b9 0f00 	cmp.w	r9, #0
 80051d2:	d021      	beq.n	8005218 <__multiply+0x144>
 80051d4:	6829      	ldr	r1, [r5, #0]
 80051d6:	f104 0c14 	add.w	ip, r4, #20
 80051da:	46ae      	mov	lr, r5
 80051dc:	f04f 0a00 	mov.w	sl, #0
 80051e0:	f8bc b000 	ldrh.w	fp, [ip]
 80051e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80051e8:	fb09 220b 	mla	r2, r9, fp, r2
 80051ec:	4452      	add	r2, sl
 80051ee:	b289      	uxth	r1, r1
 80051f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80051f4:	f84e 1b04 	str.w	r1, [lr], #4
 80051f8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80051fc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005200:	f8be 1000 	ldrh.w	r1, [lr]
 8005204:	fb09 110a 	mla	r1, r9, sl, r1
 8005208:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800520c:	4567      	cmp	r7, ip
 800520e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005212:	d8e5      	bhi.n	80051e0 <__multiply+0x10c>
 8005214:	9a01      	ldr	r2, [sp, #4]
 8005216:	50a9      	str	r1, [r5, r2]
 8005218:	3504      	adds	r5, #4
 800521a:	e799      	b.n	8005150 <__multiply+0x7c>
 800521c:	3e01      	subs	r6, #1
 800521e:	e79b      	b.n	8005158 <__multiply+0x84>
 8005220:	08006193 	.word	0x08006193
 8005224:	080061a4 	.word	0x080061a4

08005228 <__pow5mult>:
 8005228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800522c:	4615      	mov	r5, r2
 800522e:	f012 0203 	ands.w	r2, r2, #3
 8005232:	4606      	mov	r6, r0
 8005234:	460f      	mov	r7, r1
 8005236:	d007      	beq.n	8005248 <__pow5mult+0x20>
 8005238:	4c25      	ldr	r4, [pc, #148]	; (80052d0 <__pow5mult+0xa8>)
 800523a:	3a01      	subs	r2, #1
 800523c:	2300      	movs	r3, #0
 800523e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005242:	f7ff fe9d 	bl	8004f80 <__multadd>
 8005246:	4607      	mov	r7, r0
 8005248:	10ad      	asrs	r5, r5, #2
 800524a:	d03d      	beq.n	80052c8 <__pow5mult+0xa0>
 800524c:	69f4      	ldr	r4, [r6, #28]
 800524e:	b97c      	cbnz	r4, 8005270 <__pow5mult+0x48>
 8005250:	2010      	movs	r0, #16
 8005252:	f7fe f895 	bl	8003380 <malloc>
 8005256:	4602      	mov	r2, r0
 8005258:	61f0      	str	r0, [r6, #28]
 800525a:	b928      	cbnz	r0, 8005268 <__pow5mult+0x40>
 800525c:	4b1d      	ldr	r3, [pc, #116]	; (80052d4 <__pow5mult+0xac>)
 800525e:	481e      	ldr	r0, [pc, #120]	; (80052d8 <__pow5mult+0xb0>)
 8005260:	f240 11b3 	movw	r1, #435	; 0x1b3
 8005264:	f000 fbd4 	bl	8005a10 <__assert_func>
 8005268:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800526c:	6004      	str	r4, [r0, #0]
 800526e:	60c4      	str	r4, [r0, #12]
 8005270:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8005274:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005278:	b94c      	cbnz	r4, 800528e <__pow5mult+0x66>
 800527a:	f240 2171 	movw	r1, #625	; 0x271
 800527e:	4630      	mov	r0, r6
 8005280:	f7ff ff12 	bl	80050a8 <__i2b>
 8005284:	2300      	movs	r3, #0
 8005286:	f8c8 0008 	str.w	r0, [r8, #8]
 800528a:	4604      	mov	r4, r0
 800528c:	6003      	str	r3, [r0, #0]
 800528e:	f04f 0900 	mov.w	r9, #0
 8005292:	07eb      	lsls	r3, r5, #31
 8005294:	d50a      	bpl.n	80052ac <__pow5mult+0x84>
 8005296:	4639      	mov	r1, r7
 8005298:	4622      	mov	r2, r4
 800529a:	4630      	mov	r0, r6
 800529c:	f7ff ff1a 	bl	80050d4 <__multiply>
 80052a0:	4639      	mov	r1, r7
 80052a2:	4680      	mov	r8, r0
 80052a4:	4630      	mov	r0, r6
 80052a6:	f7ff fe49 	bl	8004f3c <_Bfree>
 80052aa:	4647      	mov	r7, r8
 80052ac:	106d      	asrs	r5, r5, #1
 80052ae:	d00b      	beq.n	80052c8 <__pow5mult+0xa0>
 80052b0:	6820      	ldr	r0, [r4, #0]
 80052b2:	b938      	cbnz	r0, 80052c4 <__pow5mult+0x9c>
 80052b4:	4622      	mov	r2, r4
 80052b6:	4621      	mov	r1, r4
 80052b8:	4630      	mov	r0, r6
 80052ba:	f7ff ff0b 	bl	80050d4 <__multiply>
 80052be:	6020      	str	r0, [r4, #0]
 80052c0:	f8c0 9000 	str.w	r9, [r0]
 80052c4:	4604      	mov	r4, r0
 80052c6:	e7e4      	b.n	8005292 <__pow5mult+0x6a>
 80052c8:	4638      	mov	r0, r7
 80052ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052ce:	bf00      	nop
 80052d0:	080062f0 	.word	0x080062f0
 80052d4:	08006124 	.word	0x08006124
 80052d8:	080061a4 	.word	0x080061a4

080052dc <__lshift>:
 80052dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052e0:	460c      	mov	r4, r1
 80052e2:	6849      	ldr	r1, [r1, #4]
 80052e4:	6923      	ldr	r3, [r4, #16]
 80052e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80052ea:	68a3      	ldr	r3, [r4, #8]
 80052ec:	4607      	mov	r7, r0
 80052ee:	4691      	mov	r9, r2
 80052f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80052f4:	f108 0601 	add.w	r6, r8, #1
 80052f8:	42b3      	cmp	r3, r6
 80052fa:	db0b      	blt.n	8005314 <__lshift+0x38>
 80052fc:	4638      	mov	r0, r7
 80052fe:	f7ff fddd 	bl	8004ebc <_Balloc>
 8005302:	4605      	mov	r5, r0
 8005304:	b948      	cbnz	r0, 800531a <__lshift+0x3e>
 8005306:	4602      	mov	r2, r0
 8005308:	4b28      	ldr	r3, [pc, #160]	; (80053ac <__lshift+0xd0>)
 800530a:	4829      	ldr	r0, [pc, #164]	; (80053b0 <__lshift+0xd4>)
 800530c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8005310:	f000 fb7e 	bl	8005a10 <__assert_func>
 8005314:	3101      	adds	r1, #1
 8005316:	005b      	lsls	r3, r3, #1
 8005318:	e7ee      	b.n	80052f8 <__lshift+0x1c>
 800531a:	2300      	movs	r3, #0
 800531c:	f100 0114 	add.w	r1, r0, #20
 8005320:	f100 0210 	add.w	r2, r0, #16
 8005324:	4618      	mov	r0, r3
 8005326:	4553      	cmp	r3, sl
 8005328:	db33      	blt.n	8005392 <__lshift+0xb6>
 800532a:	6920      	ldr	r0, [r4, #16]
 800532c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005330:	f104 0314 	add.w	r3, r4, #20
 8005334:	f019 091f 	ands.w	r9, r9, #31
 8005338:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800533c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005340:	d02b      	beq.n	800539a <__lshift+0xbe>
 8005342:	f1c9 0e20 	rsb	lr, r9, #32
 8005346:	468a      	mov	sl, r1
 8005348:	2200      	movs	r2, #0
 800534a:	6818      	ldr	r0, [r3, #0]
 800534c:	fa00 f009 	lsl.w	r0, r0, r9
 8005350:	4310      	orrs	r0, r2
 8005352:	f84a 0b04 	str.w	r0, [sl], #4
 8005356:	f853 2b04 	ldr.w	r2, [r3], #4
 800535a:	459c      	cmp	ip, r3
 800535c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005360:	d8f3      	bhi.n	800534a <__lshift+0x6e>
 8005362:	ebac 0304 	sub.w	r3, ip, r4
 8005366:	3b15      	subs	r3, #21
 8005368:	f023 0303 	bic.w	r3, r3, #3
 800536c:	3304      	adds	r3, #4
 800536e:	f104 0015 	add.w	r0, r4, #21
 8005372:	4584      	cmp	ip, r0
 8005374:	bf38      	it	cc
 8005376:	2304      	movcc	r3, #4
 8005378:	50ca      	str	r2, [r1, r3]
 800537a:	b10a      	cbz	r2, 8005380 <__lshift+0xa4>
 800537c:	f108 0602 	add.w	r6, r8, #2
 8005380:	3e01      	subs	r6, #1
 8005382:	4638      	mov	r0, r7
 8005384:	612e      	str	r6, [r5, #16]
 8005386:	4621      	mov	r1, r4
 8005388:	f7ff fdd8 	bl	8004f3c <_Bfree>
 800538c:	4628      	mov	r0, r5
 800538e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005392:	f842 0f04 	str.w	r0, [r2, #4]!
 8005396:	3301      	adds	r3, #1
 8005398:	e7c5      	b.n	8005326 <__lshift+0x4a>
 800539a:	3904      	subs	r1, #4
 800539c:	f853 2b04 	ldr.w	r2, [r3], #4
 80053a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80053a4:	459c      	cmp	ip, r3
 80053a6:	d8f9      	bhi.n	800539c <__lshift+0xc0>
 80053a8:	e7ea      	b.n	8005380 <__lshift+0xa4>
 80053aa:	bf00      	nop
 80053ac:	08006193 	.word	0x08006193
 80053b0:	080061a4 	.word	0x080061a4

080053b4 <__mcmp>:
 80053b4:	b530      	push	{r4, r5, lr}
 80053b6:	6902      	ldr	r2, [r0, #16]
 80053b8:	690c      	ldr	r4, [r1, #16]
 80053ba:	1b12      	subs	r2, r2, r4
 80053bc:	d10e      	bne.n	80053dc <__mcmp+0x28>
 80053be:	f100 0314 	add.w	r3, r0, #20
 80053c2:	3114      	adds	r1, #20
 80053c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80053c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80053cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80053d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80053d4:	42a5      	cmp	r5, r4
 80053d6:	d003      	beq.n	80053e0 <__mcmp+0x2c>
 80053d8:	d305      	bcc.n	80053e6 <__mcmp+0x32>
 80053da:	2201      	movs	r2, #1
 80053dc:	4610      	mov	r0, r2
 80053de:	bd30      	pop	{r4, r5, pc}
 80053e0:	4283      	cmp	r3, r0
 80053e2:	d3f3      	bcc.n	80053cc <__mcmp+0x18>
 80053e4:	e7fa      	b.n	80053dc <__mcmp+0x28>
 80053e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80053ea:	e7f7      	b.n	80053dc <__mcmp+0x28>

080053ec <__mdiff>:
 80053ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053f0:	460c      	mov	r4, r1
 80053f2:	4606      	mov	r6, r0
 80053f4:	4611      	mov	r1, r2
 80053f6:	4620      	mov	r0, r4
 80053f8:	4690      	mov	r8, r2
 80053fa:	f7ff ffdb 	bl	80053b4 <__mcmp>
 80053fe:	1e05      	subs	r5, r0, #0
 8005400:	d110      	bne.n	8005424 <__mdiff+0x38>
 8005402:	4629      	mov	r1, r5
 8005404:	4630      	mov	r0, r6
 8005406:	f7ff fd59 	bl	8004ebc <_Balloc>
 800540a:	b930      	cbnz	r0, 800541a <__mdiff+0x2e>
 800540c:	4b3a      	ldr	r3, [pc, #232]	; (80054f8 <__mdiff+0x10c>)
 800540e:	4602      	mov	r2, r0
 8005410:	f240 2137 	movw	r1, #567	; 0x237
 8005414:	4839      	ldr	r0, [pc, #228]	; (80054fc <__mdiff+0x110>)
 8005416:	f000 fafb 	bl	8005a10 <__assert_func>
 800541a:	2301      	movs	r3, #1
 800541c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005420:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005424:	bfa4      	itt	ge
 8005426:	4643      	movge	r3, r8
 8005428:	46a0      	movge	r8, r4
 800542a:	4630      	mov	r0, r6
 800542c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005430:	bfa6      	itte	ge
 8005432:	461c      	movge	r4, r3
 8005434:	2500      	movge	r5, #0
 8005436:	2501      	movlt	r5, #1
 8005438:	f7ff fd40 	bl	8004ebc <_Balloc>
 800543c:	b920      	cbnz	r0, 8005448 <__mdiff+0x5c>
 800543e:	4b2e      	ldr	r3, [pc, #184]	; (80054f8 <__mdiff+0x10c>)
 8005440:	4602      	mov	r2, r0
 8005442:	f240 2145 	movw	r1, #581	; 0x245
 8005446:	e7e5      	b.n	8005414 <__mdiff+0x28>
 8005448:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800544c:	6926      	ldr	r6, [r4, #16]
 800544e:	60c5      	str	r5, [r0, #12]
 8005450:	f104 0914 	add.w	r9, r4, #20
 8005454:	f108 0514 	add.w	r5, r8, #20
 8005458:	f100 0e14 	add.w	lr, r0, #20
 800545c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005460:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005464:	f108 0210 	add.w	r2, r8, #16
 8005468:	46f2      	mov	sl, lr
 800546a:	2100      	movs	r1, #0
 800546c:	f859 3b04 	ldr.w	r3, [r9], #4
 8005470:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005474:	fa11 f88b 	uxtah	r8, r1, fp
 8005478:	b299      	uxth	r1, r3
 800547a:	0c1b      	lsrs	r3, r3, #16
 800547c:	eba8 0801 	sub.w	r8, r8, r1
 8005480:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005484:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005488:	fa1f f888 	uxth.w	r8, r8
 800548c:	1419      	asrs	r1, r3, #16
 800548e:	454e      	cmp	r6, r9
 8005490:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005494:	f84a 3b04 	str.w	r3, [sl], #4
 8005498:	d8e8      	bhi.n	800546c <__mdiff+0x80>
 800549a:	1b33      	subs	r3, r6, r4
 800549c:	3b15      	subs	r3, #21
 800549e:	f023 0303 	bic.w	r3, r3, #3
 80054a2:	3304      	adds	r3, #4
 80054a4:	3415      	adds	r4, #21
 80054a6:	42a6      	cmp	r6, r4
 80054a8:	bf38      	it	cc
 80054aa:	2304      	movcc	r3, #4
 80054ac:	441d      	add	r5, r3
 80054ae:	4473      	add	r3, lr
 80054b0:	469e      	mov	lr, r3
 80054b2:	462e      	mov	r6, r5
 80054b4:	4566      	cmp	r6, ip
 80054b6:	d30e      	bcc.n	80054d6 <__mdiff+0xea>
 80054b8:	f10c 0203 	add.w	r2, ip, #3
 80054bc:	1b52      	subs	r2, r2, r5
 80054be:	f022 0203 	bic.w	r2, r2, #3
 80054c2:	3d03      	subs	r5, #3
 80054c4:	45ac      	cmp	ip, r5
 80054c6:	bf38      	it	cc
 80054c8:	2200      	movcc	r2, #0
 80054ca:	4413      	add	r3, r2
 80054cc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80054d0:	b17a      	cbz	r2, 80054f2 <__mdiff+0x106>
 80054d2:	6107      	str	r7, [r0, #16]
 80054d4:	e7a4      	b.n	8005420 <__mdiff+0x34>
 80054d6:	f856 8b04 	ldr.w	r8, [r6], #4
 80054da:	fa11 f288 	uxtah	r2, r1, r8
 80054de:	1414      	asrs	r4, r2, #16
 80054e0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80054e4:	b292      	uxth	r2, r2
 80054e6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80054ea:	f84e 2b04 	str.w	r2, [lr], #4
 80054ee:	1421      	asrs	r1, r4, #16
 80054f0:	e7e0      	b.n	80054b4 <__mdiff+0xc8>
 80054f2:	3f01      	subs	r7, #1
 80054f4:	e7ea      	b.n	80054cc <__mdiff+0xe0>
 80054f6:	bf00      	nop
 80054f8:	08006193 	.word	0x08006193
 80054fc:	080061a4 	.word	0x080061a4

08005500 <__d2b>:
 8005500:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005504:	460f      	mov	r7, r1
 8005506:	2101      	movs	r1, #1
 8005508:	ec59 8b10 	vmov	r8, r9, d0
 800550c:	4616      	mov	r6, r2
 800550e:	f7ff fcd5 	bl	8004ebc <_Balloc>
 8005512:	4604      	mov	r4, r0
 8005514:	b930      	cbnz	r0, 8005524 <__d2b+0x24>
 8005516:	4602      	mov	r2, r0
 8005518:	4b24      	ldr	r3, [pc, #144]	; (80055ac <__d2b+0xac>)
 800551a:	4825      	ldr	r0, [pc, #148]	; (80055b0 <__d2b+0xb0>)
 800551c:	f240 310f 	movw	r1, #783	; 0x30f
 8005520:	f000 fa76 	bl	8005a10 <__assert_func>
 8005524:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005528:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800552c:	bb2d      	cbnz	r5, 800557a <__d2b+0x7a>
 800552e:	9301      	str	r3, [sp, #4]
 8005530:	f1b8 0300 	subs.w	r3, r8, #0
 8005534:	d026      	beq.n	8005584 <__d2b+0x84>
 8005536:	4668      	mov	r0, sp
 8005538:	9300      	str	r3, [sp, #0]
 800553a:	f7ff fd87 	bl	800504c <__lo0bits>
 800553e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005542:	b1e8      	cbz	r0, 8005580 <__d2b+0x80>
 8005544:	f1c0 0320 	rsb	r3, r0, #32
 8005548:	fa02 f303 	lsl.w	r3, r2, r3
 800554c:	430b      	orrs	r3, r1
 800554e:	40c2      	lsrs	r2, r0
 8005550:	6163      	str	r3, [r4, #20]
 8005552:	9201      	str	r2, [sp, #4]
 8005554:	9b01      	ldr	r3, [sp, #4]
 8005556:	61a3      	str	r3, [r4, #24]
 8005558:	2b00      	cmp	r3, #0
 800555a:	bf14      	ite	ne
 800555c:	2202      	movne	r2, #2
 800555e:	2201      	moveq	r2, #1
 8005560:	6122      	str	r2, [r4, #16]
 8005562:	b1bd      	cbz	r5, 8005594 <__d2b+0x94>
 8005564:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005568:	4405      	add	r5, r0
 800556a:	603d      	str	r5, [r7, #0]
 800556c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005570:	6030      	str	r0, [r6, #0]
 8005572:	4620      	mov	r0, r4
 8005574:	b003      	add	sp, #12
 8005576:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800557a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800557e:	e7d6      	b.n	800552e <__d2b+0x2e>
 8005580:	6161      	str	r1, [r4, #20]
 8005582:	e7e7      	b.n	8005554 <__d2b+0x54>
 8005584:	a801      	add	r0, sp, #4
 8005586:	f7ff fd61 	bl	800504c <__lo0bits>
 800558a:	9b01      	ldr	r3, [sp, #4]
 800558c:	6163      	str	r3, [r4, #20]
 800558e:	3020      	adds	r0, #32
 8005590:	2201      	movs	r2, #1
 8005592:	e7e5      	b.n	8005560 <__d2b+0x60>
 8005594:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005598:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800559c:	6038      	str	r0, [r7, #0]
 800559e:	6918      	ldr	r0, [r3, #16]
 80055a0:	f7ff fd34 	bl	800500c <__hi0bits>
 80055a4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80055a8:	e7e2      	b.n	8005570 <__d2b+0x70>
 80055aa:	bf00      	nop
 80055ac:	08006193 	.word	0x08006193
 80055b0:	080061a4 	.word	0x080061a4

080055b4 <__ssputs_r>:
 80055b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055b8:	688e      	ldr	r6, [r1, #8]
 80055ba:	461f      	mov	r7, r3
 80055bc:	42be      	cmp	r6, r7
 80055be:	680b      	ldr	r3, [r1, #0]
 80055c0:	4682      	mov	sl, r0
 80055c2:	460c      	mov	r4, r1
 80055c4:	4690      	mov	r8, r2
 80055c6:	d82c      	bhi.n	8005622 <__ssputs_r+0x6e>
 80055c8:	898a      	ldrh	r2, [r1, #12]
 80055ca:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80055ce:	d026      	beq.n	800561e <__ssputs_r+0x6a>
 80055d0:	6965      	ldr	r5, [r4, #20]
 80055d2:	6909      	ldr	r1, [r1, #16]
 80055d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80055d8:	eba3 0901 	sub.w	r9, r3, r1
 80055dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80055e0:	1c7b      	adds	r3, r7, #1
 80055e2:	444b      	add	r3, r9
 80055e4:	106d      	asrs	r5, r5, #1
 80055e6:	429d      	cmp	r5, r3
 80055e8:	bf38      	it	cc
 80055ea:	461d      	movcc	r5, r3
 80055ec:	0553      	lsls	r3, r2, #21
 80055ee:	d527      	bpl.n	8005640 <__ssputs_r+0x8c>
 80055f0:	4629      	mov	r1, r5
 80055f2:	f7fd fef5 	bl	80033e0 <_malloc_r>
 80055f6:	4606      	mov	r6, r0
 80055f8:	b360      	cbz	r0, 8005654 <__ssputs_r+0xa0>
 80055fa:	6921      	ldr	r1, [r4, #16]
 80055fc:	464a      	mov	r2, r9
 80055fe:	f000 f9f9 	bl	80059f4 <memcpy>
 8005602:	89a3      	ldrh	r3, [r4, #12]
 8005604:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005608:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800560c:	81a3      	strh	r3, [r4, #12]
 800560e:	6126      	str	r6, [r4, #16]
 8005610:	6165      	str	r5, [r4, #20]
 8005612:	444e      	add	r6, r9
 8005614:	eba5 0509 	sub.w	r5, r5, r9
 8005618:	6026      	str	r6, [r4, #0]
 800561a:	60a5      	str	r5, [r4, #8]
 800561c:	463e      	mov	r6, r7
 800561e:	42be      	cmp	r6, r7
 8005620:	d900      	bls.n	8005624 <__ssputs_r+0x70>
 8005622:	463e      	mov	r6, r7
 8005624:	6820      	ldr	r0, [r4, #0]
 8005626:	4632      	mov	r2, r6
 8005628:	4641      	mov	r1, r8
 800562a:	f000 f9c9 	bl	80059c0 <memmove>
 800562e:	68a3      	ldr	r3, [r4, #8]
 8005630:	1b9b      	subs	r3, r3, r6
 8005632:	60a3      	str	r3, [r4, #8]
 8005634:	6823      	ldr	r3, [r4, #0]
 8005636:	4433      	add	r3, r6
 8005638:	6023      	str	r3, [r4, #0]
 800563a:	2000      	movs	r0, #0
 800563c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005640:	462a      	mov	r2, r5
 8005642:	f000 fa2b 	bl	8005a9c <_realloc_r>
 8005646:	4606      	mov	r6, r0
 8005648:	2800      	cmp	r0, #0
 800564a:	d1e0      	bne.n	800560e <__ssputs_r+0x5a>
 800564c:	6921      	ldr	r1, [r4, #16]
 800564e:	4650      	mov	r0, sl
 8005650:	f7ff fbe8 	bl	8004e24 <_free_r>
 8005654:	230c      	movs	r3, #12
 8005656:	f8ca 3000 	str.w	r3, [sl]
 800565a:	89a3      	ldrh	r3, [r4, #12]
 800565c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005660:	81a3      	strh	r3, [r4, #12]
 8005662:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005666:	e7e9      	b.n	800563c <__ssputs_r+0x88>

08005668 <_svfiprintf_r>:
 8005668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800566c:	4698      	mov	r8, r3
 800566e:	898b      	ldrh	r3, [r1, #12]
 8005670:	061b      	lsls	r3, r3, #24
 8005672:	b09d      	sub	sp, #116	; 0x74
 8005674:	4607      	mov	r7, r0
 8005676:	460d      	mov	r5, r1
 8005678:	4614      	mov	r4, r2
 800567a:	d50e      	bpl.n	800569a <_svfiprintf_r+0x32>
 800567c:	690b      	ldr	r3, [r1, #16]
 800567e:	b963      	cbnz	r3, 800569a <_svfiprintf_r+0x32>
 8005680:	2140      	movs	r1, #64	; 0x40
 8005682:	f7fd fead 	bl	80033e0 <_malloc_r>
 8005686:	6028      	str	r0, [r5, #0]
 8005688:	6128      	str	r0, [r5, #16]
 800568a:	b920      	cbnz	r0, 8005696 <_svfiprintf_r+0x2e>
 800568c:	230c      	movs	r3, #12
 800568e:	603b      	str	r3, [r7, #0]
 8005690:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005694:	e0d0      	b.n	8005838 <_svfiprintf_r+0x1d0>
 8005696:	2340      	movs	r3, #64	; 0x40
 8005698:	616b      	str	r3, [r5, #20]
 800569a:	2300      	movs	r3, #0
 800569c:	9309      	str	r3, [sp, #36]	; 0x24
 800569e:	2320      	movs	r3, #32
 80056a0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80056a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80056a8:	2330      	movs	r3, #48	; 0x30
 80056aa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005850 <_svfiprintf_r+0x1e8>
 80056ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80056b2:	f04f 0901 	mov.w	r9, #1
 80056b6:	4623      	mov	r3, r4
 80056b8:	469a      	mov	sl, r3
 80056ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056be:	b10a      	cbz	r2, 80056c4 <_svfiprintf_r+0x5c>
 80056c0:	2a25      	cmp	r2, #37	; 0x25
 80056c2:	d1f9      	bne.n	80056b8 <_svfiprintf_r+0x50>
 80056c4:	ebba 0b04 	subs.w	fp, sl, r4
 80056c8:	d00b      	beq.n	80056e2 <_svfiprintf_r+0x7a>
 80056ca:	465b      	mov	r3, fp
 80056cc:	4622      	mov	r2, r4
 80056ce:	4629      	mov	r1, r5
 80056d0:	4638      	mov	r0, r7
 80056d2:	f7ff ff6f 	bl	80055b4 <__ssputs_r>
 80056d6:	3001      	adds	r0, #1
 80056d8:	f000 80a9 	beq.w	800582e <_svfiprintf_r+0x1c6>
 80056dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80056de:	445a      	add	r2, fp
 80056e0:	9209      	str	r2, [sp, #36]	; 0x24
 80056e2:	f89a 3000 	ldrb.w	r3, [sl]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	f000 80a1 	beq.w	800582e <_svfiprintf_r+0x1c6>
 80056ec:	2300      	movs	r3, #0
 80056ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80056f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80056f6:	f10a 0a01 	add.w	sl, sl, #1
 80056fa:	9304      	str	r3, [sp, #16]
 80056fc:	9307      	str	r3, [sp, #28]
 80056fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005702:	931a      	str	r3, [sp, #104]	; 0x68
 8005704:	4654      	mov	r4, sl
 8005706:	2205      	movs	r2, #5
 8005708:	f814 1b01 	ldrb.w	r1, [r4], #1
 800570c:	4850      	ldr	r0, [pc, #320]	; (8005850 <_svfiprintf_r+0x1e8>)
 800570e:	f7fa fd5f 	bl	80001d0 <memchr>
 8005712:	9a04      	ldr	r2, [sp, #16]
 8005714:	b9d8      	cbnz	r0, 800574e <_svfiprintf_r+0xe6>
 8005716:	06d0      	lsls	r0, r2, #27
 8005718:	bf44      	itt	mi
 800571a:	2320      	movmi	r3, #32
 800571c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005720:	0711      	lsls	r1, r2, #28
 8005722:	bf44      	itt	mi
 8005724:	232b      	movmi	r3, #43	; 0x2b
 8005726:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800572a:	f89a 3000 	ldrb.w	r3, [sl]
 800572e:	2b2a      	cmp	r3, #42	; 0x2a
 8005730:	d015      	beq.n	800575e <_svfiprintf_r+0xf6>
 8005732:	9a07      	ldr	r2, [sp, #28]
 8005734:	4654      	mov	r4, sl
 8005736:	2000      	movs	r0, #0
 8005738:	f04f 0c0a 	mov.w	ip, #10
 800573c:	4621      	mov	r1, r4
 800573e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005742:	3b30      	subs	r3, #48	; 0x30
 8005744:	2b09      	cmp	r3, #9
 8005746:	d94d      	bls.n	80057e4 <_svfiprintf_r+0x17c>
 8005748:	b1b0      	cbz	r0, 8005778 <_svfiprintf_r+0x110>
 800574a:	9207      	str	r2, [sp, #28]
 800574c:	e014      	b.n	8005778 <_svfiprintf_r+0x110>
 800574e:	eba0 0308 	sub.w	r3, r0, r8
 8005752:	fa09 f303 	lsl.w	r3, r9, r3
 8005756:	4313      	orrs	r3, r2
 8005758:	9304      	str	r3, [sp, #16]
 800575a:	46a2      	mov	sl, r4
 800575c:	e7d2      	b.n	8005704 <_svfiprintf_r+0x9c>
 800575e:	9b03      	ldr	r3, [sp, #12]
 8005760:	1d19      	adds	r1, r3, #4
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	9103      	str	r1, [sp, #12]
 8005766:	2b00      	cmp	r3, #0
 8005768:	bfbb      	ittet	lt
 800576a:	425b      	neglt	r3, r3
 800576c:	f042 0202 	orrlt.w	r2, r2, #2
 8005770:	9307      	strge	r3, [sp, #28]
 8005772:	9307      	strlt	r3, [sp, #28]
 8005774:	bfb8      	it	lt
 8005776:	9204      	strlt	r2, [sp, #16]
 8005778:	7823      	ldrb	r3, [r4, #0]
 800577a:	2b2e      	cmp	r3, #46	; 0x2e
 800577c:	d10c      	bne.n	8005798 <_svfiprintf_r+0x130>
 800577e:	7863      	ldrb	r3, [r4, #1]
 8005780:	2b2a      	cmp	r3, #42	; 0x2a
 8005782:	d134      	bne.n	80057ee <_svfiprintf_r+0x186>
 8005784:	9b03      	ldr	r3, [sp, #12]
 8005786:	1d1a      	adds	r2, r3, #4
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	9203      	str	r2, [sp, #12]
 800578c:	2b00      	cmp	r3, #0
 800578e:	bfb8      	it	lt
 8005790:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005794:	3402      	adds	r4, #2
 8005796:	9305      	str	r3, [sp, #20]
 8005798:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8005860 <_svfiprintf_r+0x1f8>
 800579c:	7821      	ldrb	r1, [r4, #0]
 800579e:	2203      	movs	r2, #3
 80057a0:	4650      	mov	r0, sl
 80057a2:	f7fa fd15 	bl	80001d0 <memchr>
 80057a6:	b138      	cbz	r0, 80057b8 <_svfiprintf_r+0x150>
 80057a8:	9b04      	ldr	r3, [sp, #16]
 80057aa:	eba0 000a 	sub.w	r0, r0, sl
 80057ae:	2240      	movs	r2, #64	; 0x40
 80057b0:	4082      	lsls	r2, r0
 80057b2:	4313      	orrs	r3, r2
 80057b4:	3401      	adds	r4, #1
 80057b6:	9304      	str	r3, [sp, #16]
 80057b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057bc:	4825      	ldr	r0, [pc, #148]	; (8005854 <_svfiprintf_r+0x1ec>)
 80057be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80057c2:	2206      	movs	r2, #6
 80057c4:	f7fa fd04 	bl	80001d0 <memchr>
 80057c8:	2800      	cmp	r0, #0
 80057ca:	d038      	beq.n	800583e <_svfiprintf_r+0x1d6>
 80057cc:	4b22      	ldr	r3, [pc, #136]	; (8005858 <_svfiprintf_r+0x1f0>)
 80057ce:	bb1b      	cbnz	r3, 8005818 <_svfiprintf_r+0x1b0>
 80057d0:	9b03      	ldr	r3, [sp, #12]
 80057d2:	3307      	adds	r3, #7
 80057d4:	f023 0307 	bic.w	r3, r3, #7
 80057d8:	3308      	adds	r3, #8
 80057da:	9303      	str	r3, [sp, #12]
 80057dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057de:	4433      	add	r3, r6
 80057e0:	9309      	str	r3, [sp, #36]	; 0x24
 80057e2:	e768      	b.n	80056b6 <_svfiprintf_r+0x4e>
 80057e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80057e8:	460c      	mov	r4, r1
 80057ea:	2001      	movs	r0, #1
 80057ec:	e7a6      	b.n	800573c <_svfiprintf_r+0xd4>
 80057ee:	2300      	movs	r3, #0
 80057f0:	3401      	adds	r4, #1
 80057f2:	9305      	str	r3, [sp, #20]
 80057f4:	4619      	mov	r1, r3
 80057f6:	f04f 0c0a 	mov.w	ip, #10
 80057fa:	4620      	mov	r0, r4
 80057fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005800:	3a30      	subs	r2, #48	; 0x30
 8005802:	2a09      	cmp	r2, #9
 8005804:	d903      	bls.n	800580e <_svfiprintf_r+0x1a6>
 8005806:	2b00      	cmp	r3, #0
 8005808:	d0c6      	beq.n	8005798 <_svfiprintf_r+0x130>
 800580a:	9105      	str	r1, [sp, #20]
 800580c:	e7c4      	b.n	8005798 <_svfiprintf_r+0x130>
 800580e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005812:	4604      	mov	r4, r0
 8005814:	2301      	movs	r3, #1
 8005816:	e7f0      	b.n	80057fa <_svfiprintf_r+0x192>
 8005818:	ab03      	add	r3, sp, #12
 800581a:	9300      	str	r3, [sp, #0]
 800581c:	462a      	mov	r2, r5
 800581e:	4b0f      	ldr	r3, [pc, #60]	; (800585c <_svfiprintf_r+0x1f4>)
 8005820:	a904      	add	r1, sp, #16
 8005822:	4638      	mov	r0, r7
 8005824:	f7fd ff08 	bl	8003638 <_printf_float>
 8005828:	1c42      	adds	r2, r0, #1
 800582a:	4606      	mov	r6, r0
 800582c:	d1d6      	bne.n	80057dc <_svfiprintf_r+0x174>
 800582e:	89ab      	ldrh	r3, [r5, #12]
 8005830:	065b      	lsls	r3, r3, #25
 8005832:	f53f af2d 	bmi.w	8005690 <_svfiprintf_r+0x28>
 8005836:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005838:	b01d      	add	sp, #116	; 0x74
 800583a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800583e:	ab03      	add	r3, sp, #12
 8005840:	9300      	str	r3, [sp, #0]
 8005842:	462a      	mov	r2, r5
 8005844:	4b05      	ldr	r3, [pc, #20]	; (800585c <_svfiprintf_r+0x1f4>)
 8005846:	a904      	add	r1, sp, #16
 8005848:	4638      	mov	r0, r7
 800584a:	f7fe f999 	bl	8003b80 <_printf_i>
 800584e:	e7eb      	b.n	8005828 <_svfiprintf_r+0x1c0>
 8005850:	080062fc 	.word	0x080062fc
 8005854:	08006306 	.word	0x08006306
 8005858:	08003639 	.word	0x08003639
 800585c:	080055b5 	.word	0x080055b5
 8005860:	08006302 	.word	0x08006302

08005864 <__sflush_r>:
 8005864:	898a      	ldrh	r2, [r1, #12]
 8005866:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800586a:	4605      	mov	r5, r0
 800586c:	0710      	lsls	r0, r2, #28
 800586e:	460c      	mov	r4, r1
 8005870:	d458      	bmi.n	8005924 <__sflush_r+0xc0>
 8005872:	684b      	ldr	r3, [r1, #4]
 8005874:	2b00      	cmp	r3, #0
 8005876:	dc05      	bgt.n	8005884 <__sflush_r+0x20>
 8005878:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800587a:	2b00      	cmp	r3, #0
 800587c:	dc02      	bgt.n	8005884 <__sflush_r+0x20>
 800587e:	2000      	movs	r0, #0
 8005880:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005884:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005886:	2e00      	cmp	r6, #0
 8005888:	d0f9      	beq.n	800587e <__sflush_r+0x1a>
 800588a:	2300      	movs	r3, #0
 800588c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005890:	682f      	ldr	r7, [r5, #0]
 8005892:	6a21      	ldr	r1, [r4, #32]
 8005894:	602b      	str	r3, [r5, #0]
 8005896:	d032      	beq.n	80058fe <__sflush_r+0x9a>
 8005898:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800589a:	89a3      	ldrh	r3, [r4, #12]
 800589c:	075a      	lsls	r2, r3, #29
 800589e:	d505      	bpl.n	80058ac <__sflush_r+0x48>
 80058a0:	6863      	ldr	r3, [r4, #4]
 80058a2:	1ac0      	subs	r0, r0, r3
 80058a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80058a6:	b10b      	cbz	r3, 80058ac <__sflush_r+0x48>
 80058a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80058aa:	1ac0      	subs	r0, r0, r3
 80058ac:	2300      	movs	r3, #0
 80058ae:	4602      	mov	r2, r0
 80058b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80058b2:	6a21      	ldr	r1, [r4, #32]
 80058b4:	4628      	mov	r0, r5
 80058b6:	47b0      	blx	r6
 80058b8:	1c43      	adds	r3, r0, #1
 80058ba:	89a3      	ldrh	r3, [r4, #12]
 80058bc:	d106      	bne.n	80058cc <__sflush_r+0x68>
 80058be:	6829      	ldr	r1, [r5, #0]
 80058c0:	291d      	cmp	r1, #29
 80058c2:	d82b      	bhi.n	800591c <__sflush_r+0xb8>
 80058c4:	4a29      	ldr	r2, [pc, #164]	; (800596c <__sflush_r+0x108>)
 80058c6:	410a      	asrs	r2, r1
 80058c8:	07d6      	lsls	r6, r2, #31
 80058ca:	d427      	bmi.n	800591c <__sflush_r+0xb8>
 80058cc:	2200      	movs	r2, #0
 80058ce:	6062      	str	r2, [r4, #4]
 80058d0:	04d9      	lsls	r1, r3, #19
 80058d2:	6922      	ldr	r2, [r4, #16]
 80058d4:	6022      	str	r2, [r4, #0]
 80058d6:	d504      	bpl.n	80058e2 <__sflush_r+0x7e>
 80058d8:	1c42      	adds	r2, r0, #1
 80058da:	d101      	bne.n	80058e0 <__sflush_r+0x7c>
 80058dc:	682b      	ldr	r3, [r5, #0]
 80058de:	b903      	cbnz	r3, 80058e2 <__sflush_r+0x7e>
 80058e0:	6560      	str	r0, [r4, #84]	; 0x54
 80058e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80058e4:	602f      	str	r7, [r5, #0]
 80058e6:	2900      	cmp	r1, #0
 80058e8:	d0c9      	beq.n	800587e <__sflush_r+0x1a>
 80058ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80058ee:	4299      	cmp	r1, r3
 80058f0:	d002      	beq.n	80058f8 <__sflush_r+0x94>
 80058f2:	4628      	mov	r0, r5
 80058f4:	f7ff fa96 	bl	8004e24 <_free_r>
 80058f8:	2000      	movs	r0, #0
 80058fa:	6360      	str	r0, [r4, #52]	; 0x34
 80058fc:	e7c0      	b.n	8005880 <__sflush_r+0x1c>
 80058fe:	2301      	movs	r3, #1
 8005900:	4628      	mov	r0, r5
 8005902:	47b0      	blx	r6
 8005904:	1c41      	adds	r1, r0, #1
 8005906:	d1c8      	bne.n	800589a <__sflush_r+0x36>
 8005908:	682b      	ldr	r3, [r5, #0]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d0c5      	beq.n	800589a <__sflush_r+0x36>
 800590e:	2b1d      	cmp	r3, #29
 8005910:	d001      	beq.n	8005916 <__sflush_r+0xb2>
 8005912:	2b16      	cmp	r3, #22
 8005914:	d101      	bne.n	800591a <__sflush_r+0xb6>
 8005916:	602f      	str	r7, [r5, #0]
 8005918:	e7b1      	b.n	800587e <__sflush_r+0x1a>
 800591a:	89a3      	ldrh	r3, [r4, #12]
 800591c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005920:	81a3      	strh	r3, [r4, #12]
 8005922:	e7ad      	b.n	8005880 <__sflush_r+0x1c>
 8005924:	690f      	ldr	r7, [r1, #16]
 8005926:	2f00      	cmp	r7, #0
 8005928:	d0a9      	beq.n	800587e <__sflush_r+0x1a>
 800592a:	0793      	lsls	r3, r2, #30
 800592c:	680e      	ldr	r6, [r1, #0]
 800592e:	bf08      	it	eq
 8005930:	694b      	ldreq	r3, [r1, #20]
 8005932:	600f      	str	r7, [r1, #0]
 8005934:	bf18      	it	ne
 8005936:	2300      	movne	r3, #0
 8005938:	eba6 0807 	sub.w	r8, r6, r7
 800593c:	608b      	str	r3, [r1, #8]
 800593e:	f1b8 0f00 	cmp.w	r8, #0
 8005942:	dd9c      	ble.n	800587e <__sflush_r+0x1a>
 8005944:	6a21      	ldr	r1, [r4, #32]
 8005946:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005948:	4643      	mov	r3, r8
 800594a:	463a      	mov	r2, r7
 800594c:	4628      	mov	r0, r5
 800594e:	47b0      	blx	r6
 8005950:	2800      	cmp	r0, #0
 8005952:	dc06      	bgt.n	8005962 <__sflush_r+0xfe>
 8005954:	89a3      	ldrh	r3, [r4, #12]
 8005956:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800595a:	81a3      	strh	r3, [r4, #12]
 800595c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005960:	e78e      	b.n	8005880 <__sflush_r+0x1c>
 8005962:	4407      	add	r7, r0
 8005964:	eba8 0800 	sub.w	r8, r8, r0
 8005968:	e7e9      	b.n	800593e <__sflush_r+0xda>
 800596a:	bf00      	nop
 800596c:	dfbffffe 	.word	0xdfbffffe

08005970 <_fflush_r>:
 8005970:	b538      	push	{r3, r4, r5, lr}
 8005972:	690b      	ldr	r3, [r1, #16]
 8005974:	4605      	mov	r5, r0
 8005976:	460c      	mov	r4, r1
 8005978:	b913      	cbnz	r3, 8005980 <_fflush_r+0x10>
 800597a:	2500      	movs	r5, #0
 800597c:	4628      	mov	r0, r5
 800597e:	bd38      	pop	{r3, r4, r5, pc}
 8005980:	b118      	cbz	r0, 800598a <_fflush_r+0x1a>
 8005982:	6a03      	ldr	r3, [r0, #32]
 8005984:	b90b      	cbnz	r3, 800598a <_fflush_r+0x1a>
 8005986:	f7fe faa9 	bl	8003edc <__sinit>
 800598a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d0f3      	beq.n	800597a <_fflush_r+0xa>
 8005992:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005994:	07d0      	lsls	r0, r2, #31
 8005996:	d404      	bmi.n	80059a2 <_fflush_r+0x32>
 8005998:	0599      	lsls	r1, r3, #22
 800599a:	d402      	bmi.n	80059a2 <_fflush_r+0x32>
 800599c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800599e:	f7fe fbc4 	bl	800412a <__retarget_lock_acquire_recursive>
 80059a2:	4628      	mov	r0, r5
 80059a4:	4621      	mov	r1, r4
 80059a6:	f7ff ff5d 	bl	8005864 <__sflush_r>
 80059aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80059ac:	07da      	lsls	r2, r3, #31
 80059ae:	4605      	mov	r5, r0
 80059b0:	d4e4      	bmi.n	800597c <_fflush_r+0xc>
 80059b2:	89a3      	ldrh	r3, [r4, #12]
 80059b4:	059b      	lsls	r3, r3, #22
 80059b6:	d4e1      	bmi.n	800597c <_fflush_r+0xc>
 80059b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80059ba:	f7fe fbb7 	bl	800412c <__retarget_lock_release_recursive>
 80059be:	e7dd      	b.n	800597c <_fflush_r+0xc>

080059c0 <memmove>:
 80059c0:	4288      	cmp	r0, r1
 80059c2:	b510      	push	{r4, lr}
 80059c4:	eb01 0402 	add.w	r4, r1, r2
 80059c8:	d902      	bls.n	80059d0 <memmove+0x10>
 80059ca:	4284      	cmp	r4, r0
 80059cc:	4623      	mov	r3, r4
 80059ce:	d807      	bhi.n	80059e0 <memmove+0x20>
 80059d0:	1e43      	subs	r3, r0, #1
 80059d2:	42a1      	cmp	r1, r4
 80059d4:	d008      	beq.n	80059e8 <memmove+0x28>
 80059d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80059da:	f803 2f01 	strb.w	r2, [r3, #1]!
 80059de:	e7f8      	b.n	80059d2 <memmove+0x12>
 80059e0:	4402      	add	r2, r0
 80059e2:	4601      	mov	r1, r0
 80059e4:	428a      	cmp	r2, r1
 80059e6:	d100      	bne.n	80059ea <memmove+0x2a>
 80059e8:	bd10      	pop	{r4, pc}
 80059ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80059ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80059f2:	e7f7      	b.n	80059e4 <memmove+0x24>

080059f4 <memcpy>:
 80059f4:	440a      	add	r2, r1
 80059f6:	4291      	cmp	r1, r2
 80059f8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80059fc:	d100      	bne.n	8005a00 <memcpy+0xc>
 80059fe:	4770      	bx	lr
 8005a00:	b510      	push	{r4, lr}
 8005a02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a06:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a0a:	4291      	cmp	r1, r2
 8005a0c:	d1f9      	bne.n	8005a02 <memcpy+0xe>
 8005a0e:	bd10      	pop	{r4, pc}

08005a10 <__assert_func>:
 8005a10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005a12:	4614      	mov	r4, r2
 8005a14:	461a      	mov	r2, r3
 8005a16:	4b09      	ldr	r3, [pc, #36]	; (8005a3c <__assert_func+0x2c>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4605      	mov	r5, r0
 8005a1c:	68d8      	ldr	r0, [r3, #12]
 8005a1e:	b14c      	cbz	r4, 8005a34 <__assert_func+0x24>
 8005a20:	4b07      	ldr	r3, [pc, #28]	; (8005a40 <__assert_func+0x30>)
 8005a22:	9100      	str	r1, [sp, #0]
 8005a24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005a28:	4906      	ldr	r1, [pc, #24]	; (8005a44 <__assert_func+0x34>)
 8005a2a:	462b      	mov	r3, r5
 8005a2c:	f000 f872 	bl	8005b14 <fiprintf>
 8005a30:	f000 f882 	bl	8005b38 <abort>
 8005a34:	4b04      	ldr	r3, [pc, #16]	; (8005a48 <__assert_func+0x38>)
 8005a36:	461c      	mov	r4, r3
 8005a38:	e7f3      	b.n	8005a22 <__assert_func+0x12>
 8005a3a:	bf00      	nop
 8005a3c:	20000068 	.word	0x20000068
 8005a40:	08006317 	.word	0x08006317
 8005a44:	08006324 	.word	0x08006324
 8005a48:	08006352 	.word	0x08006352

08005a4c <_calloc_r>:
 8005a4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005a4e:	fba1 2402 	umull	r2, r4, r1, r2
 8005a52:	b94c      	cbnz	r4, 8005a68 <_calloc_r+0x1c>
 8005a54:	4611      	mov	r1, r2
 8005a56:	9201      	str	r2, [sp, #4]
 8005a58:	f7fd fcc2 	bl	80033e0 <_malloc_r>
 8005a5c:	9a01      	ldr	r2, [sp, #4]
 8005a5e:	4605      	mov	r5, r0
 8005a60:	b930      	cbnz	r0, 8005a70 <_calloc_r+0x24>
 8005a62:	4628      	mov	r0, r5
 8005a64:	b003      	add	sp, #12
 8005a66:	bd30      	pop	{r4, r5, pc}
 8005a68:	220c      	movs	r2, #12
 8005a6a:	6002      	str	r2, [r0, #0]
 8005a6c:	2500      	movs	r5, #0
 8005a6e:	e7f8      	b.n	8005a62 <_calloc_r+0x16>
 8005a70:	4621      	mov	r1, r4
 8005a72:	f7fe facc 	bl	800400e <memset>
 8005a76:	e7f4      	b.n	8005a62 <_calloc_r+0x16>

08005a78 <__ascii_mbtowc>:
 8005a78:	b082      	sub	sp, #8
 8005a7a:	b901      	cbnz	r1, 8005a7e <__ascii_mbtowc+0x6>
 8005a7c:	a901      	add	r1, sp, #4
 8005a7e:	b142      	cbz	r2, 8005a92 <__ascii_mbtowc+0x1a>
 8005a80:	b14b      	cbz	r3, 8005a96 <__ascii_mbtowc+0x1e>
 8005a82:	7813      	ldrb	r3, [r2, #0]
 8005a84:	600b      	str	r3, [r1, #0]
 8005a86:	7812      	ldrb	r2, [r2, #0]
 8005a88:	1e10      	subs	r0, r2, #0
 8005a8a:	bf18      	it	ne
 8005a8c:	2001      	movne	r0, #1
 8005a8e:	b002      	add	sp, #8
 8005a90:	4770      	bx	lr
 8005a92:	4610      	mov	r0, r2
 8005a94:	e7fb      	b.n	8005a8e <__ascii_mbtowc+0x16>
 8005a96:	f06f 0001 	mvn.w	r0, #1
 8005a9a:	e7f8      	b.n	8005a8e <__ascii_mbtowc+0x16>

08005a9c <_realloc_r>:
 8005a9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005aa0:	4680      	mov	r8, r0
 8005aa2:	4614      	mov	r4, r2
 8005aa4:	460e      	mov	r6, r1
 8005aa6:	b921      	cbnz	r1, 8005ab2 <_realloc_r+0x16>
 8005aa8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005aac:	4611      	mov	r1, r2
 8005aae:	f7fd bc97 	b.w	80033e0 <_malloc_r>
 8005ab2:	b92a      	cbnz	r2, 8005ac0 <_realloc_r+0x24>
 8005ab4:	f7ff f9b6 	bl	8004e24 <_free_r>
 8005ab8:	4625      	mov	r5, r4
 8005aba:	4628      	mov	r0, r5
 8005abc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ac0:	f000 f841 	bl	8005b46 <_malloc_usable_size_r>
 8005ac4:	4284      	cmp	r4, r0
 8005ac6:	4607      	mov	r7, r0
 8005ac8:	d802      	bhi.n	8005ad0 <_realloc_r+0x34>
 8005aca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005ace:	d812      	bhi.n	8005af6 <_realloc_r+0x5a>
 8005ad0:	4621      	mov	r1, r4
 8005ad2:	4640      	mov	r0, r8
 8005ad4:	f7fd fc84 	bl	80033e0 <_malloc_r>
 8005ad8:	4605      	mov	r5, r0
 8005ada:	2800      	cmp	r0, #0
 8005adc:	d0ed      	beq.n	8005aba <_realloc_r+0x1e>
 8005ade:	42bc      	cmp	r4, r7
 8005ae0:	4622      	mov	r2, r4
 8005ae2:	4631      	mov	r1, r6
 8005ae4:	bf28      	it	cs
 8005ae6:	463a      	movcs	r2, r7
 8005ae8:	f7ff ff84 	bl	80059f4 <memcpy>
 8005aec:	4631      	mov	r1, r6
 8005aee:	4640      	mov	r0, r8
 8005af0:	f7ff f998 	bl	8004e24 <_free_r>
 8005af4:	e7e1      	b.n	8005aba <_realloc_r+0x1e>
 8005af6:	4635      	mov	r5, r6
 8005af8:	e7df      	b.n	8005aba <_realloc_r+0x1e>

08005afa <__ascii_wctomb>:
 8005afa:	b149      	cbz	r1, 8005b10 <__ascii_wctomb+0x16>
 8005afc:	2aff      	cmp	r2, #255	; 0xff
 8005afe:	bf85      	ittet	hi
 8005b00:	238a      	movhi	r3, #138	; 0x8a
 8005b02:	6003      	strhi	r3, [r0, #0]
 8005b04:	700a      	strbls	r2, [r1, #0]
 8005b06:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8005b0a:	bf98      	it	ls
 8005b0c:	2001      	movls	r0, #1
 8005b0e:	4770      	bx	lr
 8005b10:	4608      	mov	r0, r1
 8005b12:	4770      	bx	lr

08005b14 <fiprintf>:
 8005b14:	b40e      	push	{r1, r2, r3}
 8005b16:	b503      	push	{r0, r1, lr}
 8005b18:	4601      	mov	r1, r0
 8005b1a:	ab03      	add	r3, sp, #12
 8005b1c:	4805      	ldr	r0, [pc, #20]	; (8005b34 <fiprintf+0x20>)
 8005b1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b22:	6800      	ldr	r0, [r0, #0]
 8005b24:	9301      	str	r3, [sp, #4]
 8005b26:	f000 f83f 	bl	8005ba8 <_vfiprintf_r>
 8005b2a:	b002      	add	sp, #8
 8005b2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b30:	b003      	add	sp, #12
 8005b32:	4770      	bx	lr
 8005b34:	20000068 	.word	0x20000068

08005b38 <abort>:
 8005b38:	b508      	push	{r3, lr}
 8005b3a:	2006      	movs	r0, #6
 8005b3c:	f000 fa0c 	bl	8005f58 <raise>
 8005b40:	2001      	movs	r0, #1
 8005b42:	f7fb fffd 	bl	8001b40 <_exit>

08005b46 <_malloc_usable_size_r>:
 8005b46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b4a:	1f18      	subs	r0, r3, #4
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	bfbc      	itt	lt
 8005b50:	580b      	ldrlt	r3, [r1, r0]
 8005b52:	18c0      	addlt	r0, r0, r3
 8005b54:	4770      	bx	lr

08005b56 <__sfputc_r>:
 8005b56:	6893      	ldr	r3, [r2, #8]
 8005b58:	3b01      	subs	r3, #1
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	b410      	push	{r4}
 8005b5e:	6093      	str	r3, [r2, #8]
 8005b60:	da08      	bge.n	8005b74 <__sfputc_r+0x1e>
 8005b62:	6994      	ldr	r4, [r2, #24]
 8005b64:	42a3      	cmp	r3, r4
 8005b66:	db01      	blt.n	8005b6c <__sfputc_r+0x16>
 8005b68:	290a      	cmp	r1, #10
 8005b6a:	d103      	bne.n	8005b74 <__sfputc_r+0x1e>
 8005b6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b70:	f000 b934 	b.w	8005ddc <__swbuf_r>
 8005b74:	6813      	ldr	r3, [r2, #0]
 8005b76:	1c58      	adds	r0, r3, #1
 8005b78:	6010      	str	r0, [r2, #0]
 8005b7a:	7019      	strb	r1, [r3, #0]
 8005b7c:	4608      	mov	r0, r1
 8005b7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b82:	4770      	bx	lr

08005b84 <__sfputs_r>:
 8005b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b86:	4606      	mov	r6, r0
 8005b88:	460f      	mov	r7, r1
 8005b8a:	4614      	mov	r4, r2
 8005b8c:	18d5      	adds	r5, r2, r3
 8005b8e:	42ac      	cmp	r4, r5
 8005b90:	d101      	bne.n	8005b96 <__sfputs_r+0x12>
 8005b92:	2000      	movs	r0, #0
 8005b94:	e007      	b.n	8005ba6 <__sfputs_r+0x22>
 8005b96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b9a:	463a      	mov	r2, r7
 8005b9c:	4630      	mov	r0, r6
 8005b9e:	f7ff ffda 	bl	8005b56 <__sfputc_r>
 8005ba2:	1c43      	adds	r3, r0, #1
 8005ba4:	d1f3      	bne.n	8005b8e <__sfputs_r+0xa>
 8005ba6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005ba8 <_vfiprintf_r>:
 8005ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bac:	460d      	mov	r5, r1
 8005bae:	b09d      	sub	sp, #116	; 0x74
 8005bb0:	4614      	mov	r4, r2
 8005bb2:	4698      	mov	r8, r3
 8005bb4:	4606      	mov	r6, r0
 8005bb6:	b118      	cbz	r0, 8005bc0 <_vfiprintf_r+0x18>
 8005bb8:	6a03      	ldr	r3, [r0, #32]
 8005bba:	b90b      	cbnz	r3, 8005bc0 <_vfiprintf_r+0x18>
 8005bbc:	f7fe f98e 	bl	8003edc <__sinit>
 8005bc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005bc2:	07d9      	lsls	r1, r3, #31
 8005bc4:	d405      	bmi.n	8005bd2 <_vfiprintf_r+0x2a>
 8005bc6:	89ab      	ldrh	r3, [r5, #12]
 8005bc8:	059a      	lsls	r2, r3, #22
 8005bca:	d402      	bmi.n	8005bd2 <_vfiprintf_r+0x2a>
 8005bcc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005bce:	f7fe faac 	bl	800412a <__retarget_lock_acquire_recursive>
 8005bd2:	89ab      	ldrh	r3, [r5, #12]
 8005bd4:	071b      	lsls	r3, r3, #28
 8005bd6:	d501      	bpl.n	8005bdc <_vfiprintf_r+0x34>
 8005bd8:	692b      	ldr	r3, [r5, #16]
 8005bda:	b99b      	cbnz	r3, 8005c04 <_vfiprintf_r+0x5c>
 8005bdc:	4629      	mov	r1, r5
 8005bde:	4630      	mov	r0, r6
 8005be0:	f000 f93a 	bl	8005e58 <__swsetup_r>
 8005be4:	b170      	cbz	r0, 8005c04 <_vfiprintf_r+0x5c>
 8005be6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005be8:	07dc      	lsls	r4, r3, #31
 8005bea:	d504      	bpl.n	8005bf6 <_vfiprintf_r+0x4e>
 8005bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005bf0:	b01d      	add	sp, #116	; 0x74
 8005bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bf6:	89ab      	ldrh	r3, [r5, #12]
 8005bf8:	0598      	lsls	r0, r3, #22
 8005bfa:	d4f7      	bmi.n	8005bec <_vfiprintf_r+0x44>
 8005bfc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005bfe:	f7fe fa95 	bl	800412c <__retarget_lock_release_recursive>
 8005c02:	e7f3      	b.n	8005bec <_vfiprintf_r+0x44>
 8005c04:	2300      	movs	r3, #0
 8005c06:	9309      	str	r3, [sp, #36]	; 0x24
 8005c08:	2320      	movs	r3, #32
 8005c0a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005c0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005c12:	2330      	movs	r3, #48	; 0x30
 8005c14:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005dc8 <_vfiprintf_r+0x220>
 8005c18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005c1c:	f04f 0901 	mov.w	r9, #1
 8005c20:	4623      	mov	r3, r4
 8005c22:	469a      	mov	sl, r3
 8005c24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c28:	b10a      	cbz	r2, 8005c2e <_vfiprintf_r+0x86>
 8005c2a:	2a25      	cmp	r2, #37	; 0x25
 8005c2c:	d1f9      	bne.n	8005c22 <_vfiprintf_r+0x7a>
 8005c2e:	ebba 0b04 	subs.w	fp, sl, r4
 8005c32:	d00b      	beq.n	8005c4c <_vfiprintf_r+0xa4>
 8005c34:	465b      	mov	r3, fp
 8005c36:	4622      	mov	r2, r4
 8005c38:	4629      	mov	r1, r5
 8005c3a:	4630      	mov	r0, r6
 8005c3c:	f7ff ffa2 	bl	8005b84 <__sfputs_r>
 8005c40:	3001      	adds	r0, #1
 8005c42:	f000 80a9 	beq.w	8005d98 <_vfiprintf_r+0x1f0>
 8005c46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c48:	445a      	add	r2, fp
 8005c4a:	9209      	str	r2, [sp, #36]	; 0x24
 8005c4c:	f89a 3000 	ldrb.w	r3, [sl]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	f000 80a1 	beq.w	8005d98 <_vfiprintf_r+0x1f0>
 8005c56:	2300      	movs	r3, #0
 8005c58:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c60:	f10a 0a01 	add.w	sl, sl, #1
 8005c64:	9304      	str	r3, [sp, #16]
 8005c66:	9307      	str	r3, [sp, #28]
 8005c68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005c6c:	931a      	str	r3, [sp, #104]	; 0x68
 8005c6e:	4654      	mov	r4, sl
 8005c70:	2205      	movs	r2, #5
 8005c72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c76:	4854      	ldr	r0, [pc, #336]	; (8005dc8 <_vfiprintf_r+0x220>)
 8005c78:	f7fa faaa 	bl	80001d0 <memchr>
 8005c7c:	9a04      	ldr	r2, [sp, #16]
 8005c7e:	b9d8      	cbnz	r0, 8005cb8 <_vfiprintf_r+0x110>
 8005c80:	06d1      	lsls	r1, r2, #27
 8005c82:	bf44      	itt	mi
 8005c84:	2320      	movmi	r3, #32
 8005c86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c8a:	0713      	lsls	r3, r2, #28
 8005c8c:	bf44      	itt	mi
 8005c8e:	232b      	movmi	r3, #43	; 0x2b
 8005c90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c94:	f89a 3000 	ldrb.w	r3, [sl]
 8005c98:	2b2a      	cmp	r3, #42	; 0x2a
 8005c9a:	d015      	beq.n	8005cc8 <_vfiprintf_r+0x120>
 8005c9c:	9a07      	ldr	r2, [sp, #28]
 8005c9e:	4654      	mov	r4, sl
 8005ca0:	2000      	movs	r0, #0
 8005ca2:	f04f 0c0a 	mov.w	ip, #10
 8005ca6:	4621      	mov	r1, r4
 8005ca8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005cac:	3b30      	subs	r3, #48	; 0x30
 8005cae:	2b09      	cmp	r3, #9
 8005cb0:	d94d      	bls.n	8005d4e <_vfiprintf_r+0x1a6>
 8005cb2:	b1b0      	cbz	r0, 8005ce2 <_vfiprintf_r+0x13a>
 8005cb4:	9207      	str	r2, [sp, #28]
 8005cb6:	e014      	b.n	8005ce2 <_vfiprintf_r+0x13a>
 8005cb8:	eba0 0308 	sub.w	r3, r0, r8
 8005cbc:	fa09 f303 	lsl.w	r3, r9, r3
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	9304      	str	r3, [sp, #16]
 8005cc4:	46a2      	mov	sl, r4
 8005cc6:	e7d2      	b.n	8005c6e <_vfiprintf_r+0xc6>
 8005cc8:	9b03      	ldr	r3, [sp, #12]
 8005cca:	1d19      	adds	r1, r3, #4
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	9103      	str	r1, [sp, #12]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	bfbb      	ittet	lt
 8005cd4:	425b      	neglt	r3, r3
 8005cd6:	f042 0202 	orrlt.w	r2, r2, #2
 8005cda:	9307      	strge	r3, [sp, #28]
 8005cdc:	9307      	strlt	r3, [sp, #28]
 8005cde:	bfb8      	it	lt
 8005ce0:	9204      	strlt	r2, [sp, #16]
 8005ce2:	7823      	ldrb	r3, [r4, #0]
 8005ce4:	2b2e      	cmp	r3, #46	; 0x2e
 8005ce6:	d10c      	bne.n	8005d02 <_vfiprintf_r+0x15a>
 8005ce8:	7863      	ldrb	r3, [r4, #1]
 8005cea:	2b2a      	cmp	r3, #42	; 0x2a
 8005cec:	d134      	bne.n	8005d58 <_vfiprintf_r+0x1b0>
 8005cee:	9b03      	ldr	r3, [sp, #12]
 8005cf0:	1d1a      	adds	r2, r3, #4
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	9203      	str	r2, [sp, #12]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	bfb8      	it	lt
 8005cfa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005cfe:	3402      	adds	r4, #2
 8005d00:	9305      	str	r3, [sp, #20]
 8005d02:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005dd8 <_vfiprintf_r+0x230>
 8005d06:	7821      	ldrb	r1, [r4, #0]
 8005d08:	2203      	movs	r2, #3
 8005d0a:	4650      	mov	r0, sl
 8005d0c:	f7fa fa60 	bl	80001d0 <memchr>
 8005d10:	b138      	cbz	r0, 8005d22 <_vfiprintf_r+0x17a>
 8005d12:	9b04      	ldr	r3, [sp, #16]
 8005d14:	eba0 000a 	sub.w	r0, r0, sl
 8005d18:	2240      	movs	r2, #64	; 0x40
 8005d1a:	4082      	lsls	r2, r0
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	3401      	adds	r4, #1
 8005d20:	9304      	str	r3, [sp, #16]
 8005d22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d26:	4829      	ldr	r0, [pc, #164]	; (8005dcc <_vfiprintf_r+0x224>)
 8005d28:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005d2c:	2206      	movs	r2, #6
 8005d2e:	f7fa fa4f 	bl	80001d0 <memchr>
 8005d32:	2800      	cmp	r0, #0
 8005d34:	d03f      	beq.n	8005db6 <_vfiprintf_r+0x20e>
 8005d36:	4b26      	ldr	r3, [pc, #152]	; (8005dd0 <_vfiprintf_r+0x228>)
 8005d38:	bb1b      	cbnz	r3, 8005d82 <_vfiprintf_r+0x1da>
 8005d3a:	9b03      	ldr	r3, [sp, #12]
 8005d3c:	3307      	adds	r3, #7
 8005d3e:	f023 0307 	bic.w	r3, r3, #7
 8005d42:	3308      	adds	r3, #8
 8005d44:	9303      	str	r3, [sp, #12]
 8005d46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d48:	443b      	add	r3, r7
 8005d4a:	9309      	str	r3, [sp, #36]	; 0x24
 8005d4c:	e768      	b.n	8005c20 <_vfiprintf_r+0x78>
 8005d4e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005d52:	460c      	mov	r4, r1
 8005d54:	2001      	movs	r0, #1
 8005d56:	e7a6      	b.n	8005ca6 <_vfiprintf_r+0xfe>
 8005d58:	2300      	movs	r3, #0
 8005d5a:	3401      	adds	r4, #1
 8005d5c:	9305      	str	r3, [sp, #20]
 8005d5e:	4619      	mov	r1, r3
 8005d60:	f04f 0c0a 	mov.w	ip, #10
 8005d64:	4620      	mov	r0, r4
 8005d66:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d6a:	3a30      	subs	r2, #48	; 0x30
 8005d6c:	2a09      	cmp	r2, #9
 8005d6e:	d903      	bls.n	8005d78 <_vfiprintf_r+0x1d0>
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d0c6      	beq.n	8005d02 <_vfiprintf_r+0x15a>
 8005d74:	9105      	str	r1, [sp, #20]
 8005d76:	e7c4      	b.n	8005d02 <_vfiprintf_r+0x15a>
 8005d78:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d7c:	4604      	mov	r4, r0
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e7f0      	b.n	8005d64 <_vfiprintf_r+0x1bc>
 8005d82:	ab03      	add	r3, sp, #12
 8005d84:	9300      	str	r3, [sp, #0]
 8005d86:	462a      	mov	r2, r5
 8005d88:	4b12      	ldr	r3, [pc, #72]	; (8005dd4 <_vfiprintf_r+0x22c>)
 8005d8a:	a904      	add	r1, sp, #16
 8005d8c:	4630      	mov	r0, r6
 8005d8e:	f7fd fc53 	bl	8003638 <_printf_float>
 8005d92:	4607      	mov	r7, r0
 8005d94:	1c78      	adds	r0, r7, #1
 8005d96:	d1d6      	bne.n	8005d46 <_vfiprintf_r+0x19e>
 8005d98:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005d9a:	07d9      	lsls	r1, r3, #31
 8005d9c:	d405      	bmi.n	8005daa <_vfiprintf_r+0x202>
 8005d9e:	89ab      	ldrh	r3, [r5, #12]
 8005da0:	059a      	lsls	r2, r3, #22
 8005da2:	d402      	bmi.n	8005daa <_vfiprintf_r+0x202>
 8005da4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005da6:	f7fe f9c1 	bl	800412c <__retarget_lock_release_recursive>
 8005daa:	89ab      	ldrh	r3, [r5, #12]
 8005dac:	065b      	lsls	r3, r3, #25
 8005dae:	f53f af1d 	bmi.w	8005bec <_vfiprintf_r+0x44>
 8005db2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005db4:	e71c      	b.n	8005bf0 <_vfiprintf_r+0x48>
 8005db6:	ab03      	add	r3, sp, #12
 8005db8:	9300      	str	r3, [sp, #0]
 8005dba:	462a      	mov	r2, r5
 8005dbc:	4b05      	ldr	r3, [pc, #20]	; (8005dd4 <_vfiprintf_r+0x22c>)
 8005dbe:	a904      	add	r1, sp, #16
 8005dc0:	4630      	mov	r0, r6
 8005dc2:	f7fd fedd 	bl	8003b80 <_printf_i>
 8005dc6:	e7e4      	b.n	8005d92 <_vfiprintf_r+0x1ea>
 8005dc8:	080062fc 	.word	0x080062fc
 8005dcc:	08006306 	.word	0x08006306
 8005dd0:	08003639 	.word	0x08003639
 8005dd4:	08005b85 	.word	0x08005b85
 8005dd8:	08006302 	.word	0x08006302

08005ddc <__swbuf_r>:
 8005ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dde:	460e      	mov	r6, r1
 8005de0:	4614      	mov	r4, r2
 8005de2:	4605      	mov	r5, r0
 8005de4:	b118      	cbz	r0, 8005dee <__swbuf_r+0x12>
 8005de6:	6a03      	ldr	r3, [r0, #32]
 8005de8:	b90b      	cbnz	r3, 8005dee <__swbuf_r+0x12>
 8005dea:	f7fe f877 	bl	8003edc <__sinit>
 8005dee:	69a3      	ldr	r3, [r4, #24]
 8005df0:	60a3      	str	r3, [r4, #8]
 8005df2:	89a3      	ldrh	r3, [r4, #12]
 8005df4:	071a      	lsls	r2, r3, #28
 8005df6:	d525      	bpl.n	8005e44 <__swbuf_r+0x68>
 8005df8:	6923      	ldr	r3, [r4, #16]
 8005dfa:	b31b      	cbz	r3, 8005e44 <__swbuf_r+0x68>
 8005dfc:	6823      	ldr	r3, [r4, #0]
 8005dfe:	6922      	ldr	r2, [r4, #16]
 8005e00:	1a98      	subs	r0, r3, r2
 8005e02:	6963      	ldr	r3, [r4, #20]
 8005e04:	b2f6      	uxtb	r6, r6
 8005e06:	4283      	cmp	r3, r0
 8005e08:	4637      	mov	r7, r6
 8005e0a:	dc04      	bgt.n	8005e16 <__swbuf_r+0x3a>
 8005e0c:	4621      	mov	r1, r4
 8005e0e:	4628      	mov	r0, r5
 8005e10:	f7ff fdae 	bl	8005970 <_fflush_r>
 8005e14:	b9e0      	cbnz	r0, 8005e50 <__swbuf_r+0x74>
 8005e16:	68a3      	ldr	r3, [r4, #8]
 8005e18:	3b01      	subs	r3, #1
 8005e1a:	60a3      	str	r3, [r4, #8]
 8005e1c:	6823      	ldr	r3, [r4, #0]
 8005e1e:	1c5a      	adds	r2, r3, #1
 8005e20:	6022      	str	r2, [r4, #0]
 8005e22:	701e      	strb	r6, [r3, #0]
 8005e24:	6962      	ldr	r2, [r4, #20]
 8005e26:	1c43      	adds	r3, r0, #1
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d004      	beq.n	8005e36 <__swbuf_r+0x5a>
 8005e2c:	89a3      	ldrh	r3, [r4, #12]
 8005e2e:	07db      	lsls	r3, r3, #31
 8005e30:	d506      	bpl.n	8005e40 <__swbuf_r+0x64>
 8005e32:	2e0a      	cmp	r6, #10
 8005e34:	d104      	bne.n	8005e40 <__swbuf_r+0x64>
 8005e36:	4621      	mov	r1, r4
 8005e38:	4628      	mov	r0, r5
 8005e3a:	f7ff fd99 	bl	8005970 <_fflush_r>
 8005e3e:	b938      	cbnz	r0, 8005e50 <__swbuf_r+0x74>
 8005e40:	4638      	mov	r0, r7
 8005e42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e44:	4621      	mov	r1, r4
 8005e46:	4628      	mov	r0, r5
 8005e48:	f000 f806 	bl	8005e58 <__swsetup_r>
 8005e4c:	2800      	cmp	r0, #0
 8005e4e:	d0d5      	beq.n	8005dfc <__swbuf_r+0x20>
 8005e50:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005e54:	e7f4      	b.n	8005e40 <__swbuf_r+0x64>
	...

08005e58 <__swsetup_r>:
 8005e58:	b538      	push	{r3, r4, r5, lr}
 8005e5a:	4b2a      	ldr	r3, [pc, #168]	; (8005f04 <__swsetup_r+0xac>)
 8005e5c:	4605      	mov	r5, r0
 8005e5e:	6818      	ldr	r0, [r3, #0]
 8005e60:	460c      	mov	r4, r1
 8005e62:	b118      	cbz	r0, 8005e6c <__swsetup_r+0x14>
 8005e64:	6a03      	ldr	r3, [r0, #32]
 8005e66:	b90b      	cbnz	r3, 8005e6c <__swsetup_r+0x14>
 8005e68:	f7fe f838 	bl	8003edc <__sinit>
 8005e6c:	89a3      	ldrh	r3, [r4, #12]
 8005e6e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005e72:	0718      	lsls	r0, r3, #28
 8005e74:	d422      	bmi.n	8005ebc <__swsetup_r+0x64>
 8005e76:	06d9      	lsls	r1, r3, #27
 8005e78:	d407      	bmi.n	8005e8a <__swsetup_r+0x32>
 8005e7a:	2309      	movs	r3, #9
 8005e7c:	602b      	str	r3, [r5, #0]
 8005e7e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005e82:	81a3      	strh	r3, [r4, #12]
 8005e84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e88:	e034      	b.n	8005ef4 <__swsetup_r+0x9c>
 8005e8a:	0758      	lsls	r0, r3, #29
 8005e8c:	d512      	bpl.n	8005eb4 <__swsetup_r+0x5c>
 8005e8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005e90:	b141      	cbz	r1, 8005ea4 <__swsetup_r+0x4c>
 8005e92:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005e96:	4299      	cmp	r1, r3
 8005e98:	d002      	beq.n	8005ea0 <__swsetup_r+0x48>
 8005e9a:	4628      	mov	r0, r5
 8005e9c:	f7fe ffc2 	bl	8004e24 <_free_r>
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	6363      	str	r3, [r4, #52]	; 0x34
 8005ea4:	89a3      	ldrh	r3, [r4, #12]
 8005ea6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005eaa:	81a3      	strh	r3, [r4, #12]
 8005eac:	2300      	movs	r3, #0
 8005eae:	6063      	str	r3, [r4, #4]
 8005eb0:	6923      	ldr	r3, [r4, #16]
 8005eb2:	6023      	str	r3, [r4, #0]
 8005eb4:	89a3      	ldrh	r3, [r4, #12]
 8005eb6:	f043 0308 	orr.w	r3, r3, #8
 8005eba:	81a3      	strh	r3, [r4, #12]
 8005ebc:	6923      	ldr	r3, [r4, #16]
 8005ebe:	b94b      	cbnz	r3, 8005ed4 <__swsetup_r+0x7c>
 8005ec0:	89a3      	ldrh	r3, [r4, #12]
 8005ec2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005ec6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005eca:	d003      	beq.n	8005ed4 <__swsetup_r+0x7c>
 8005ecc:	4621      	mov	r1, r4
 8005ece:	4628      	mov	r0, r5
 8005ed0:	f000 f884 	bl	8005fdc <__smakebuf_r>
 8005ed4:	89a0      	ldrh	r0, [r4, #12]
 8005ed6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005eda:	f010 0301 	ands.w	r3, r0, #1
 8005ede:	d00a      	beq.n	8005ef6 <__swsetup_r+0x9e>
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	60a3      	str	r3, [r4, #8]
 8005ee4:	6963      	ldr	r3, [r4, #20]
 8005ee6:	425b      	negs	r3, r3
 8005ee8:	61a3      	str	r3, [r4, #24]
 8005eea:	6923      	ldr	r3, [r4, #16]
 8005eec:	b943      	cbnz	r3, 8005f00 <__swsetup_r+0xa8>
 8005eee:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005ef2:	d1c4      	bne.n	8005e7e <__swsetup_r+0x26>
 8005ef4:	bd38      	pop	{r3, r4, r5, pc}
 8005ef6:	0781      	lsls	r1, r0, #30
 8005ef8:	bf58      	it	pl
 8005efa:	6963      	ldrpl	r3, [r4, #20]
 8005efc:	60a3      	str	r3, [r4, #8]
 8005efe:	e7f4      	b.n	8005eea <__swsetup_r+0x92>
 8005f00:	2000      	movs	r0, #0
 8005f02:	e7f7      	b.n	8005ef4 <__swsetup_r+0x9c>
 8005f04:	20000068 	.word	0x20000068

08005f08 <_raise_r>:
 8005f08:	291f      	cmp	r1, #31
 8005f0a:	b538      	push	{r3, r4, r5, lr}
 8005f0c:	4604      	mov	r4, r0
 8005f0e:	460d      	mov	r5, r1
 8005f10:	d904      	bls.n	8005f1c <_raise_r+0x14>
 8005f12:	2316      	movs	r3, #22
 8005f14:	6003      	str	r3, [r0, #0]
 8005f16:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f1a:	bd38      	pop	{r3, r4, r5, pc}
 8005f1c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005f1e:	b112      	cbz	r2, 8005f26 <_raise_r+0x1e>
 8005f20:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005f24:	b94b      	cbnz	r3, 8005f3a <_raise_r+0x32>
 8005f26:	4620      	mov	r0, r4
 8005f28:	f000 f830 	bl	8005f8c <_getpid_r>
 8005f2c:	462a      	mov	r2, r5
 8005f2e:	4601      	mov	r1, r0
 8005f30:	4620      	mov	r0, r4
 8005f32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f36:	f000 b817 	b.w	8005f68 <_kill_r>
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d00a      	beq.n	8005f54 <_raise_r+0x4c>
 8005f3e:	1c59      	adds	r1, r3, #1
 8005f40:	d103      	bne.n	8005f4a <_raise_r+0x42>
 8005f42:	2316      	movs	r3, #22
 8005f44:	6003      	str	r3, [r0, #0]
 8005f46:	2001      	movs	r0, #1
 8005f48:	e7e7      	b.n	8005f1a <_raise_r+0x12>
 8005f4a:	2400      	movs	r4, #0
 8005f4c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005f50:	4628      	mov	r0, r5
 8005f52:	4798      	blx	r3
 8005f54:	2000      	movs	r0, #0
 8005f56:	e7e0      	b.n	8005f1a <_raise_r+0x12>

08005f58 <raise>:
 8005f58:	4b02      	ldr	r3, [pc, #8]	; (8005f64 <raise+0xc>)
 8005f5a:	4601      	mov	r1, r0
 8005f5c:	6818      	ldr	r0, [r3, #0]
 8005f5e:	f7ff bfd3 	b.w	8005f08 <_raise_r>
 8005f62:	bf00      	nop
 8005f64:	20000068 	.word	0x20000068

08005f68 <_kill_r>:
 8005f68:	b538      	push	{r3, r4, r5, lr}
 8005f6a:	4d07      	ldr	r5, [pc, #28]	; (8005f88 <_kill_r+0x20>)
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	4604      	mov	r4, r0
 8005f70:	4608      	mov	r0, r1
 8005f72:	4611      	mov	r1, r2
 8005f74:	602b      	str	r3, [r5, #0]
 8005f76:	f7fb fdd3 	bl	8001b20 <_kill>
 8005f7a:	1c43      	adds	r3, r0, #1
 8005f7c:	d102      	bne.n	8005f84 <_kill_r+0x1c>
 8005f7e:	682b      	ldr	r3, [r5, #0]
 8005f80:	b103      	cbz	r3, 8005f84 <_kill_r+0x1c>
 8005f82:	6023      	str	r3, [r4, #0]
 8005f84:	bd38      	pop	{r3, r4, r5, pc}
 8005f86:	bf00      	nop
 8005f88:	200003cc 	.word	0x200003cc

08005f8c <_getpid_r>:
 8005f8c:	f7fb bdc0 	b.w	8001b10 <_getpid>

08005f90 <__swhatbuf_r>:
 8005f90:	b570      	push	{r4, r5, r6, lr}
 8005f92:	460c      	mov	r4, r1
 8005f94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f98:	2900      	cmp	r1, #0
 8005f9a:	b096      	sub	sp, #88	; 0x58
 8005f9c:	4615      	mov	r5, r2
 8005f9e:	461e      	mov	r6, r3
 8005fa0:	da0d      	bge.n	8005fbe <__swhatbuf_r+0x2e>
 8005fa2:	89a3      	ldrh	r3, [r4, #12]
 8005fa4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005fa8:	f04f 0100 	mov.w	r1, #0
 8005fac:	bf0c      	ite	eq
 8005fae:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005fb2:	2340      	movne	r3, #64	; 0x40
 8005fb4:	2000      	movs	r0, #0
 8005fb6:	6031      	str	r1, [r6, #0]
 8005fb8:	602b      	str	r3, [r5, #0]
 8005fba:	b016      	add	sp, #88	; 0x58
 8005fbc:	bd70      	pop	{r4, r5, r6, pc}
 8005fbe:	466a      	mov	r2, sp
 8005fc0:	f000 f848 	bl	8006054 <_fstat_r>
 8005fc4:	2800      	cmp	r0, #0
 8005fc6:	dbec      	blt.n	8005fa2 <__swhatbuf_r+0x12>
 8005fc8:	9901      	ldr	r1, [sp, #4]
 8005fca:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005fce:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005fd2:	4259      	negs	r1, r3
 8005fd4:	4159      	adcs	r1, r3
 8005fd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005fda:	e7eb      	b.n	8005fb4 <__swhatbuf_r+0x24>

08005fdc <__smakebuf_r>:
 8005fdc:	898b      	ldrh	r3, [r1, #12]
 8005fde:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005fe0:	079d      	lsls	r5, r3, #30
 8005fe2:	4606      	mov	r6, r0
 8005fe4:	460c      	mov	r4, r1
 8005fe6:	d507      	bpl.n	8005ff8 <__smakebuf_r+0x1c>
 8005fe8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005fec:	6023      	str	r3, [r4, #0]
 8005fee:	6123      	str	r3, [r4, #16]
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	6163      	str	r3, [r4, #20]
 8005ff4:	b002      	add	sp, #8
 8005ff6:	bd70      	pop	{r4, r5, r6, pc}
 8005ff8:	ab01      	add	r3, sp, #4
 8005ffa:	466a      	mov	r2, sp
 8005ffc:	f7ff ffc8 	bl	8005f90 <__swhatbuf_r>
 8006000:	9900      	ldr	r1, [sp, #0]
 8006002:	4605      	mov	r5, r0
 8006004:	4630      	mov	r0, r6
 8006006:	f7fd f9eb 	bl	80033e0 <_malloc_r>
 800600a:	b948      	cbnz	r0, 8006020 <__smakebuf_r+0x44>
 800600c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006010:	059a      	lsls	r2, r3, #22
 8006012:	d4ef      	bmi.n	8005ff4 <__smakebuf_r+0x18>
 8006014:	f023 0303 	bic.w	r3, r3, #3
 8006018:	f043 0302 	orr.w	r3, r3, #2
 800601c:	81a3      	strh	r3, [r4, #12]
 800601e:	e7e3      	b.n	8005fe8 <__smakebuf_r+0xc>
 8006020:	89a3      	ldrh	r3, [r4, #12]
 8006022:	6020      	str	r0, [r4, #0]
 8006024:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006028:	81a3      	strh	r3, [r4, #12]
 800602a:	9b00      	ldr	r3, [sp, #0]
 800602c:	6163      	str	r3, [r4, #20]
 800602e:	9b01      	ldr	r3, [sp, #4]
 8006030:	6120      	str	r0, [r4, #16]
 8006032:	b15b      	cbz	r3, 800604c <__smakebuf_r+0x70>
 8006034:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006038:	4630      	mov	r0, r6
 800603a:	f000 f81d 	bl	8006078 <_isatty_r>
 800603e:	b128      	cbz	r0, 800604c <__smakebuf_r+0x70>
 8006040:	89a3      	ldrh	r3, [r4, #12]
 8006042:	f023 0303 	bic.w	r3, r3, #3
 8006046:	f043 0301 	orr.w	r3, r3, #1
 800604a:	81a3      	strh	r3, [r4, #12]
 800604c:	89a3      	ldrh	r3, [r4, #12]
 800604e:	431d      	orrs	r5, r3
 8006050:	81a5      	strh	r5, [r4, #12]
 8006052:	e7cf      	b.n	8005ff4 <__smakebuf_r+0x18>

08006054 <_fstat_r>:
 8006054:	b538      	push	{r3, r4, r5, lr}
 8006056:	4d07      	ldr	r5, [pc, #28]	; (8006074 <_fstat_r+0x20>)
 8006058:	2300      	movs	r3, #0
 800605a:	4604      	mov	r4, r0
 800605c:	4608      	mov	r0, r1
 800605e:	4611      	mov	r1, r2
 8006060:	602b      	str	r3, [r5, #0]
 8006062:	f7fb fdbc 	bl	8001bde <_fstat>
 8006066:	1c43      	adds	r3, r0, #1
 8006068:	d102      	bne.n	8006070 <_fstat_r+0x1c>
 800606a:	682b      	ldr	r3, [r5, #0]
 800606c:	b103      	cbz	r3, 8006070 <_fstat_r+0x1c>
 800606e:	6023      	str	r3, [r4, #0]
 8006070:	bd38      	pop	{r3, r4, r5, pc}
 8006072:	bf00      	nop
 8006074:	200003cc 	.word	0x200003cc

08006078 <_isatty_r>:
 8006078:	b538      	push	{r3, r4, r5, lr}
 800607a:	4d06      	ldr	r5, [pc, #24]	; (8006094 <_isatty_r+0x1c>)
 800607c:	2300      	movs	r3, #0
 800607e:	4604      	mov	r4, r0
 8006080:	4608      	mov	r0, r1
 8006082:	602b      	str	r3, [r5, #0]
 8006084:	f7fb fdbb 	bl	8001bfe <_isatty>
 8006088:	1c43      	adds	r3, r0, #1
 800608a:	d102      	bne.n	8006092 <_isatty_r+0x1a>
 800608c:	682b      	ldr	r3, [r5, #0]
 800608e:	b103      	cbz	r3, 8006092 <_isatty_r+0x1a>
 8006090:	6023      	str	r3, [r4, #0]
 8006092:	bd38      	pop	{r3, r4, r5, pc}
 8006094:	200003cc 	.word	0x200003cc

08006098 <_init>:
 8006098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800609a:	bf00      	nop
 800609c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800609e:	bc08      	pop	{r3}
 80060a0:	469e      	mov	lr, r3
 80060a2:	4770      	bx	lr

080060a4 <_fini>:
 80060a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060a6:	bf00      	nop
 80060a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060aa:	bc08      	pop	{r3}
 80060ac:	469e      	mov	lr, r3
 80060ae:	4770      	bx	lr
