In GAA SONOS-type NVM, nanowires are surrounded by 
gate can enhance the tunneling oxide electric filed, 
and resulting in fast P/E speed. However, this high 
tunneling oxide electric file filed would also 
degrade the reliability in endurance and retention. 
Therefore, the first achievement of this project is 
using the Si-NCs to overcome this problem. The Si-NC, 
from its nano-scale, had deep energy level and more 
electron trapping sites. These properties help 
electrons storage, and highly improve endurance and 
retention. The second achievement, the Si-NCs are 
surrounded on the nanowire (NW) channel, which help 
the GAA-NVM obtaining higher gate injection 
efficiency than the planar device during the channel 
hot electron injection (CHEI), resulting in high 
memory window. In addition, we proved that the 
electrons storage in Si-NCs had more localized 
property than conventional SONOS NVM, which can show 
clear distinguishability in two-bit operation. This 
research results and patens can be applied on 3D-
stacked high density Flash memory and SOP of AMLCD. 
Thus, this project had both highly academic and 
practical values. 
 
英文關鍵詞： Si nanocrystals (Si NCs), poly-Si, nanowire (NW), 
Gate all around (GAA)， Nonvolatile Memory(NVM), 3D, 
Flash memory, system on panel (SOP) 
 
 2
 
具矽奈米點之環繞式閘極與高介電係數金屬閘極結構的非揮發性記憶體 
Study of emerging a-IGZO thin-film transistors and nonvolatile memory 
計畫編號：NSC 99-2221-E-007 -108 
執行期間：100 年 8 月 1 日 至 101 年 7 月 31 日 
主持人：吳永俊 清華大學工科系副教授 
 
本一年期計畫，已經成功地整合矽奈米點 (Si nanocrystal)與環繞式閘極結構(Gate all around: 
GAA) ，製作出具高操作速度以及高密度的非揮發性記憶體研究，並研究出其可靠度(reliability)物理與
二位元操作(two-bit operation)的機制。可以應用於高密度快閃記憶體(Flash memory)，3D 堆疊結構(3D 
stackable)的記憶體，與液晶顯示器之系統面版(system on panel)的嵌入式記憶體(embedded memory)。 
實驗成果顯現，GAA 結構方面由於採用閘極為環繞式，使之具有較大的穿隧氧化層電場，亦可以
增加記憶體的寫入與抹除速度。但同時，此現象亦會使穿隧氧化層劣化，使元件容忍度(endurance)與
持久度(retention)變差。我們成功地結合矽奈米點，來作為電荷儲存單元，矽奈米點為分立(discrete)儲
存電荷，可抑制漏電流。此外矽奈米點具有較深的能階，並可儲存較多的電子，實驗成果顯現可大幅
度提升可靠度。二位元操作研究實驗成果方面，由於奈米點環繞於元件通道周圍，採用環繞式閘極與
矽奈米點於二位元操作的創新之處，在於通道熱載子注入操作上(channel hot electron injection)，電子可
由各個方向注入奈米點，因此有較平面式閘極元件有較大的閘極注入效率，證明可以增加記憶窗口
(memory window)。矽奈米點電荷儲存的分佈，會較氮化矽更具區域性(localized)，因此在二位元操作上，
我們證明出矽奈米點元件比氮化矽元件，具有較佳的二位元分辨率(distinguishability)。 
本計畫成功地製作矽奈米點，再結合 GAA 結構快速的寫入抹除速度特性，實現二位元的操作並提
高其二位元辨別率，成果將可幫助實現3D堆疊結構(3D stackable)的高密度快閃記憶體(Flash memory)，
與下個世代高畫質的主動式平面顯示器與其系統面板，故極具學術與產業應用價值。 
關鍵詞: 矽奈米點(Si nanocrystal)，環繞式閘極結構(Gate all around: GAA)，非揮發性記憶體(Nonvolatile 
Memory: NVM)，可靠度(Reliability)，二位元(Two-bit)，三維度(3D)，系統面版(system on panel) 
 
英文摘要 
In this one year project, we successfully integrated the poly-Si nanowire (NW), gate all around (GAA) 
structure and Si nanocrystals (Si-NCs) to fabricate high speed and high reliability Nonvolatile Memory 
(NVM) with two-bit operation. We successfully demonstrated its reliability physics and two-bit operation 
mechanism.  
In GAA SONOS-type NVM, nanowires are surrounded by gate can enhance the tunneling oxide electric 
filed, and resulting in fast P/E speed. However, this high tunneling oxide electric file filed would also 
degrade the reliability in endurance and retention. Therefore, the first achievement of this project is using the 
Si-NCs to overcome this problem. The Si-NC, from its nano-scale, had deep energy level and more electron 
trapping sites. These properties help electrons storage, and highly improve endurance and retention. The 
second achievement, the Si-NCs are surrounded on the nanowire (NW) channel, which help the GAA-NVM 
obtaining higher gate injection efficiency than the planar device during the channel hot electron injection 
(CHEI), resulting in high memory window. In addition, we proved that the electrons storage in Si-NCs had 
more localized property than conventional SONOS NVM, which can show clear distinguishability in two-bit 
operation. This research results and patens can be applied on 3D-stacked high density Flash memory and 
SOP of AMLCD. Thus, this project had both highly academic and practical values. 
 4
LPCVD for filling the space under the suspended NWs. After the gate was patterned, the source/drain were 
formed by phosphorus implantation and activated at 1050 oC for 1 s in nitride ambient. A 200 nm-thick TEOS 
oxide passivation layer was deposited. Finally, the 300 nm-thick Al-Si-Cu metallization was performed, and 
sintered in hydrogen ambient at 400 oC for 30 minutes to obtain good contact. 
Results and Discussion 
Figure 1a schematically depicts the proposed GAA NWs structure, and Fig. 1b shows the tilted-view scanning 
electron microscope (SEM) image of suspended NWs with SiO2/ Si3N4/ Si-NCs/ Si3N4/ SiO2 layers. The 
multi-NWs can obtain a high driving current and the length of the NWs is 2 μm between the source/drain 
(S/D). The NWs slightly distort upwards, due to the accumulation of thermal stress in the suspended NWs 
before the surrounding-gate formation.19) Figure 1c shows a transmission electron microscopic (TEM) 
photograph along AA’ direction, and fig. 1d presents the enlarged image of fig. 1c. It clearly shows that the 
four corners of the NWs are surrounded by the control gate. The dimension of each NW is 25 nm in height 
and 60 nm in width; therefore, the effective channel width of one NW is 170 nm. The inset of 1d shows the 
plane-view of Si-NCs, which are deposited and annealed on the control wafer. During high-temperature 
thermal annealing, the ultrathin α-Si film (2 nm) self-assembles to form the Si-NCs of around 5–7 nm in 
diameter with a disk-like shape,16,17) in which the density of Si-NCs is around 1012 cm−2. It is important to 
note that when the size of the Si-NCs shrinks to the 4.5 nm, the quantum confinement and Coulomb block 
effect become significant, which usually cause the detrimental effect of NVM performance on data retention 
and program/erase (P/E) speed.19,20) 
 
Figure. 1. (a) Illustration of the Si-NCs GAA NWs NVM. (b) SEM image of the suspending NWs channel. (c) TEM image of 
Si-NCs GAA NWs NVM structure along AA’ direction. (d) Magnification TEM image of fig. 1c. The effective channel width is (25 
nm + 60 nm) × 2 = 170 nm. An inset image shows the plane view of the Si-NCs image. Each NCs are 5–7 nm. 
 
 Fig. 2a presents the cross-section view plot of the poly-Si GAA TFT NVM cell structure with Si-NCs 
and its 2-bit (bit-S and bit-D) effect operating illustration. For sensing the programmed drain side of the cell 
and identify the memory state, the forward and reverse operation is performed as shown in fig. 2b. 
 
Gate
S D
(a)
(b)
S D
A
A’ Bit-D
Bit-S
25 nm
60 nm
NW
Gate
(d)
Si-NC
(c)
BOX
NW
BB’
 6
with the CHEI. The device can obviously not be programmed by F-N tunneling at Vg = 9 V, yet can be 
programmed by CHEI at Vg = 9 V and Vd = 13 V. This observation indicates that the CHEI condition should 
dominate the gate current to ensure the 2-bit operation. A -18 V of gate voltage, same voltage difference 
between the gate and drain side, can not erase in our GAA NCs NVM; however, at Vg = -11 V and Vd = 7 V, 
the purposed device can be erased based on BTBT-HHI. Under such an erase condition, the gate current is 
dominated by BTBT-HHI. BTBT-HHI mechanism is performed for the erasing operation. As the drain voltage 
is relatively high, with a gate and grounded source, the large electric field and a large band bending exceeding 
the Si energy band gap at the drain-oxide interface near the n+ drain junction side leads to BTBT. Some of the 
holes generated by BTBT are injected into tunneling oxide directly by the electric field towards the trapping 
layer; others are drawn by the lateral electric field towards the source side, and the accelerated holes can gain 
sufficient energy, progressing hot-hole injection, to overcome the valence-band offset at the silicon-oxide 
interface.21) 
 
Figure 4. CHEI/BTBT-HHI and F-N tunneling program and erase characteristics of bit-D for Si-NCs GAA NVM. The device gate 
length is 0.5 μm. 
 
 Table I depicts the bias conditions of poly-Si TFTs GAA Si-NCs NVM with CHEI programming (Vg = 9 
V, Vd = 13 V, tp = 0.7 ms), BTBT-HHI erasing (Vg = -11 V, Vd = 7 V, te = 1 ms), and reading status. The 
unique feature of 2-bit per cell operation is based on self-assembly Si-NCs localized charge storage. Based on 
these CHEI and BTBT-HHI conditions, fig. 5 plots the Id-Vg performance of a 2-bit operation for the GAA 
NCs NVM with four states－(0, 0), (0, 1), (1, 1), and (1, 0). For instance, the symbol “(1, 0)” represents bit-S 
in the programming state and bit-D in the erasing state. The term “D-read”, for example, refers to a situation 
in which reading voltage is applied at the drain side. The reading voltage is 3 V, and the memory window is 
approximately 1 V. In addition to the requirement that it must be adequately large to extend the junction 
depletion region in order to screen out the localized trapped charges, the reading voltage should not influence 
the channel potential created by the other bit. The off current rises when a read voltage is performed at the bit 
side full of electrons, because of the gate induced drain leakage current (GIDL) effect. 
Time (s)
10-6 10-5 10-4 10-3 10-2 10-1 100
Δ V
th
 (V
)
-4
-3
-2
-1
0
1
2
3
4
CHE: Vg=9V, Vd=13V
F-N: Vg=9V
F-N: Vg=-18V
BTBT-HH: Vg=-11V, Vd=7V
L=0.5μm
Bit-D
 8
 
Figure 6. 2-bit operation program/erase speed by CHE injection and BTBT-HH injection. The reading voltage is 3 V and device 
gate length is 0.5 μm. 
 
Figure 7 displays the endurance characteristics of the bit-D by CHEI and BTBT-HHI P/E cycles. Although 
the Vth value of the S-read shifts slightly upwards, the memory window does not undergo closure after 104 P/E 
cycles. This finding can be explained as follows. First, the interface between Si-NCs and nitride contains 
numerous trapping sites, which can store the tunneling charges.22-24) Second, the NCs device has a higher hole 
tunneling current than in the SONOS device because the tunneling depth of Si-NCs therein is lower. Hence, 
most of the electrons are trapped in the NCs or its interface, and the tunneling holes can efficiently recombine 
with stored electrons. 
 
Figure 7. Endurance characteristics of the bit-D. 
 
Figure 8 shows the bit-D retention at 85 oC. The memory window is maintained for up to ten years. The 
inset shows the schematic oval-like shape of Si-NC surrounded by Si3N4 layer. The electric field in the radius 
component (Er) can be given as25) 
23
3
0 4
cos)](21[
r
Q
r
aEE ii
NCSi
NCSi
r πεθεε
εε ∑++
−+=
−
− , (1) 
where NCSi−ε and ε are dielectric constant of Si-NCs and Si3N4. Base on equation (1), Si-NCs is covered 
with high dielectric constant material, indicating the Er declines. This phenomenon suppresses the stored 
charge migration laterally. In addition, the stored charge wound not leak vertically, owing to the deep quantum 
Time (s)
10-6 10-5 10-4 10-3
Δ V
th
 (V
)
-1.8
-1.6
-1.4
-1.2
-1.0
-0.8
-0.6
-0.4
-0.2
0.0
D-read
R-read
Time (s)
10-6 10-5 10-4 10-3
Δ V
th
 (V
)
-0.2
0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
D-read
S-read
CHE injection
Vg=9V
Vd=13V
BTBT-HH injection
Vg=-11V
Vd=7V
(a) (b)
Δ V
th
 (V
)
Δ V
th
 (V
)
P/E cycles
100 101 102 103 104
Δ V
th
 (V
)
-0.5
0.0
0.5
1.0
1.5
2.0
2.5 P: D-read
P: S-read
E: D-read
E: S-read
P: Vg=9V, Vd=13V, tp=0.7ms
E: Vg=-11V, Vd=7V, te=1ms
1.2 V
 1
 
國科會補助專題研究計畫出席國際學術會議心得報告 
                                 日期： 100 年 10 月 05 日 
一、參加會議經過 
2012-09-27 旅程 
2012-09-28 參與日本名古屋際固態元件與先進材料技術研討會 
2012-09-29 參與日本名古屋際固態元件與先進材料技術研討會 
2012-09-30 參與日本名古屋際固態元件與先進材料技術研討會 
2012-10-01 旅程 
 
二、與會心得 
本固態元件與先進材料技術研討會共有近六百餘篇的文獻發表，是固態電子領域很重要的會議之一，
其會議主題包含： 
1. Advanced  LSI Processing  &  Materials  Science 、  
2. Advanced  Interconnect  /  Interconnect  Materials  and Characterization、 
3. CMOS  Devices  /  Device  Physics、 
4. Advanced  Memory  Technology、 
5. Advanced  Circuits  and  Systems、 
6. Compound  Semiconductor  Electron  Devices  and  Related  
計畫編號 NSC 100-2221-E-007 -030 -  
計畫名稱 矽奈米點於環繞式閘極非揮發性記憶體的可靠度與二位元操作研究 
出國人員
姓名 吳永俊 
服務機構
及職稱 
清華大學工程與系統科學系 副教授 
會議時間 100 年 11 月 28 日至100 年 11 月 30 日 會議地點 日本名古屋 
會議名稱 
(中文) 2011 國際固態元件與材料研討會(2012 SSDM) 
(英文) 2012 International Conference on Solid State Devices and Materials 
發表題目 
(中文) Optimization of a-Si/c-Si heterojunction solar cells by BF2 ion 
implantation 
(英文) 
附件五 
 3
b.低成本透明導電玻璃(TCO)的開發。TCO 成本佔薄膜電池約三成左右，因此開發低成本的 TCO 是非
常務實的方向。 
c. 量子點的太陽電池。藉由製作不同尺寸的量子點可額外吸收不同的波長，也是非常創新的方法。 
三、發表論文全文或摘要 
  This work demonstrates the amorphous Si (a-Si) /crystalline Si (c-Si) heterojunction solar cells by 
using ion implantation. First, we use B and BF2 ion implantation with 70-tilt angle to form emitter layer. 
Furthermore, we compare 70-tilt angle and 600-tilt angle BF2 ion implantation to form emitter layers. 
From the results, the fluorine of BF2 can passivate a-Si emitter layer, and high 600-tilt angle ion 
implantation can form shallower junction of solar cell. The emitter layer formed by BF2 600-tilt angle ion 
implantation a-Si/c-Si heterojunction solar cell achieves the highest Jsc of 36.85 mA/cm2 and the 
conversion efficiency of 14.41%. 
四、建議 
建議國內相關單位也可舉辦相似的固態電子國際會議。 
五、攜回資料名稱及內容 
1.  2011 SSDM  會議日程表及簡介手冊。 
2.  含所有與會論文之全文檔之光碟和隨身碟。 
100年度專題研究計畫研究成果彙整表 
計畫主持人：吳永俊 計畫編號：100-2221-E-007-030- 
計畫名稱：矽奈米點於環繞式閘極非揮發性記憶體的可靠度與二位元操作研究 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 1 1 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 5 3 100% 
本計畫成功地製
作矽奈米點，再結
合GAA結構快速的
寫入抹除速度特
性，實現二位元的
操作並提高其二
位元辨別率，成果
將可幫助實現 3D
堆 疊 結 構 (3D 
stackable) 的 高
密度快閃記憶體
(Flash memory)，
與下個世代高畫
質的主動式平面
顯示器與其系統
面板，故極具學術
與產業應用價值。
研究報告/技術報告 0 0 100%  
研討會論文 1 1 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
國外 
技術移轉 件數 0 0 100% 件  
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
■達成目標 
□未達成目標（請說明，以 100字為限） 
□實驗失敗 
□因故實驗中斷 
□其他原因 
說明： 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：■已發表 □未發表之文稿 □撰寫中 □無 
專利：□已獲得 ■申請中 □無 
技轉：□已技轉 □洽談中 ■無 
其他：（以 100字為限） 
已期刊 SCI論文發表數(5%≦Rank≦15%) 共 5 篇 
1 App. Phys. Lett, 2011 
2 IEEE Electron Device Lett.2011 
3 IEEE Electron Device Lett.2012. 
4 Appl. Phys. Lett.2012. 
5 IEEE Electron Device Lett 2012. 
 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500字為限） 
為了開發下一個世代，將整合矽奈米點 (Si nanocrystal)與環繞式閘極結構(Gate all 
around: GAA) ，我們成功地製作具高操作速度以及高密度的非揮發性記憶體研究，並研
究其可靠度(reliability)物理與二位元操作(two-bit operation)的機制。計畫成果可以
應用於高密度快閃記憶體(Flash memory)，3D 堆疊結構(3D stackable)的記憶體，與液晶
顯示器之系統面版(system on panel)的嵌入式記憶體(embedded memory)。此具體研究的
目標對於學術研究發展，具有深遠的學術價值。可將此計畫衍生的技術應用於相關專利移
轉到半導體與平面顯示器產業上，將可加強其國際競爭力，有助於國家未來的經濟發展。
GAA 結構的快閃記憶體，近年廣受矚目，有成為下一世代有非揮發性記憶體的潛力。GAA
結構方面由於採用環繞式閘極結構，使之具有較大的穿隧氧化層電場，亦可以增加記憶體
的寫入與抹除速度。但同時，此現象亦會使穿隧氧化層劣化，使元件容忍度(endurance)
與持久度(retention)受到嚴厲的挑戰。因此本計畫第一成果為，將結合矽奈米點，來作
為電荷儲存單元。首先，矽奈米點為分立(discrete)儲存電荷，可抑制漏電流。此外矽奈
米點具有較深的能階，並可儲存較多的電子，將可大幅度提升可靠度。第二成果於二位元
