
---------- Begin Simulation Statistics ----------
simSeconds                                   0.320204                       # Number of seconds simulated (Second)
simTicks                                 320203565000                       # Number of ticks simulated (Tick)
finalTick                                320203565000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  45647.82                       # Real time elapsed on the host (Second)
hostTickRate                                  7014652                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     930492                       # Number of bytes of host memory used (Byte)
simInsts                                   2565517444                       # Number of instructions simulated (Count)
simOps                                     4027351284                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    56202                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      88227                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       241588424                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              1.212792                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.824544                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      452851801                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                 9194700                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     434920610                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                374381                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined           118597644                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined        134684681                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved            3194081                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          241401693                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.801647                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.115058                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                100278481     41.54%     41.54% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 39003052     16.16%     57.70% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 29895885     12.38%     70.08% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 19359253      8.02%     78.10% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                 16215731      6.72%     84.82% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                 17031506      7.06%     91.87% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                 11800050      4.89%     96.76% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  5314605      2.20%     98.96% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  2503130      1.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            241401693                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                1875910     13.24%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   114      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     6      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   10      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                1      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     13.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead               4079553     28.80%     42.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite              4988794     35.22%     77.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead          1466487     10.35%     87.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite         1755314     12.39%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass     14111607      3.24%      3.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu    275879529     63.43%     66.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult      2000176      0.46%     67.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv          105      0.00%     67.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      2130847      0.49%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd           28      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu         1128      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            6      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt          516      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc      2131567      0.49%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd           19      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            9      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            2      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult           12      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     68.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     79470274     18.27%     86.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite     45477336     10.46%     96.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      6110545      1.40%     98.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      7606904      1.75%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     434920610                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.800254                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                           14166189                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.032572                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads              1084101688                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              553162305                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses      410486104                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 41681795                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                29417448                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        16966483                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                  412706066                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    22269126                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numRecvResp                      91900240                       # Number of received responses (Count)
system.cpu0.numRecvRespBytes                609047326                       # Number of received response bytes (Byte)
system.cpu0.recvRespAvgBW                        2.52                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu0.recvRespAvgSize                      6.63                       # Average packet size per received response ((Byte/Count))
system.cpu0.recvRespAvgRate                      0.38                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu0.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu0.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu0.numSquashedInsts                  2434389                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                           1578                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         186731                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                   398818707                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads      93700544                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     56774130                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads     46938812                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores     24894781                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return     10703037     22.01%     22.01% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect     11673528     24.00%     46.01% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect          512      0.00%     46.02% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond     23644898     48.62%     94.64% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond      2606710      5.36%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond         1046      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total      48629731                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return      2700987     16.30%     16.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect      3671765     22.16%     38.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          220      0.00%     38.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond      9028270     54.48%     92.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond      1170629      7.06%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond          743      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total     16572614                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            8      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect          728      0.26%      0.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect          132      0.05%      0.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond       274581     99.50%     99.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          335      0.12%     99.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     99.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond          165      0.06%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total       275949                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return      8002050     24.96%     24.96% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect      8001763     24.96%     49.92% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect          292      0.00%     49.92% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond     14616622     45.60%     95.52% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond      1436081      4.48%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond          303      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total     32057111                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          506      0.18%      0.18% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect          128      0.05%      0.23% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond       274338     99.66%     99.89% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          182      0.07%     99.95% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.95% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond          128      0.05%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total       275282                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::DirectCond       273692    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::total       273692                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::CallDirect          506     31.82%     31.82% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::CallIndirect          128      8.05%     39.87% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::DirectCond          646     40.63%     80.50% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::DirectUncond          182     11.45%     91.95% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     91.95% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::IndirectUncond          128      8.05%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::total         1590                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget     13047085     26.83%     26.83% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB     24879134     51.16%     77.99% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS     10703037     22.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect          475      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total     48629731                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch       142337     51.58%     51.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return       133570     48.41%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            8      0.00%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect           21      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total       275936                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted         23644898                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken     10601781                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect           275949                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss          1316                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.BTBLookups            48629731                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates              142068                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits               27395810                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.563355                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           1804                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups           1558                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               475                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            1083                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return     10703037     22.01%     22.01% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect     11673528     24.00%     46.01% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect          512      0.00%     46.02% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond     23644898     48.62%     94.64% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond      2606710      5.36%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond         1046      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total     48629731                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return     10703037     50.41%     50.41% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect         1002      0.00%     50.41% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect          512      0.00%     50.41% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond     10527841     49.58%     99.99% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          483      0.00%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond         1046      0.00%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total     21233921                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect          728      0.51%      0.51% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%      0.51% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond       141005     99.25%     99.76% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          335      0.24%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total       142068                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect          728      0.51%      0.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond       141005     99.25%     99.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          335      0.24%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total       142068                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups         1558                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits          475                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses         1083                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          297                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords         1855                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes            14375027                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops              14375022                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes           6372972                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used               8002050                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct            8002050                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commit.commitSquashedInsts      118045808                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls        6000619                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts           274933                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    226079679                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.519150                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.638500                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      141753049     62.70%     62.70% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       28380196     12.55%     75.25% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        4760902      2.11%     77.36% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3       13542647      5.99%     83.35% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        3087444      1.37%     84.72% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        2303299      1.02%     85.73% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6        4842912      2.14%     87.88% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7        7278688      3.22%     91.10% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       20130542      8.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    226079679                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                    4000412                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls              8002055                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass      8002546      2.33%      2.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu    219850866     64.01%     66.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult      2000168      0.58%     66.93% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv           77      0.00%     66.93% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      2001690      0.58%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd           26      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu         1006      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            6      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt          464      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc      2002390      0.58%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd           19      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            9      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            2      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult           12      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     69323074     20.18%     88.28% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite     37263276     10.85%     99.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead       501010      0.15%     99.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      2502195      0.73%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    343448836                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     20130542                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts           199200186                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps             343448836                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP     199200186                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP       343448836                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 1.212792                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.824544                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs         109589555                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts           8009880                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts        328139214                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        69824084                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts       39765471                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass      8002546      2.33%      2.33% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    219850866     64.01%     66.34% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult      2000168      0.58%     66.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv           77      0.00%     66.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd      2001690      0.58%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd           26      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu         1006      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            6      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt          464      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc      2002390      0.58%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd           19      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            9      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            2      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult           12      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead     69323074     20.18%     88.28% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite     37263276     10.85%     99.13% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead       501010      0.15%     99.27% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite      2502195      0.73%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total    343448836                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     32057111                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     24054466                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl      8002645                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl     14616622                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl     17440489                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall      8002055                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn      8002050                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data     86295229                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         86295229                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     86295235                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        86295235                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      1604584                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        1604584                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      1604593                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       1604593                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 108287682062                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 108287682062                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 108287682062                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 108287682062                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     87899813                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     87899813                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     87899828                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     87899828                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.018255                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.018255                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.018255                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.018255                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 67486.452602                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 67486.452602                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 67486.074077                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 67486.074077                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs         2676                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets      2681971                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs           57                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets        60902                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     46.947368                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    44.037486                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       313843                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           313843                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      1166135                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      1166135                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      1166135                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      1166135                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       438449                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       438449                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       438451                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       438451                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  35620857562                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  35620857562                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  35621050562                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  35621050562                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.004988                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.004988                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.004988                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.004988                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 81242.875596                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 81242.875596                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 81242.945191                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 81242.945191                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                436653                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data      2000180                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total      2000180                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           26                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           26                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       935500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       935500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data      2000206                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total      2000206                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.000013                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.000013                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 35980.769231                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 35980.769231                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrHits::cpu0.data            1                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrHits::total            1                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           25                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           25                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data   7502578000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total   7502578000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.000012                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.000012                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data    300103120                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total    300103120                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data      2000206                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total      2000206                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data      2000206                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total      2000206                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     49093039                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       49093039                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      1291500                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      1291500                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data  82357130500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  82357130500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     50384539                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     50384539                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.025633                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.025633                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 63768.587302                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 63768.587302                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      1166131                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      1166131                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       125369                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       125369                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  10003498500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  10003498500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.002488                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.002488                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 79792.440715                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 79792.440715                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data            6                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total            6                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data            9                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total            9                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data           15                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total           15                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.600000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.600000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data       193000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total       193000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.133333                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.133333                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data        96500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total        96500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data     37202190                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      37202190                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       313084                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       313084                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  25930551562                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  25930551562                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     37515274                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     37515274                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.008346                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.008346                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 82822.985403                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 82822.985403                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data            4                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            4                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       313080                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       313080                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  25617359062                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  25617359062                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.008345                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.008345                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 81823.684240                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 81823.684240                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          713.428182                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            90734099                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            438452                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs            206.941921                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             176500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   713.428182                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.696707                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.696707                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           52                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          972                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         184238932                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        184238932                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                32114374                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            136301655                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 58163419                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             13295167                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles               1527078                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved            24248421                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1084                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             492815448                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5340                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.executeStats0.numInsts          432486221                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches        40050183                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts       85500142                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts      52939449                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           1.790178                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads     118824267                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites    107874238                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads      11874257                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites      9359326                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads    463955521                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites    291939135                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs        138439591                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads    216601268                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches          35582646                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    190550010                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                3056282                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles          296                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          244                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 49089368                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes              1158665                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         241401693                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.186009                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.134364                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               150544410     62.36%     62.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 2998096      1.24%     63.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 3446485      1.43%     65.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                14916224      6.18%     71.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 8794944      3.64%     74.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 7727895      3.20%     78.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 9013579      3.73%     81.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 6514784      2.70%     84.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                37445276     15.51%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           241401693                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts            289614891                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.198795                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          48629731                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.201292                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles     49322893                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst     49086240                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         49086240                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     49086240                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        49086240                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3127                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3127                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3127                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3127                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    224426998                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    224426998                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    224426998                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    224426998                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     49089367                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     49089367                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     49089367                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     49089367                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000064                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000064                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000064                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000064                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 71770.706108                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 71770.706108                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 71770.706108                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 71770.706108                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs          770                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           11                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs            70                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2358                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2358                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          512                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          512                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          512                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          512                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2615                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2615                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2615                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2615                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    189707498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    189707498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    189707498                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    189707498                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000053                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000053                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000053                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000053                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 72545.888337                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 72545.888337                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 72545.888337                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 72545.888337                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2358                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     49086240                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       49086240                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3127                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3127                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    224426998                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    224426998                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     49089367                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     49089367                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000064                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000064                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 71770.706108                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 71770.706108                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          512                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          512                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2615                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2615                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    189707498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    189707498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000053                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000053                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 72545.888337                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 72545.888337                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          255.989927                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            49088854                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2614                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs          18779.209640                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   255.989927                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.999961                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.999961                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          255                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          116                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          123                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4           16                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          98181348                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         98181348                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                  1527078                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  34513572                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 7537868                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             462046501                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 212                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                93700544                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               56774130                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts              3064902                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    62655                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                 5573484                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents       1935638                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect        133678                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect       141651                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              275329                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               430306423                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              427452587                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                282389573                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                417629554                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.769342                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.676172                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                   32140734                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads               23876460                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                2842                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation            1935638                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores              17008659                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  16                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 60954                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          69824084                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             2.976448                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev            5.226358                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              69761591     99.91%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                  37      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                 814      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                  12      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                  15      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                  11      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                  18      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                   4      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                   2      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                   3      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                 4      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                 8      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                13      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                14      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             45826      0.07%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159               786      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                80      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              6191      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               135      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                87      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              6094      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               159      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                53      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                51      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                58      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                92      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                73      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                80      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                54      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                78      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows            1641      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value             994                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            69824084                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.addedLoadsAndStores        150474674                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu0.mmu.dtb.rdAccesses               84890963                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               52939457                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     2176                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     6942                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               49089419                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      318                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 199409354000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1.5e+11-2e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value 199409354000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value 199409354000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 120794211000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 199409354000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles               1527078                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                38430442                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               52204912                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          1468                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 64726018                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             84511775                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             480785857                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                  825                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents              29328528                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               8022348                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              45227067                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          680434399                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                 1474996473                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               530620351                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 13148117                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            489978052                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps               190456318                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     47                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 48                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 79186875                       # count of insts added to the skid buffer (Count)
system.cpu0.rename.intReturned              239230027                       # count of registers freed and written back to integer free list (Count)
system.cpu0.rename.fpReturned                 5507243                       # count of registers freed and written back to floating point free list (Count)
system.cpu0.rob.reads                       664167248                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      938311397                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               199200186                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 343448836                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   76                       # Number of system calls (Count)
system.cpu1.numCycles                       190835231                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              0.642071                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              1.557460                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      530483812                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     316                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     523118808                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                101645                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined            67546639                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined         35359080                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                189                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          190820989                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              2.741411                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.085760                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 47503113     24.89%     24.89% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 13157316      6.90%     31.79% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 17939787      9.40%     41.19% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                 41340879     21.66%     62.86% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                 31347698     16.43%     79.28% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                 21177197     11.10%     90.38% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                 11197860      5.87%     96.25% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  5661768      2.97%     99.22% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  1495371      0.78%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            190820989                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 402429     12.56%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%     12.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                637273     19.89%     32.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite              1233067     38.48%     70.93% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead           485963     15.17%     86.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite          445663     13.91%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass     16576863      3.17%      3.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu    304311652     58.17%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd          136      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            6      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu           18      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt           12      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc          141      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead    121513046     23.23%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite     76149182     14.56%     99.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      2383696      0.46%     99.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      2184056      0.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     523118808                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        2.741207                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            3204395                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.006126                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads              1230202616                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites              590885644                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses      513732911                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 10162022                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 7145239                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         4015208                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                  504246514                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     5499826                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numRecvResp                     123459562                       # Number of received responses (Count)
system.cpu1.numRecvRespBytes                847211172                       # Number of received response bytes (Byte)
system.cpu1.recvRespAvgBW                        4.44                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu1.recvRespAvgSize                      6.86                       # Average packet size per received response ((Byte/Count))
system.cpu1.recvRespAvgRate                      0.65                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu1.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu1.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu1.numSquashedInsts                  3063574                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                            153                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          14242                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                   449571899                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads     125663151                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     80502628                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads     31327629                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores     12128830                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return     16602886     35.46%     35.46% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect     16452023     35.14%     70.60% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect           27      0.00%     70.60% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond     11325729     24.19%     94.79% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond      2178894      4.65%     99.45% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     99.45% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond       259622      0.55%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total      46819181                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return      2946567     41.05%     41.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect      2795706     38.94%     79.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect           22      0.00%     79.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond       682051      9.50%     89.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond       744775     10.37%     99.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     99.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond         9618      0.13%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total      7178739                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return          263      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect          101      0.01%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            5      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond      1400206     93.87%     93.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond           48      0.00%     93.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     93.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond        91097      6.11%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total      1491720                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return     13656319     34.45%     34.45% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect     13656317     34.45%     68.90% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            5      0.00%     68.90% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond     10643667     26.85%     95.75% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond      1434119      3.62%     99.37% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     99.37% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond       250004      0.63%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total     39640431                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return          263      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect           51      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            5      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond      1391475     93.83%     93.86% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond           24      0.00%     93.86% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.86% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond        91087      6.14%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total      1482905                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::DirectCond      1391375    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::total      1391375                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::Return          263      0.29%      0.29% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::CallDirect           51      0.06%      0.34% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::CallIndirect            5      0.01%      0.35% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::DirectCond          100      0.11%      0.46% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::DirectUncond           24      0.03%      0.48% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%      0.48% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::IndirectUncond        91087     99.52%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::total        91530                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget      5418434     11.57%     11.57% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB     24541072     52.42%     63.99% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS     16602883     35.46%     99.45% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect       256792      0.55%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total     46819181                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch       779550     52.26%     52.26% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return       620960     41.63%     93.89% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect          263      0.02%     93.90% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect        90945      6.10%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total      1491718                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted         11325729                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken      5911026                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect          1491720                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss           194                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.BTBLookups            46819181                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates              779394                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits               28768220                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.614454                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted            283                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups         259649                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits            256792                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            2857                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return     16602886     35.46%     35.46% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect     16452023     35.14%     70.60% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect           27      0.00%     70.60% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond     11325729     24.19%     94.79% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond      2178894      4.65%     99.45% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     99.45% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond       259622      0.55%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total     46819181                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return     16602886     91.98%     91.98% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect          160      0.00%     91.98% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect           27      0.00%     91.98% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond      1188184      6.58%     98.56% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond           82      0.00%     98.56% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     98.56% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond       259622      1.44%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total     18050961                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect          101      0.01%      0.01% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond       779245     99.98%     99.99% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond           48      0.01%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total       779394                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect          101      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond       779245     99.98%     99.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond           48      0.01%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total       779394                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups       259649                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits       256792                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses         2857                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords        91102                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords       350751                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes            19398617                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops              19398614                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes           5742295                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used              13656319                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct           13656056                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect              263                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commit.commitSquashedInsts       67466965                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            127                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts          1491716                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    181867920                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     2.545460                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     3.047174                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       74274831     40.84%     40.84% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1       28647540     15.75%     56.59% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2        9801470      5.39%     61.98% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3       18059080      9.93%     71.91% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        5867106      3.23%     75.14% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        2295281      1.26%     76.40% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6        2816461      1.55%     77.95% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7       12183067      6.70%     84.65% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8       27923084     15.35%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    181867920                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         84                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls             13656322                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass     13781328      2.98%      2.98% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu    271945266     58.74%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd          131      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            4      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc          131      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead    109152305     23.58%     85.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite     66193715     14.30%     99.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead       932158      0.20%     99.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite       932418      0.20%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    462937456                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples     27923084                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numInsts           297218178                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps             462937456                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP     297218178                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP       462937456                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 0.642071                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 1.557460                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs         177210596                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts           1864973                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts        447112565                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts       110084463                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts       67126133                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass     13781328      2.98%      2.98% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu    271945266     58.74%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd          131      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            4      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc          131      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead    109152305     23.58%     85.30% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite     66193715     14.30%     99.60% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead       932158      0.20%     99.80% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite       932418      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total    462937456                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl     39640432                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl     25734104                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl     13906328                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl     10643668                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl     28996764                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall     13656322                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn     13656319                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu1.data    122965905                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total        122965905                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data    122973210                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total       122973210                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       461993                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         461993                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       486269                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        486269                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data  33380046544                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  33380046544                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data  33380046544                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  33380046544                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data    123427898                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total    123427898                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data    123459479                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total    123459479                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.003743                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.003743                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.003939                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.003939                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 72252.277727                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 72252.277727                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 68645.228349                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 68645.228349                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs        19475                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets       688713                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs          424                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets        14835                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     45.931604                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    46.424874                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       115706                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           115706                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       295156                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       295156                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       295156                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       295156                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       166837                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       166837                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       191109                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       191109                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  14557612544                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  14557612544                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  17017598044                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  17017598044                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.001352                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.001352                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.001548                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.001548                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 87256.499122                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 87256.499122                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 89046.554814                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 89046.554814                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                190001                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data           16                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total           16                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           26                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           26                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data       234500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total       234500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           42                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           42                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.619048                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.619048                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data  9019.230769                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total  9019.230769                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           26                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           26                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data       610000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total       610000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.619048                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.619048                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 23461.538462                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 23461.538462                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           42                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           42                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           42                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           42                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data     55980635                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       55980635                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       366171                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       366171                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  24739135500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  24739135500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     56346806                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     56346806                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.006499                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.006499                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 67561.700681                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 67561.700681                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       295155                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       295155                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data        71016                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        71016                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data   6012594000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   6012594000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.001260                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.001260                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 84665.343021                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 84665.343021                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::cpu1.data         7305                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total         7305                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data        24276                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total        24276                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data        31581                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total        31581                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.768690                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.768690                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::cpu1.data        24272                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total        24272                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::cpu1.data   2459985500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total   2459985500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::cpu1.data     0.768563                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.768563                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::cpu1.data 101350.753955                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 101350.753955                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data     66985270                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total      66985270                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        95822                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        95822                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data   8640911044                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   8640911044                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data     67081092                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total     67081092                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.001428                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.001428                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 90176.692659                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 90176.692659                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        95821                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        95821                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data   8545018544                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total   8545018544                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.001428                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.001428                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 89176.887572                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 89176.887572                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          603.199469                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs           123164407                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            191097                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs            644.512509                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick        79773689500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   603.199469                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.589062                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.589062                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024           44                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4           40                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.042969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         247110223                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        247110223                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                52514145                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             48454961                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                 81107378                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              7190185                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles               1554320                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved            23611159                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  151                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             548532141                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  807                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.executeStats0.numInsts          520055227                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches        43389257                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts      123558630                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts      77153797                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           2.725153                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads      87982320                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites     82880153                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads       2183616                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites      1838214                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads    596994985                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites    366257724                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs        200712427                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads    273035412                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches          41400747                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    125620161                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                3108938                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 154                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          959                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                 63293804                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes              1108016                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         190820989                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.936989                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.288114                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                94237793     49.39%     49.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 3600143      1.89%     51.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 2201430      1.15%     52.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                15643407      8.20%     60.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 8361242      4.38%     65.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 7993359      4.19%     69.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                16380880      8.58%     77.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                 5413059      2.84%     80.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                36989676     19.38%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           190820989                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts            360159005                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            1.887277                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches          46819181                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.245338                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles     63645240                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst     63293341                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         63293341                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     63293341                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        63293341                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          463                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            463                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          463                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           463                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     22257500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     22257500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     22257500                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     22257500                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst     63293804                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     63293804                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     63293804                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     63293804                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 48072.354212                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 48072.354212                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 48072.354212                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 48072.354212                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs           50                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs            50                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks          159                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total              159                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           78                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           78                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           78                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           78                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          385                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          385                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          385                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          385                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     18440500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     18440500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     18440500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     18440500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 47897.402597                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 47897.402597                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 47897.402597                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 47897.402597                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                   159                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst     63293341                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       63293341                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          463                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          463                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     22257500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     22257500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     63293804                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     63293804                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 48072.354212                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 48072.354212                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           78                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           78                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          385                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          385                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     18440500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     18440500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 47897.402597                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 47897.402597                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          162.514863                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            63293726                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               385                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          164399.288312                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick        79773615000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   162.514863                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.634824                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.634824                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          226                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          220                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.882812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses         126587993                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses        126587993                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                  1554320                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   7416706                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                 6569917                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             530484128                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                 969                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts               125663151                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               80502628                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  109                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                      255                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                 6565810                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           119                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect        712247                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect       807828                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts             1520075                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               518952672                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              517748119                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                333483018                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                503645504                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.713064                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.662138                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                   66967318                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads               15578685                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses               58671                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                119                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores              13376495                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 15197                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples         110053222                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             2.670408                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev            4.583021                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9             109987745     99.94%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                1558      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                7040      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                 589      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                 183      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                 194      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                 378      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                 218      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                 174      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                 235      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                97      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119               220      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               357      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139               307      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             17992      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              1136      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              2802      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              8668      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               637      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199               767      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             15278      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              1104      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               440      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               383      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249               353      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259               415      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269               358      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279               316      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               275      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               259      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows            2744      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1040                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total           110053222                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.addedLoadsAndStores        206165779                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu1.mmu.dtb.rdAccesses              123434893                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               77181957                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     1160                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     1109                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               63293960                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      235                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  72506175000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 102443726926.852051                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1e+11-1.5e+11            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value     67521000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value 144944829000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 175191215000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED 145012350000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles               1554320                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                56082468                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               14219936                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 84589823                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             34374442                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             542607959                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                  943                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                424621                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents               7364137                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              25422231                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands          613363114                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                 1571814292                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               626777089                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  2307372                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            534248608                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                79114409                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 35961452                       # count of insts added to the skid buffer (Count)
system.cpu1.rename.intReturned              327839375                       # count of registers freed and written back to integer free list (Count)
system.cpu1.rename.fpReturned                  932555                       # count of registers freed and written back to floating point free list (Count)
system.cpu1.rob.reads                       683536497                       # The number of ROB reads (Count)
system.cpu1.rob.writes                     1069765589                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts               297218178                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 462937456                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       192151103                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              0.646500                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              1.546791                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                      530554817                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     431                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                     523189370                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                103058                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined            67621101                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined         35382389                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                280                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          192141930                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              2.722932                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             2.090777                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 48803647     25.40%     25.40% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                 13176977      6.86%     32.26% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                 17920939      9.33%     41.58% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                 41380563     21.54%     63.12% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                 31283556     16.28%     79.40% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                 21172216     11.02%     90.42% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                 11261742      5.86%     96.28% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                  5675250      2.95%     99.24% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                  1467040      0.76%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            192141930                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                 407253     12.54%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                634628     19.55%     32.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite              1274267     39.25%     71.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead           485408     14.95%     86.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite          444869     13.70%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass     16581615      3.17%      3.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu    304341710     58.17%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd          141      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu           20      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            8      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc          174      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead    121536991     23.23%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite     76163905     14.56%     99.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      2381613      0.46%     99.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      2183193      0.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total     523189370                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        2.722802                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            3246425                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.006205                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads              1231713837                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites              591030823                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses      513799668                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 10156309                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 7145635                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         4011018                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                  504358610                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     5495570                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numRecvResp                     123467910                       # Number of received responses (Count)
system.cpu2.numRecvRespBytes                847274155                       # Number of received response bytes (Byte)
system.cpu2.recvRespAvgBW                        4.41                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu2.recvRespAvgSize                      6.86                       # Average packet size per received response ((Byte/Count))
system.cpu2.recvRespAvgRate                      0.64                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu2.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu2.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu2.numSquashedInsts                  3069452                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.timesIdled                            128                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                           9173                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                   448256027                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads     125681939                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores     80519854                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads     31304220                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores     11984377                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return     16607288     35.46%     35.46% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect     16456628     35.14%     70.61% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect           27      0.00%     70.61% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond     11323630     24.18%     94.79% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond      2180007      4.66%     99.44% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%     99.44% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond       260452      0.56%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total      46828032                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return      2950312     41.03%     41.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect      2799654     38.94%     79.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect           22      0.00%     79.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond       683770      9.51%     89.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond       745605     10.37%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond        10448      0.15%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total      7189811                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return          263      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect          105      0.01%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            6      0.00%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond      1401047     93.87%     93.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond           50      0.00%     93.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%     93.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond        91102      6.10%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total      1492573                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return     13656976     34.45%     34.45% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect     13656974     34.45%     68.91% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            5      0.00%     68.91% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond     10639849     26.84%     95.75% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond      1434402      3.62%     99.37% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%     99.37% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond       250004      0.63%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total     39638210                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return          263      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect           63      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            5      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond      1392566     93.84%     93.86% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond           27      0.00%     93.86% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.86% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond        91094      6.14%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total      1484018                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::DirectCond      1392455    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::total      1392455                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::Return          263      0.29%      0.29% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::CallDirect           63      0.07%      0.36% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::CallIndirect            5      0.01%      0.36% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::DirectCond          111      0.12%      0.48% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::DirectUncond           27      0.03%      0.51% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%      0.51% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::IndirectUncond        91094     99.49%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::total        91563                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget      5418509     11.57%     11.57% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB     24545492     52.42%     63.99% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS     16607285     35.46%     99.45% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect       256746      0.55%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total     46828032                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch       780100     52.27%     52.27% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return       621263     41.62%     93.89% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect          263      0.02%     93.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect        90945      6.09%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total      1492571                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted         11323630                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken      5909739                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect          1492573                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss           201                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.BTBLookups            46828032                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates              779938                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits               28774056                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.614462                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted            290                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups         260479                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits            256746                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses            3733                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return     16607288     35.46%     35.46% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect     16456628     35.14%     70.61% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect           27      0.00%     70.61% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond     11323630     24.18%     94.79% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond      2180007      4.66%     99.44% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%     99.44% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond       260452      0.56%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total     46828032                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return     16607288     91.99%     91.99% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect          163      0.00%     91.99% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect           27      0.00%     91.99% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond      1185945      6.57%     98.56% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond          101      0.00%     98.56% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     98.56% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond       260452      1.44%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total     18053976                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect          105      0.01%      0.01% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond       779783     99.98%     99.99% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond           50      0.01%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total       779938                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect          105      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond       779783     99.98%     99.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond           50      0.01%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total       779938                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups       260479                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits       256746                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses         3733                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords        91108                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords       351587                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes            19406967                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops              19406964                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes           5749988                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used              13656976                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct           13656713                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect              263                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.commit.commitSquashedInsts       67540918                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            151                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts          1492593                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    183180139                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     2.527207                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     3.045172                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       75656439     41.30%     41.30% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1       28658617     15.65%     56.95% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2        9813397      5.36%     62.30% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3       17893387      9.77%     72.07% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4        5870325      3.20%     75.28% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5        2288042      1.25%     76.53% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6        2892503      1.58%     78.10% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7       12167418      6.64%     84.75% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8       27940011     15.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    183180139                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                        100                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls             13656979                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass     13781985      2.98%      2.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu    271935015     58.74%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd          131      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            4      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc          131      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     61.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead    109155926     23.58%     85.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite     66196346     14.30%     99.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead       932158      0.20%     99.80% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite       932418      0.20%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total    462934114                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples     27940011                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numInsts           297217554                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps             462934114                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP     297217554                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP       462934114                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 0.646500                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 1.546791                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs         177216848                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts           1864973                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts        447110788                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts       110088084                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts       67128764                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass     13781985      2.98%      2.98% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu    271935015     58.74%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd          131      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            4      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc          131      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     61.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead    109155926     23.58%     85.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite     66196346     14.30%     99.60% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead       932158      0.20%     99.80% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite       932418      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total    462934114                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl     39638211                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl     25731226                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl     13906985                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl     10639850                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl     28998361                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall     13656979                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn     13656976                       # Class of control type instructions committed (Count)
system.cpu2.dcache.demandHits::cpu2.data    122971825                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total        122971825                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data    122979133                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total       122979133                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data       464402                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         464402                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data       488678                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        488678                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data  34200700465                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total  34200700465                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data  34200700465                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total  34200700465                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data    123436227                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total    123436227                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data    123467811                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total    123467811                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.003762                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.003762                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.003958                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.003958                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 73644.602015                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 73644.602015                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 69986.167712                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 69986.167712                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs         4067                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets       691190                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs          129                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets        15052                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     31.527132                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets    45.920144                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       114474                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           114474                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data       297680                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total       297680                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data       297680                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total       297680                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       166722                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       166722                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       190985                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       190985                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data  15253742465                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  15253742465                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data  17602577965                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  17602577965                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.001351                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.001351                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.001547                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.001547                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 91492.079420                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 91492.079420                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 92167.332330                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 92167.332330                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                189852                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data           16                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total           16                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           34                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           34                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data       333500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total       333500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           50                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           50                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.680000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.680000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data  9808.823529                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total  9808.823529                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data       863000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total       863000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data     0.680000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.680000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 25382.352941                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 25382.352941                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           50                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           50                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           50                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           50                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data     55983868                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       55983868                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data       368644                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total       368644                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data  25195020500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total  25195020500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data     56352512                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     56352512                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.006542                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.006542                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 68345.125650                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 68345.125650                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data       297678                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total       297678                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data        70966                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total        70966                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data   6343910000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total   6343910000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.001259                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.001259                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 89393.653299                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 89393.653299                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.hits::cpu2.data         7308                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total         7308                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data        24276                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total        24276                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data        31584                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total        31584                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.768617                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.768617                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMisses::cpu2.data        24263                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMisses::total        24263                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::cpu2.data   2348835500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::total   2348835500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissRate::cpu2.data     0.768205                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMissRate::total     0.768205                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::cpu2.data 96807.299180                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::total 96807.299180                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data     66987957                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total      66987957                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data        95758                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        95758                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data   9005679965                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total   9005679965                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data     67083715                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total     67083715                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.001427                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.001427                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 94046.241202                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 94046.241202                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::cpu2.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data        95756                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total        95756                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data   8909832465                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total   8909832465                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.001427                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.001427                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 93047.249937                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 93047.249937                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          603.125124                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs           123170228                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            190982                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs            644.931083                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick        79776686500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   603.125124                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.588989                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.588989                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4           35                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.039062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses         247126804                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses        247126804                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                52519453                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             49760199                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                 81116962                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              7190121                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles               1555195                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved            23612461                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  157                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts             548610311                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  838                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.executeStats0.numInsts          520119911                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches        43390900                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts      123577110                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts      77168409                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           2.706828                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads      87967360                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites     82876126                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads       2182832                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites      1834918                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads    597074296                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites    366308966                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs        200745519                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads    273070513                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches          41409523                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    126923692                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                3110700                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                 183                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         1136                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                 63312882                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes              1109607                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         192141930                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             2.917464                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            3.285780                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                95534268     49.72%     49.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                 3599725      1.87%     51.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                 2203358      1.15%     52.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                15649695      8.14%     60.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                 8362497      4.35%     65.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                 7996530      4.16%     69.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                16387121      8.53%     77.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                 5413523      2.82%     80.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                36995213     19.25%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           192141930                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts            360247764                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            1.874815                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches          46828032                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.243704                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles     63661569                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu2.inst     63312403                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total         63312403                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst     63312403                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total        63312403                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          479                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            479                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          479                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           479                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     17175000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     17175000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     17175000                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     17175000                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst     63312882                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total     63312882                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst     63312882                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total     63312882                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000008                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000008                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000008                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000008                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 35855.949896                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 35855.949896                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 35855.949896                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 35855.949896                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks          175                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total              175                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           75                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           75                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           75                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           75                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst          404                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          404                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          404                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          404                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst     14242500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     14242500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst     14242500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     14242500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 35253.712871                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 35253.712871                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 35253.712871                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 35253.712871                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                   175                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst     63312403                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total       63312403                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          479                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          479                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     17175000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     17175000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst     63312882                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total     63312882                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000008                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000008                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 35855.949896                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 35855.949896                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           75                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           75                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          404                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          404                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst     14242500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     14242500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 35253.712871                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 35253.712871                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          163.501772                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs            63312807                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               404                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          156714.868812                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick        79776655500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   163.501772                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.638679                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.638679                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          229                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          223                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.894531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses         126626168                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses        126626168                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                  1555195                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   7423436                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                 7030716                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts             530555248                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                1130                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts               125681939                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts               80519854                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                  147                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      283                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                 7026166                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents           112                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect        712550                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect       807865                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts             1520415                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit               519015530                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount              517810686                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                333522143                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                503735926                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       2.694810                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.662097                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                   66980693                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads               15593852                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses               59172                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                112                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores              13391090                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 15169                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples         110056843                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean             2.673930                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev            4.732028                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9             109993823     99.94%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                1410      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                4876      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                 360      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                  38      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                  33      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                  22      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                  59      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                  96      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                 123      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                41      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119               183      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129               255      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139               318      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             14393      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159              1210      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169              2783      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179              8615      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189               700      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199               727      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             19255      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219              1374      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               543      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               383      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               417      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259               403      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269               404      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279               349      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289               321      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299               334      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows            2995      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1032                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total           110056843                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.addedLoadsAndStores        206201793                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu2.mmu.dtb.rdAccesses              123455307                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses               77196568                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     1151                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     1100                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses               63313071                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      269                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  72175686750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 14475533996.186625                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::5e+10-1e+11            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  61939938500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  82411435000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 175852191500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED 144351373500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles               1555195                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                56087010                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               14688908                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                 84599712                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             35211105                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts             542680136                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                  787                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                424302                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents               7962232                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents              25662528                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands          613413361                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                 1571994157                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups               626866436                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  2305842                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps            534224376                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                79188888                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                 35950370                       # count of insts added to the skid buffer (Count)
system.cpu2.rename.intReturned              327840678                       # count of registers freed and written back to integer free list (Count)
system.cpu2.rename.fpReturned                  932555                       # count of registers freed and written back to floating point free list (Count)
system.cpu2.rob.reads                       684902348                       # The number of ROB reads (Count)
system.cpu2.rob.writes                     1069915498                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts               297217554                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                 462934114                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                        44513144                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              0.887540                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              1.126710                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       94844685                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     379                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      94182664                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                190127                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined            17987999                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined          6821995                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                237                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples           44499770                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              2.116475                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             2.263938                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 19980801     44.90%     44.90% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  2016277      4.53%     49.43% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  2618804      5.88%     55.32% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  6733462     15.13%     70.45% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  5095503     11.45%     81.90% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  4061736      9.13%     91.03% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                  2151938      4.84%     95.86% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                  1603919      3.60%     99.47% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                   237330      0.53%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total             44499770                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   3780      0.14%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                120779      4.37%      4.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite              1030449     37.26%     41.77% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead           733405     26.52%     68.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite          877010     31.71%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass      3691548      3.92%      3.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     52289454     55.52%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd          136      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            6      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc          135      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead     20011924     21.25%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite     12395882     13.16%     93.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      3056531      3.25%     97.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      2737048      2.91%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      94182664                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        2.115839                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                            2765423                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.029362                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               222438213                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites              102081895                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       86468710                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 13382428                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                10751189                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         4749346                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   85852134                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     7404405                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numRecvResp                      22342186                       # Number of received responses (Count)
system.cpu3.numRecvRespBytes                150951663                       # Number of received response bytes (Byte)
system.cpu3.recvRespAvgBW                        3.39                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu3.recvRespAvgSize                      6.76                       # Average packet size per received response ((Byte/Count))
system.cpu3.recvRespAvgRate                      0.50                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu3.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu3.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu3.numSquashedInsts                   389890                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.timesIdled                            140                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          13374                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                   595893986                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads      22955784                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores     15525885                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads      4313919                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores      2067728                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return      2401736     28.61%     28.61% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect      2412041     28.73%     57.33% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect           26      0.00%     57.33% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond      3225479     38.42%     95.75% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond       356768      4.25%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond           71      0.00%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total       8396121                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return       401667     30.45%     30.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect       411973     31.23%     61.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect           22      0.00%     61.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond       398657     30.22%     91.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond       106703      8.09%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond           65      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total      1319087                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect           93      0.05%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            5      0.00%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond       187213     99.92%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond           48      0.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            7      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total       187366                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return      2000069     28.26%     28.26% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect      2000068     28.26%     56.52% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            4      0.00%     56.52% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond      2826811     39.94%     96.47% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond       250065      3.53%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond            6      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total      7077023                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect           54      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            4      0.00%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond       187158     99.95%     99.98% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond           28      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            5      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total       187249                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::DirectCond       187065    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::total       187065                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::CallDirect           54     29.35%     29.35% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::CallIndirect            4      2.17%     31.52% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::DirectCond           93     50.54%     82.07% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::DirectUncond           28     15.22%     97.28% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     97.28% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::IndirectUncond            5      2.72%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::total          184                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget      1485368     17.69%     17.69% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB      4509018     53.70%     71.39% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS      2401733     28.61%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect            2      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total      8396121                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch       107075     57.15%     57.15% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return        80289     42.85%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total       187364                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted          3225479                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken      1740749                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect           187366                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss           184                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.BTBLookups             8396121                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates              107064                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                4792516                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.570801                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted            250                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups             97                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 2                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses              95                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return      2401736     28.61%     28.61% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect      2412041     28.73%     57.33% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect           26      0.00%     57.33% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond      3225479     38.42%     95.75% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond       356768      4.25%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond           71      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total      8396121                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return      2401736     66.65%     66.65% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect          137      0.00%     66.65% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect           26      0.00%     66.65% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond      1201541     33.34%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond           94      0.00%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond           71      0.00%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total      3603605                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect           93      0.09%      0.09% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%      0.09% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond       106923     99.87%     99.96% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond           48      0.04%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total       107064                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect           93      0.09%      0.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond       106923     99.87%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond           48      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total       107064                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups           97                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits            2                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses           95                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords           12                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords          109                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes             2813734                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops               2813731                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes            813662                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used               2000069                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct            2000069                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.commit.commitSquashedInsts       17738061                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            142                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts           187246                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples     42123656                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     1.824557                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     2.900105                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       25732462     61.09%     61.09% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        4273509     10.15%     71.23% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         539970      1.28%     72.51% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        2519262      5.98%     78.50% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         713071      1.69%     80.19% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         668270      1.59%     81.77% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         464399      1.10%     82.88% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7        2735935      6.50%     89.37% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        4476778     10.63%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total     42123656                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         94                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls              2000072                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass      2000081      2.60%      2.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     46574616     60.60%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd          131      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            4      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc          131      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     63.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead     18156076     23.62%     86.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite      9625705     12.52%     99.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead       250014      0.33%     99.67% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite       250274      0.33%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     76857032                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      4476778                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numInsts            50153386                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps              76857032                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP      50153386                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP        76857032                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 0.887540                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 1.126710                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs          28282069                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts            500685                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts         74201207                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts        18406090                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts        9875979                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass      2000081      2.60%      2.60% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu     46574616     60.60%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd          131      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            4      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc          131      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     63.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead     18156076     23.62%     86.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite      9625705     12.52%     99.35% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead       250014      0.33%     99.67% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite       250274      0.33%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total     76857032                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl      7077024                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl      5076945                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl      2000079                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl      2826812                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl      4250212                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall      2000072                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn      2000069                       # Class of control type instructions committed (Count)
system.cpu3.dcache.demandHits::cpu3.data     21632912                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total         21632912                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data     21632918                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total        21632918                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data       709166                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total         709166                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data       709175                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total        709175                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data  47447438678                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  47447438678                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data  47447438678                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  47447438678                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data     22342078                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     22342078                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data     22342093                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     22342093                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.031741                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.031741                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.031742                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.031742                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 66905.969375                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 66905.969375                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 66905.120285                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 66905.120285                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs          124                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets      1372380                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets        30641                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     17.714286                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets    44.789008                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks        62882                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total            62882                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data       584464                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total       584464                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data       584464                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total       584464                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       124702                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       124702                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       124704                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       124704                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data  10667234178                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  10667234178                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data  10667413178                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  10667413178                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.005581                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.005581                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.005582                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.005582                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 85541.805087                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 85541.805087                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 85541.868569                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 85541.868569                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                123589                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data           12                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total           12                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data       382000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total       382000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           47                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           47                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.744681                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.744681                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 10914.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 10914.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data       936000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total       936000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data     0.744681                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.744681                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 26742.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 26742.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           47                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           47                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           47                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           47                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data     11944346                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       11944346                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data       646796                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total       646796                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data  41809756000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  41809756000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data     12591142                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     12591142                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.051369                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.051369                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 64641.333589                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 64641.333589                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data       584461                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total       584461                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data        62335                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total        62335                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data   5091949000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total   5091949000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.004951                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.004951                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 81686.837250                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 81686.837250                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::cpu3.data            6                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total            6                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::cpu3.data            9                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total            9                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu3.data           15                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total           15                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::cpu3.data     0.600000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.600000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMisses::cpu3.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::cpu3.data       179000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::total       179000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissRate::cpu3.data     0.133333                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMissRate::total     0.133333                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::cpu3.data        89500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::total        89500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      9688566                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       9688566                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data        62370                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        62370                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data   5637682678                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total   5637682678                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      9750936                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      9750936                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.006396                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.006396                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 90390.935995                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 90390.935995                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::cpu3.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total            3                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data        62367                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total        62367                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data   5575285178                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total   5575285178                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.006396                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.006396                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 89394.794972                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 89394.794972                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          208.736390                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            21757723                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            124703                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs            174.476340                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick        79780058500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data   208.736390                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.203844                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.203844                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4           35                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.039062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          44809077                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         44809077                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 8501339                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             19991712                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                 14523479                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              1170948                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                312292                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             4241908                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                  142                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              98705397                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  765                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.executeStats0.numInsts           93792767                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches         7768094                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts       23015017                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts      14992141                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           2.107080                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads      22220735                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites     17044468                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads       2737424                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites      2012397                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads    105394670                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites     60215099                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs         38007158                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads     51411984                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches           6910753                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                     33756002                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                 624866                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                  23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles          147                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                 10380003                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes               156458                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples          44499770                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             2.392165                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            3.189085                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                26488181     59.52%     59.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  351098      0.79%     60.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  115161      0.26%     60.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                 3034901      6.82%     67.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                 2196341      4.94%     72.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                 1306094      2.94%     75.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                 3008757      6.76%     82.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  597581      1.34%     83.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 7401656     16.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total            44499770                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts             65054781                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            1.461474                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches           8396121                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.188621                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles     10431165                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.demandHits::cpu3.inst     10379587                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total         10379587                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst     10379587                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total        10379587                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          416                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            416                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          416                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           416                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst     22307500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     22307500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst     22307500                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     22307500                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst     10380003                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total     10380003                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst     10380003                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total     10380003                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000040                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000040                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000040                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000040                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 53623.798077                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 53623.798077                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 53623.798077                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 53623.798077                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs          345                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           115                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks          127                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total              127                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst           79                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           79                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           79                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           79                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst          337                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          337                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst          337                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          337                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst     17913000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total     17913000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst     17913000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total     17913000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000032                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000032                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000032                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000032                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 53154.302671                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 53154.302671                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 53154.302671                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 53154.302671                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                   127                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst     10379587                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total       10379587                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          416                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          416                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst     22307500                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     22307500                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst     10380003                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total     10380003                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000040                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000040                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 53623.798077                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 53623.798077                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           79                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           79                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst          337                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          337                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst     17913000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total     17913000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000032                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000032                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 53154.302671                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 53154.302671                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          135.677951                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs            10379924                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               337                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          30800.961424                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick        79780027500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   135.677951                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.529992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.529992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          210                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          205                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.820312                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses          20760343                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses         20760343                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                   312292                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   2066091                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                 3388030                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              94845064                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  31                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                22955784                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts               15525885                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                  124                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                       37                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                 3404630                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents            23                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect         80316                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect       107007                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts              187323                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                92659174                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               91218056                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 58384894                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 85950489                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       2.049239                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.679285                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                    9933443                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                4549691                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                3784                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                 23                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores               5649906                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 30645                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples          18406089                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean             2.951044                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev            7.433656                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9              18375753     99.84%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                  43      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                 487      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                  13      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                   2      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                   1      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                   4      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                   3      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                  11      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                   1      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                 2      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             18237      0.10%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159               612      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169               362      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179              3422      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189               369      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199               317      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209              4454      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219               323      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229                73      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239                81      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249                95      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259                87      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269               103      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                71      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289                75      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299                96      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows             992      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value             915                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total            18406089                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.addedLoadsAndStores         38481669                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu3.mmu.dtb.rdAccesses               22708545                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses               14992141                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     1042                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                      978                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses               10380028                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      101                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 109083490500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 97199629997.421356                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1.5e+11-2e+11            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  40352973000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value 177814008000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 102036584000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED 218166981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                312292                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 9038855                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                5867634                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                 15006293                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             14274696                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              96430877                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                   15                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                   399                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents               4006808                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents               9978030                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands          112054983                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                  288968194                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups               108904609                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                  2906909                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             97161492                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                14893394                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  6842792                       # count of insts added to the skid buffer (Count)
system.cpu3.rename.intReturned               53687048                       # count of registers freed and written back to integer free list (Count)
system.cpu3.rename.fpReturned                  250411                       # count of registers freed and written back to floating point free list (Count)
system.cpu3.rob.reads                       130616646                       # The number of ROB reads (Count)
system.cpu3.rob.writes                      191566337                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                50153386                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  76857032                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       352985775                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              0.624955                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              1.600116                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                     1004725067                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     336                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                     989769085                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                110741                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined           125064584                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined         69178171                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                197                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          352976067                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              2.804069                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             2.061086                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 80799229     22.89%     22.89% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                 26031803      7.37%     30.27% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                 35072106      9.94%     40.20% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                 75964323     21.52%     61.72% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                 59749807     16.93%     78.65% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                 40855910     11.57%     90.23% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                 21649090      6.13%     96.36% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                 10303609      2.92%     99.28% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                  2550190      0.72%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            352976067                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                 836693     15.32%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%     15.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead               1571105     28.76%     44.08% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite              1991972     36.46%     80.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead           609526     11.16%     91.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite          453416      8.30%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass     31275457      3.16%      3.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu    574257027     58.02%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd          137      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            8      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc          136      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead    232355498     23.48%     84.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite    145640315     14.71%     99.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      3243371      0.33%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      2997136      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total     989769085                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        2.803991                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                            5462712                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.005519                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads              2324443271                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites             1120877649                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses      974490050                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 13644412                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                 8912475                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses         5643086                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                  956652475                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                     7303865                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numRecvResp                     235255198                       # Number of received responses (Count)
system.cpu4.numRecvRespBytes               1616873005                       # Number of received response bytes (Byte)
system.cpu4.recvRespAvgBW                        4.58                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu4.recvRespAvgSize                      6.87                       # Average packet size per received response ((Byte/Count))
system.cpu4.recvRespAvgRate                      0.67                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu4.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu4.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu4.numSquashedInsts                  6200810                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.timesIdled                            119                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                           9708                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                   287421355                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads     238932639                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores    153069008                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads     60506074                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores     19171721                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return     31860298     36.28%     36.28% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect     31631751     36.02%     72.30% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect           29      0.00%     72.30% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond     19720708     22.46%     94.75% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond      4087470      4.65%     99.41% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%     99.41% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond       519561      0.59%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total      87819817                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return      5547835     41.48%     41.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect      5319291     39.77%     81.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect           23      0.00%     81.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond      1143658      8.55%     89.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond      1343907     10.05%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond        19559      0.15%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total     13374273                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return          520      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect           99      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect            7      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond      2677313     93.61%     93.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond           46      0.00%     93.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%     93.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond       182072      6.37%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total      2860057                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return     26312463     35.34%     35.34% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect     26312460     35.34%     70.69% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect            6      0.00%     70.69% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond     18577039     24.95%     95.64% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond      2743563      3.69%     99.33% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%     99.33% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond       500002      0.67%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total     74445533                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return          520      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect           56      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect            6      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond      2661582     93.58%     93.60% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond           23      0.00%     93.60% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.60% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond       182064      6.40%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total      2844251                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::DirectCond      2661481    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::total      2661481                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::Return          520      0.28%      0.28% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::CallDirect           56      0.03%      0.32% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::CallIndirect            6      0.00%      0.32% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::DirectCond          101      0.06%      0.37% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::DirectUncond           23      0.01%      0.39% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%      0.39% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::IndirectUncond       182064     99.61%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::total       182770                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget      9414682     10.72%     10.72% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB     46031219     52.42%     63.14% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS     31860295     36.28%     99.42% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect       513621      0.58%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total     87819817                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch      1482242     51.83%     51.83% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return      1195386     41.80%     93.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect          520      0.02%     93.64% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect       181907      6.36%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total      2860055                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted         19720708                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken     10313232                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect          2860057                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss           194                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.BTBLookups            87819817                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates             1482071                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits               54041682                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.615370                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted            264                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups         519590                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits            513621                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses            5969                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return     31860298     36.28%     36.28% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect     31631751     36.02%     72.30% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect           29      0.00%     72.30% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond     19720708     22.46%     94.75% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond      4087470      4.65%     99.41% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%     99.41% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond       519561      0.59%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total     87819817                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return     31860298     94.32%     94.32% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect          160      0.00%     94.32% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect           29      0.00%     94.32% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond      1397996      4.14%     98.46% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond           91      0.00%     98.46% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%     98.46% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond       519561      1.54%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total     33778135                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect           99      0.01%      0.01% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond      1481926     99.99%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond           46      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total      1482071                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect           99      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond      1481926     99.99%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond           46      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total      1482071                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups       519590                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits       513621                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses         5969                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords       182079                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords       701669                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.ras.pushes            37179615                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops              37179612                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes          10867149                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used              26312463                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct           26311943                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect              520                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.commit.commitSquashedInsts      125010832                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            139                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts          2860221                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    336398016                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     2.614940                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     3.057302                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0      131516496     39.10%     39.10% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1       53847895     16.01%     55.10% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2       19929872      5.92%     61.03% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3       34762756     10.33%     71.36% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4       11277447      3.35%     74.71% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5        3591453      1.07%     75.78% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6        5708272      1.70%     77.48% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7       21762406      6.47%     83.95% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8       54001419     16.05%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    336398016                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         92                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls             26312466                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass     26562468      3.02%      3.02% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu    513468498     58.37%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd          131      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            4      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc          131      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead    208576887     23.71%     85.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite    127573803     14.50%     99.60% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      1739302      0.20%     99.80% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      1739562      0.20%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total    879660786                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples     54001419                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commitStats0.numInsts           564818047                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps             879660786                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP     564818047                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP       879660786                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 0.624955                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 1.600116                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs         339629554                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts           3479261                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts        849987497                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts       210316189                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts      129313365                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass     26562468      3.02%      3.02% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu    513468498     58.37%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd          131      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            4      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc          131      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead    208576887     23.71%     85.10% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite    127573803     14.50%     99.60% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead      1739302      0.20%     99.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite      1739562      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total    879660786                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl     74445534                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl     47633063                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl     26812471                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl     18577040                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl     55868494                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall     26312466                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn     26312463                       # Class of control type instructions committed (Count)
system.cpu4.dcache.demandHits::cpu4.data    234615407                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total        234615407                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data    234629983                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total       234629983                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data       576612                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total         576612                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data       625124                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total        625124                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu4.data  42310630457                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total  42310630457                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu4.data  42310630457                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total  42310630457                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu4.data    235192019                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total    235192019                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data    235255107                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total    235255107                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.002452                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.002452                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.002657                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.002657                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu4.data 73377.991539                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 73377.991539                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu4.data 67683.580309                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 67683.580309                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs        35332                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets       770568                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs          908                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets        14917                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs     38.911894                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets    51.657036                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       212838                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           212838                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu4.data       305243                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total       305243                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu4.data       305243                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total       305243                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu4.data       271369                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       271369                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu4.data       319877                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       319877                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu4.data  21439883957                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  21439883957                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu4.data  24965870957                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  24965870957                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu4.data     0.001154                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.001154                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu4.data     0.001360                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.001360                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu4.data 79006.385980                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 79006.385980                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu4.data 78048.346574                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 78048.346574                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                318078                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu4.data           16                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total           16                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data           30                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           30                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu4.data       407500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total       407500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data           46                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           46                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data     0.652174                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.652174                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu4.data 13583.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 13583.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu4.data           30                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           30                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu4.data       984500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total       984500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu4.data     0.652174                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.652174                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu4.data 32816.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 32816.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data           46                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           46                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data           46                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           46                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data    105490005                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total      105490005                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data       416197                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total       416197                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu4.data  29614671500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total  29614671500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu4.data    105906202                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total    105906202                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.003930                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.003930                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu4.data 71155.417987                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 71155.417987                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu4.data       305241                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total       305241                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu4.data       110956                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       110956                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu4.data   8904403500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total   8904403500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu4.data     0.001048                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.001048                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu4.data 80251.662821                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 80251.662821                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.hits::cpu4.data        14576                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.hits::total        14576                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.misses::cpu4.data        48512                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.misses::total        48512                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.accesses::cpu4.data        63088                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.accesses::total        63088                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.missRate::cpu4.data     0.768958                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.missRate::total     0.768958                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMisses::cpu4.data        48508                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMisses::total        48508                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::cpu4.data   3525987000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::total   3525987000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissRate::cpu4.data     0.768894                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMissRate::total     0.768894                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::cpu4.data 72688.772986                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::total 72688.772986                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu4.data    129125402                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total     129125402                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data       160415                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       160415                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu4.data  12695958957                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  12695958957                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu4.data    129285817                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total    129285817                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.001241                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.001241                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu4.data 79144.462532                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 79144.462532                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrHits::cpu4.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu4.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu4.dcache.WriteReq.mshrMisses::cpu4.data       160413                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       160413                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu4.data  12535480457                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  12535480457                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu4.data     0.001241                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.001241                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu4.data 78145.040969                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 78145.040969                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse          612.300862                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs           234949958                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            319196                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs            736.067990                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick        79782683500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data   612.300862                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.597950                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.597950                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024           38                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4           33                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.037109                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses         470829594                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses        470829594                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles               100573157                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles             82275652                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                153486342                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles             13718063                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles               2922853                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved            44409272                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                  147                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts            1037798457                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  789                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.executeStats0.numInsts          983568268                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches        81547019                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts      234728070                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts     146527460                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           2.786425                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads     158344091                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites    153295131                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads       2995774                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites      2659843                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads   1132296297                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites    696393921                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs        381255530                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads    516426930                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches          78405135                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    228401700                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                5845996                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                 318                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles         2030                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                120901097                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes              1957011                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         352976067                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             2.995134                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            3.294247                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0               170678878     48.35%     48.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                 6942461      1.97%     50.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                 4340569      1.23%     51.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                29639414      8.40%     59.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                14900999      4.22%     64.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                15282457      4.33%     68.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                31197400      8.84%     77.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                10483016      2.97%     80.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                69510873     19.69%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           352976067                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts            681603338                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            1.930965                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches          87819817                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.248791                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles    121649021                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.icache.demandHits::cpu4.inst    120900643                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total        120900643                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst    120900643                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total       120900643                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst          454                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total            454                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst          454                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total           454                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu4.inst     17413500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total     17413500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu4.inst     17413500                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total     17413500                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu4.inst    120901097                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total    120901097                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst    120901097                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total    120901097                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu4.inst 38355.726872                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 38355.726872                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu4.inst 38355.726872                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 38355.726872                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.writebacks::writebacks          169                       # number of writebacks (Count)
system.cpu4.icache.writebacks::total              169                       # number of writebacks (Count)
system.cpu4.icache.demandMshrHits::cpu4.inst           58                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           58                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu4.inst           58                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           58                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu4.inst          396                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total          396                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu4.inst          396                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total          396                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu4.inst     15231500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total     15231500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu4.inst     15231500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total     15231500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu4.inst     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu4.inst     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu4.inst 38463.383838                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 38463.383838                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu4.inst 38463.383838                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 38463.383838                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                   169                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst    120900643                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total      120900643                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst          454                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total          454                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu4.inst     17413500                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total     17413500                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu4.inst    120901097                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total    120901097                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu4.inst 38355.726872                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 38355.726872                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu4.inst           58                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           58                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu4.inst          396                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total          396                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu4.inst     15231500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total     15231500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu4.inst     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu4.inst 38463.383838                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 38463.383838                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse          161.454378                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs           120901039                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs               396                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          305305.654040                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick        79782652500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst   161.454378                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.630681                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.630681                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024          227                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::4          222                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.886719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses         241802590                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses        241802590                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                  2922853                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                  13680131                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                 9342261                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts            1004725403                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                2148                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts               238932639                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts              153069008                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                  116                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                      429                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                 9329454                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents           139                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect       1377943                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect      1538317                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts             2916260                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit               981856759                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount              980133136                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                630341990                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                953649929                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       2.776693                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.660978                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                  128569554                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads               28616447                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses              112325                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                139                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores              23755643                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                 15647                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples         210253708                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean             2.657270                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev            4.192805                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9             210138910     99.95%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                3026      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29               21198      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                1089      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49                 212      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59                 310      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                1257      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                 475      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                 318      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                 429      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109                73      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119               402      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129               575      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139               626      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             24696      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159              1715      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169              3653      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179             15377      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189               925      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199              1319      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209             27509      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219              1437      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229               756      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239               554      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249               487      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259               525      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269               514      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279               432      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289               400      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299               377      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows            4132      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value             988                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total           210253708                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.addedLoadsAndStores        392001647                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu4.mmu.dtb.rdAccesses              234628599                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses              146583772                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     1755                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     1691                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses              120901425                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                      411                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean  63928040000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::5e+10-1e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  63928040000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  63928040000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON 256275525000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  63928040000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles               2922853                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles               107373940                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               23260918                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                160131433                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles             59286923                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts            1027614261                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                 1977                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents               1081657                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents              11680725                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents              44366730                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands         1153522569                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                 2967665952                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups              1190134716                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                  3156903                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps           1004348886                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps               149173586                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                 68741026                       # count of insts added to the skid buffer (Count)
system.cpu4.rename.intReturned              624292851                       # count of registers freed and written back to integer free list (Count)
system.cpu4.rename.fpReturned                 1739699                       # count of registers freed and written back to floating point free list (Count)
system.cpu4.rob.reads                      1286255286                       # The number of ROB reads (Count)
system.cpu4.rob.writes                     2025927563                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts               564818047                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                 879660786                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       356299313                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              0.630833                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              1.585204                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                     1004956367                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     427                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                     990582260                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                112311                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined           125316687                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined         67097173                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                273                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          356288125                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              2.780284                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             2.056692                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                 83315231     23.38%     23.38% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                 25153507      7.06%     30.44% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                 34776995      9.76%     40.21% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                 79449960     22.30%     62.50% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                 59911244     16.82%     79.32% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                 39846891     11.18%     90.50% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                 21084316      5.92%     96.42% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                  9860292      2.77%     99.19% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                  2889689      0.81%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            356288125                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                 841420     15.12%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead               1530994     27.50%     42.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite              2131481     38.29%     80.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead           609561     10.95%     91.86% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite          453210      8.14%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass     31282689      3.16%      3.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu    574964882     58.04%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd          136      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            8      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc          135      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead    232156974     23.44%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite    145937619     14.73%     99.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      3242739      0.33%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      2997078      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total     990582260                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        2.780197                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                            5566666                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.005620                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads              2329488626                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites             1121359255                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses      975752663                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 13642989                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 8914365                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         5642923                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                  957563235                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     7303002                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numRecvResp                     234993231                       # Number of received responses (Count)
system.cpu5.numRecvRespBytes               1615929146                       # Number of received response bytes (Byte)
system.cpu5.recvRespAvgBW                        4.54                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu5.recvRespAvgSize                      6.88                       # Average packet size per received response ((Byte/Count))
system.cpu5.recvRespAvgRate                      0.66                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu5.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu5.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu5.numSquashedInsts                  5935099                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.timesIdled                            126                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          11188                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                   284107817                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads     239003940                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores    153102567                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads     60774463                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores     23603711                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return     31957984     36.30%     36.30% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect     31647827     35.95%     72.25% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect           30      0.00%     72.25% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond     19738379     22.42%     94.68% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond      4166708      4.73%     99.41% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%     99.41% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond       519804      0.59%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total      88030732                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return      5644904     41.54%     41.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect      5334750     39.25%     80.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect           24      0.00%     80.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond      1167823      8.59%     89.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond      1422960     10.47%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond        19802      0.15%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total     13590263                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return          520      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect          100      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect            7      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond      2682521     93.62%     93.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond           47      0.00%     93.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%     93.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond       182084      6.35%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total      2865279                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return     26313080     35.35%     35.35% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect     26313077     35.35%     70.70% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect            6      0.00%     70.70% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond     18570545     24.95%     95.64% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond      2743748      3.69%     99.33% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%     99.33% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond       500002      0.67%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total     74440458                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return          520      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect           48      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect            6      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond      2665444     93.59%     93.61% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond           23      0.00%     93.61% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.61% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond       182073      6.39%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total      2848114                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::DirectCond      2665344    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::total      2665344                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::Return          520      0.28%      0.28% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::CallDirect           48      0.03%      0.31% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::CallIndirect            6      0.00%      0.31% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::DirectCond          100      0.05%      0.37% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::DirectUncond           23      0.01%      0.38% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%      0.38% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::IndirectUncond       182073     99.62%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::total       182770                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget      9426224     10.71%     10.71% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB     46132948     52.41%     63.11% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS     31957981     36.30%     99.42% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect       513579      0.58%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total     88030732                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch      1486030     51.86%     51.86% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return      1196819     41.77%     93.63% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect          520      0.02%     93.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect       181908      6.35%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total      2865277                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted         19738379                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken     10319627                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect          2865279                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss           192                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.BTBLookups            88030732                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates             1485848                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits               54158340                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.615221                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted            266                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups         519834                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits            513579                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses            6255                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return     31957984     36.30%     36.30% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect     31647827     35.95%     72.25% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect           30      0.00%     72.25% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond     19738379     22.42%     94.68% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond      4166708      4.73%     99.41% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%     99.41% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond       519804      0.59%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total     88030732                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return     31957984     94.35%     94.35% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect          158      0.00%     94.35% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect           30      0.00%     94.35% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond      1394327      4.12%     98.47% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond           89      0.00%     98.47% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%     98.47% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond       519804      1.53%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total     33872392                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect          100      0.01%      0.01% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond      1485701     99.99%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond           47      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total      1485848                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect          100      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond      1485701     99.99%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond           47      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total      1485848                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups       519834                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits       513579                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses         6255                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords       182091                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords       701925                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.ras.pushes            37292761                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops              37292758                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes          10979678                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used              26313080                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct           26312560                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect              520                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.commit.commitSquashedInsts      125277314                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            154                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts          2865538                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    339671714                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     2.589677                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     3.050465                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0      133880215     39.41%     39.41% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1       55301354     16.28%     55.70% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2       19383730      5.71%     61.40% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3       34815552     10.25%     71.65% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4       11307820      3.33%     74.98% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5        3541147      1.04%     76.02% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6        5523027      1.63%     77.65% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7       22301525      6.57%     84.21% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8       53617344     15.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    339671714                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                        102                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls             26313083                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass     26563085      3.02%      3.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu    513442774     58.37%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd          131      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            4      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc          131      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead    208578809     23.71%     85.10% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite    127576276     14.50%     99.60% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      1739302      0.20%     99.80% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      1739562      0.20%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total    879640074                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples     53617344                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commitStats0.numInsts           564807231                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps             879640074                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP     564807231                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP       879640074                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 0.630833                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 1.585204                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs         339633949                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts           3479261                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts        849969699                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts       210318111                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts      129315838                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass     26563085      3.02%      3.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu    513442774     58.37%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd          131      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            4      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc          131      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead    208578809     23.71%     85.10% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite    127576276     14.50%     99.60% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead      1739302      0.20%     99.80% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite      1739562      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total    879640074                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl     74440459                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl     47627371                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl     26813088                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl     18570546                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl     55869913                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall     26313083                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn     26313080                       # Class of control type instructions committed (Count)
system.cpu5.dcache.demandHits::cpu5.data    234353958                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total        234353958                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data    234368526                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total       234368526                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data       576075                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total         576075                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data       624604                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total        624604                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu5.data  43018057992                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total  43018057992                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu5.data  43018057992                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total  43018057992                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu5.data    234930033                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total    234930033                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data    234993130                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total    234993130                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.002452                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.002452                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.002658                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.002658                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu5.data 74674.405228                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 74674.405228                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu5.data 68872.530422                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 68872.530422                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs        35931                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets       717484                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs          858                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets        14917                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs     41.877622                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets    48.098411                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       208001                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           208001                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu5.data       305471                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total       305471                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu5.data       305471                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total       305471                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu5.data       270604                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       270604                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu5.data       319130                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       319130                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu5.data  23000181492                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  23000181492                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu5.data  26736302492                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  26736302492                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu5.data     0.001152                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.001152                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu5.data     0.001358                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.001358                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu5.data 84995.718807                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 84995.718807                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu5.data 83778.718679                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 83778.718679                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                317993                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu5.data           16                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total           16                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu5.data       448000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total       448000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data           51                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           51                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data     0.686275                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.686275                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu5.data        12800                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total        12800                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu5.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu5.data      1095500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      1095500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu5.data     0.686275                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.686275                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu5.data        31300                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total        31300                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data           51                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           51                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data           51                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           51                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data    105225362                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total      105225362                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data       416386                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total       416386                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu5.data  29342647000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total  29342647000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu5.data    105641748                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total    105641748                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.003941                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.003941                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu5.data 70469.821272                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 70469.821272                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu5.data       305464                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total       305464                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu5.data       110922                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       110922                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu5.data   9484686500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total   9484686500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu5.data     0.001050                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.001050                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu5.data 85507.712627                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 85507.712627                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.hits::cpu5.data        14568                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.hits::total        14568                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.misses::cpu5.data        48529                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.misses::total        48529                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.accesses::cpu5.data        63097                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.accesses::total        63097                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.missRate::cpu5.data     0.769117                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.missRate::total     0.769117                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMisses::cpu5.data        48526                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMisses::total        48526                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::cpu5.data   3736121000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::total   3736121000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissRate::cpu5.data     0.769070                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMissRate::total     0.769070                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::cpu5.data 76992.148539                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::total 76992.148539                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu5.data    129128596                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total     129128596                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data       159689                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       159689                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu5.data  13675410992                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  13675410992                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu5.data    129288285                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total    129288285                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.001235                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.001235                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu5.data 85637.777129                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 85637.777129                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrHits::cpu5.data            7                       # number of WriteReq MSHR hits (Count)
system.cpu5.dcache.WriteReq.mshrHits::total            7                       # number of WriteReq MSHR hits (Count)
system.cpu5.dcache.WriteReq.mshrMisses::cpu5.data       159682                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       159682                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu5.data  13515494992                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  13515494992                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu5.data     0.001235                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.001235                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu5.data 84640.065831                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 84640.065831                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse          611.534574                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs           234687766                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            319130                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs            735.398634                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick        79785409500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data   611.534574                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.597202                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.597202                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024           39                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4           33                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.038086                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses         470305594                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses        470305594                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles               100553407                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles             85561872                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                153336085                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles             13908597                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles               2928164                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved            44420219                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                  150                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts            1038641852                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  797                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.executeStats0.numInsts          984647154                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches        81554974                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts      234733495                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts     146638422                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           2.763539                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads     158322877                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites    153277821                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads       2995757                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites      2659733                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads   1133218078                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites    697348465                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs        381371917                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads    516641341                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches          78604508                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    231470974                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                5856622                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                 416                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles         2545                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                121210453                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes              2102954                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         356288125                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             2.970892                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            3.291494                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0               173707302     48.75%     48.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                 6998141      1.96%     50.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                 4309171      1.21%     51.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                29749522      8.35%     60.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                14964725      4.20%     64.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                15273974      4.29%     68.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                31192282      8.75%     77.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                10497936      2.95%     80.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                69595072     19.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           356288125                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts            682346118                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            1.915092                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches          88030732                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.247070                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles    121885879                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.icache.demandHits::cpu5.inst    121209991                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total        121209991                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst    121209991                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total       121209991                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst          462                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total            462                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst          462                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total           462                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu5.inst     17889000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total     17889000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu5.inst     17889000                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total     17889000                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu5.inst    121210453                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total    121210453                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst    121210453                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total    121210453                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu5.inst 38720.779221                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 38720.779221                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu5.inst 38720.779221                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 38720.779221                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.writebacks::writebacks          170                       # number of writebacks (Count)
system.cpu5.icache.writebacks::total              170                       # number of writebacks (Count)
system.cpu5.icache.demandMshrHits::cpu5.inst           65                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           65                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu5.inst           65                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           65                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu5.inst          397                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total          397                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu5.inst          397                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total          397                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu5.inst     15811500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total     15811500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu5.inst     15811500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total     15811500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu5.inst     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu5.inst     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu5.inst 39827.455919                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 39827.455919                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu5.inst 39827.455919                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 39827.455919                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                   170                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst    121209991                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total      121209991                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst          462                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total          462                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu5.inst     17889000                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total     17889000                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu5.inst    121210453                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total    121210453                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu5.inst 38720.779221                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 38720.779221                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu5.inst           65                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           65                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu5.inst          397                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total          397                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu5.inst     15811500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total     15811500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu5.inst     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu5.inst 39827.455919                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 39827.455919                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse          160.402763                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs           121210388                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs               397                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          305315.838791                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick        79785378500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst   160.402763                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.626573                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.626573                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024          227                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::4          221                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.886719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses         242421303                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses        242421303                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                  2928164                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                  13717421                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                10447639                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts            1004956794                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                2226                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts               239003940                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts              153102567                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                  148                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                      379                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                10431673                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents           141                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect       1379356                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect      1542619                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts             2921975                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit               983015674                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount              981395586                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                631660620                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                955709605                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       2.754413                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.660934                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                  128840203                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads               28685826                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses              108294                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                141                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores              23786729                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                 15603                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples         210255630                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean             2.657344                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev            4.373573                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9             210139969     99.94%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19                2966      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29               14716      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                 941      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                  80      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                 224      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                1146      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                 443      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                 421      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                 533      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109               171      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119               485      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129               714      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139               571      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             25997      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159              2027      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169              3339      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179             17179      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189              1119      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199              1230      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209             30755      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219              1617      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229               720      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239               590      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249               579      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259               581      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269               591      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279               462      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289               427      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299               410      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows            4627      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value             979                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total           210255630                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.addedLoadsAndStores        392106507                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu5.mmu.dtb.rdAccesses              234634806                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses              146694733                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     1759                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     1686                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses              121210879                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                      504                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  62268545000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::5e+10-1e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  62268545000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  62268545000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON 257935020000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  62268545000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles               2928164                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles               107470332                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               24406315                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                160120372                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles             61362942                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts            1028081863                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                 1859                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents               1172149                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents              12781062                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents              45228697                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands         1153843187                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                 2968689728                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups              1190629418                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  3157650                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps           1004291240                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps               149551850                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                 69399460                       # count of insts added to the skid buffer (Count)
system.cpu5.rename.intReturned              624283841                       # count of registers freed and written back to integer free list (Count)
system.cpu5.rename.fpReturned                 1739699                       # count of registers freed and written back to floating point free list (Count)
system.cpu5.rob.reads                      1290158907                       # The number of ROB reads (Count)
system.cpu5.rob.writes                     2026458312                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts               564807231                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                 879640074                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                        44593004                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              0.890350                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              1.123153                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       94711869                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     299                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      94049004                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                184758                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined            17974207                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined          6747762                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                190                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples           44576345                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              2.109841                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             2.263105                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                 20075452     45.04%     45.04% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  2033937      4.56%     49.60% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  2617655      5.87%     55.47% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                  6718944     15.07%     70.54% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                  5092642     11.42%     81.97% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  4050730      9.09%     91.06% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                  2148836      4.82%     95.88% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                  1599501      3.59%     99.46% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                   238648      0.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total             44576345                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                    974      0.04%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                112277      4.07%      4.11% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite              1031540     37.42%     41.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead           732001     26.55%     68.08% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite          879776     31.92%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass      3691191      3.92%      3.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     52173595     55.47%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd          136      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            8      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc          135      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead     20001189     21.27%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite     12394584     13.18%     93.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      3047388      3.24%     97.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      2740778      2.91%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      94049004                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        2.109053                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                            2756568                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.029310                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               222248192                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites              101934855                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       86340625                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 13367480                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                10751539                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses         4767756                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   85714025                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                     7400356                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numRecvResp                      22331342                       # Number of received responses (Count)
system.cpu6.numRecvRespBytes                150928471                       # Number of received response bytes (Byte)
system.cpu6.recvRespAvgBW                        3.38                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu6.recvRespAvgSize                      6.76                       # Average packet size per received response ((Byte/Count))
system.cpu6.recvRespAvgRate                      0.50                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu6.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu6.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu6.numSquashedInsts                   389674                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.timesIdled                            159                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                          16659                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                   595814126                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads      22943630                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores     15523078                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads      4314921                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores      2060090                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return      2401616     28.67%     28.67% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect      2412009     28.79%     57.46% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect           28      0.00%     57.46% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond      3206627     38.28%     95.74% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond       356632      4.26%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond           94      0.00%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total       8377006                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return       401547     30.43%     30.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect       411941     31.22%     61.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect           24      0.00%     61.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond       399414     30.27%     91.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond       106580      8.08%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond           88      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total      1319594                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect           90      0.05%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect            5      0.00%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond       187005     99.92%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond           44      0.02%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond            7      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total       187151                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return      2000069     28.34%     28.34% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect      2000068     28.34%     56.68% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect            4      0.00%     56.68% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond      2807202     39.78%     96.46% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond       250052      3.54%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond            6      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total      7057401                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect           54      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect            4      0.00%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond       186936     99.95%     99.98% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond           25      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond            5      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total       187024                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::DirectCond       186844    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::total       186844                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::CallDirect           54     30.00%     30.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::CallIndirect            4      2.22%     32.22% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::DirectCond           92     51.11%     83.33% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::DirectUncond           25     13.89%     97.22% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     97.22% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::IndirectUncond            5      2.78%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::total          180                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget      1475932     17.62%     17.62% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB      4499459     53.71%     71.33% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS      2401613     28.67%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect            2      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total      8377006                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch       106955     57.15%     57.15% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return        80194     42.85%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total       187149                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted          3206627                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken      1731368                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect           187151                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss           176                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.BTBLookups             8377006                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates              106944                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                4783010                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.570969                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted            238                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups            122                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                 2                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             120                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return      2401616     28.67%     28.67% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect      2412009     28.79%     57.46% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect           28      0.00%     57.46% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond      3206627     38.28%     95.74% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond       356632      4.26%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond           94      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total      8377006                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return      2401616     66.82%     66.82% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect          126      0.00%     66.83% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect           28      0.00%     66.83% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond      1192050     33.17%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond           82      0.00%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond           94      0.00%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total      3593996                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect           90      0.08%      0.08% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%      0.08% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond       106810     99.87%     99.96% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond           44      0.04%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total       106944                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect           90      0.08%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond       106810     99.87%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond           44      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total       106944                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups          122                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits            2                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses          120                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords           12                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords          134                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.ras.pushes             2813584                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops               2813581                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes            813512                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used               2000069                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct            2000069                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.commit.commitSquashedInsts       17726732                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            109                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts           187046                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples     42201406                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     1.818374                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     2.897176                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0       25828931     61.20%     61.20% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        4274416     10.13%     71.33% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         540091      1.28%     72.61% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3        2520480      5.97%     78.58% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         710873      1.68%     80.27% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         658593      1.56%     81.83% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6         465478      1.10%     82.93% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7        2727787      6.46%     89.40% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8        4474757     10.60%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total     42201406                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         72                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls              2000072                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass      2000081      2.61%      2.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     46465338     60.55%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd          131      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            4      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc          131      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead     18146261     23.65%     86.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite      9625694     12.54%     99.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead       250014      0.33%     99.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite       250274      0.33%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     76737928                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples      4474757                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commitStats0.numInsts            50084784                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps              76737928                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP      50084784                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP        76737928                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 0.890350                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 1.123153                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs          28272243                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts            500685                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts         74091902                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts        18396275                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts        9875968                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass      2000081      2.61%      2.61% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu     46465338     60.55%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd          131      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            4      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc          131      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead     18146261     23.65%     86.80% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite      9625694     12.54%     99.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead       250014      0.33%     99.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite       250274      0.33%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total     76737928                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl      7057402                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl      5057323                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl      2000079                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl      2807203                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl      4250199                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall      2000072                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn      2000069                       # Class of control type instructions committed (Count)
system.cpu6.dcache.demandHits::cpu6.data     21633367                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total         21633367                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data     21633373                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total        21633373                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data       697889                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total         697889                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data       697898                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total        697898                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu6.data  47078442637                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total  47078442637                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu6.data  47078442637                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total  47078442637                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu6.data     22331256                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total     22331256                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data     22331271                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total     22331271                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.031252                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.031252                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.031252                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.031252                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu6.data 67458.353172                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 67458.353172                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu6.data 67457.483238                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 67457.483238                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs          102                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets      1367672                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs            9                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets        29719                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs     11.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets    46.020122                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks        63328                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total            63328                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu6.data       573242                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total       573242                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu6.data       573242                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total       573242                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu6.data       124647                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       124647                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu6.data       124649                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       124649                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu6.data  10696288637                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  10696288637                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu6.data  10696481637                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  10696481637                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu6.data     0.005582                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.005582                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu6.data     0.005582                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.005582                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu6.data 85812.644003                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 85812.644003                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu6.data 85812.815482                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 85812.815482                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                123554                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu6.data           11                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total           11                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data           25                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           25                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu6.data       381500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total       381500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data           36                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           36                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data     0.694444                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.694444                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu6.data        15260                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total        15260                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu6.data           25                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           25                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu6.data       893500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total       893500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu6.data     0.694444                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.694444                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu6.data        35740                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total        35740                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data           36                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           36                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data           36                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           36                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data     11944781                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total       11944781                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data       635539                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total       635539                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu6.data  41418683000                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total  41418683000                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu6.data     12580320                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total     12580320                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.050519                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.050519                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu6.data 65170.954104                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 65170.954104                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu6.data       573242                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total       573242                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu6.data        62297                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total        62297                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu6.data   5098879000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total   5098879000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu6.data     0.004952                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.004952                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu6.data 81847.905999                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 81847.905999                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.SoftPFReq.hits::cpu6.data            6                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.hits::total            6                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.misses::cpu6.data            9                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.misses::total            9                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.accesses::cpu6.data           15                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.accesses::total           15                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.missRate::cpu6.data     0.600000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.missRate::total     0.600000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.mshrMisses::cpu6.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu6.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu6.dcache.SoftPFReq.mshrMissLatency::cpu6.data       193000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu6.dcache.SoftPFReq.mshrMissLatency::total       193000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu6.dcache.SoftPFReq.mshrMissRate::cpu6.data     0.133333                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.mshrMissRate::total     0.133333                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.avgMshrMissLatency::cpu6.data        96500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.SoftPFReq.avgMshrMissLatency::total        96500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu6.data      9688586                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       9688586                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data        62350                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total        62350                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu6.data   5659759637                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total   5659759637                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu6.data      9750936                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      9750936                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.006394                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.006394                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu6.data 90774.011820                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 90774.011820                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu6.data        62350                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total        62350                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu6.data   5597409637                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total   5597409637                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu6.data     0.006394                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.006394                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu6.data 89774.011820                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 89774.011820                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse          190.803522                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs            21758097                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            124638                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs            174.570332                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick        79788351500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data   190.803522                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.186332                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.186332                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024           42                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4           38                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.041016                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses          44787324                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses         44787324                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                 8471423                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles             20134137                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                 14468463                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles              1190242                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                312080                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             4231602                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                  135                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              98569903                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  712                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.executeStats0.numInsts           93659323                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches         7748076                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts       22995127                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts      14994571                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           2.100314                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads      22121995                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites     16984270                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads       2741135                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites      2027108                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads    105272271                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites     60138474                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs         37989698                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads     51354154                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches           6901074                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                     33832769                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                 624428                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                  31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles          206                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                 10380275                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes               155870                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples          44576345                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             2.385466                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            3.186960                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                26581175     59.63%     59.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  351831      0.79%     60.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  116850      0.26%     60.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                 3035927      6.81%     67.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                 2188934      4.91%     72.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                 1303810      2.92%     75.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                 3008538      6.75%     82.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  598232      1.34%     83.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 7391048     16.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total            44576345                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts             64988728                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            1.457375                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches           8377006                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.187855                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles     10431125                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.icache.demandHits::cpu6.inst     10379881                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total         10379881                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst     10379881                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total        10379881                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst          394                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total            394                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst          394                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total           394                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu6.inst     23781500                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total     23781500                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu6.inst     23781500                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total     23781500                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu6.inst     10380275                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total     10380275                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst     10380275                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total     10380275                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.000038                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000038                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.000038                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000038                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu6.inst 60359.137056                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 60359.137056                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu6.inst 60359.137056                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 60359.137056                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs          331                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs    165.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.writebacks::writebacks          110                       # number of writebacks (Count)
system.cpu6.icache.writebacks::total              110                       # number of writebacks (Count)
system.cpu6.icache.demandMshrHits::cpu6.inst           76                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           76                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu6.inst           76                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           76                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu6.inst          318                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total          318                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu6.inst          318                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total          318                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu6.inst     19777500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total     19777500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu6.inst     19777500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total     19777500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu6.inst     0.000031                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000031                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu6.inst     0.000031                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000031                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu6.inst 62193.396226                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 62193.396226                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu6.inst 62193.396226                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 62193.396226                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                   110                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst     10379881                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total       10379881                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst          394                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total          394                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu6.inst     23781500                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total     23781500                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu6.inst     10380275                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total     10380275                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.000038                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000038                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu6.inst 60359.137056                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 60359.137056                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu6.inst           76                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           76                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu6.inst          318                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total          318                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu6.inst     19777500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total     19777500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu6.inst     0.000031                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000031                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu6.inst 62193.396226                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 62193.396226                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse          133.581984                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs            10380199                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs               318                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          32642.135220                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick        79788320500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst   133.581984                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.521805                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.521805                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024          208                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::4          203                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses          20760868                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses         20760868                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                   312080                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                   2063480                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                 3458419                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              94712168                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                  31                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                22943630                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts               15523078                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   97                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                       24                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                 3474685                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents            21                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect         80210                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect       106900                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts              187110                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                92549590                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               91108381                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 58286290                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 85800775                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       2.043109                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.679321                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                    9939117                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                4547352                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                3947                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                 21                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores               5647110                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                 29724                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples          18396274                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean             2.954501                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev            7.506277                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9              18365977     99.84%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                  35      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                  24      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                   6      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                   1      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                   2      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                   1      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119                 1      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129                 1      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             18570      0.10%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159               650      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169               413      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179              3342      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189               404      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199               314      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209              4514      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219               323      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229                80      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239                72      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249                71      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259               111      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269               108      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279                73      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289                74      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299                74      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows            1033      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            1042                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total            18396274                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.addedLoadsAndStores         38466708                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu6.mmu.dtb.rdAccesses               22697850                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses               14994571                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     1027                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                      977                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses               10380310                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                      101                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean 109059379000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::stdev 96770172229.401627                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1.5e+11-2e+11            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  40632534000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value 177486224000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON 102084807000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED 218118758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                312080                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 9016424                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                5935613                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                 14962277                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles             14349951                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              96293284                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                   18                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                   167                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents               4064654                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents               9988109                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands          111796878                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                  288503588                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups               108774390                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                  2907072                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             96924830                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                14871951                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  6946384                       # count of insts added to the skid buffer (Count)
system.cpu6.rename.intReturned               53616983                       # count of registers freed and written back to integer free list (Count)
system.cpu6.rename.fpReturned                  250411                       # count of registers freed and written back to floating point free list (Count)
system.cpu6.rob.reads                       130566127                       # The number of ROB reads (Count)
system.cpu6.rob.writes                      191304297                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                50084784                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  76737928                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       335083407                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              0.618214                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              1.617562                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                      959994834                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     280                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                     946156943                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                 20387                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined           114860026                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined         62861723                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                160                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          335065678                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              2.823795                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             2.038776                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                 73764348     22.01%     22.01% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                 24362702      7.27%     29.29% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                 33542890     10.01%     39.30% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                 76060015     22.70%     62.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                 57265537     17.09%     79.09% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                 37812402     11.29%     90.37% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                 20114285      6.00%     96.38% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                  9429444      2.81%     99.19% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                  2714055      0.81%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            335065678                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                 837443     20.06%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%     20.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead               1429962     34.24%     54.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite              1644809     39.39%     93.69% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead           247404      5.92%     99.61% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           16090      0.39%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass     29383311      3.11%      3.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu    551664728     58.31%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd          133      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            6      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc          132      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead    222226868     23.49%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite    139533320     14.75%     99.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      1721246      0.18%     99.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      1627199      0.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total     946156943                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        2.823646                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                            4175708                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.004413                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads              2224604580                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites             1071317304                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses      935225810                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                  6971074                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                 3537949                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses         3259732                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                  917336998                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                     3612342                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numRecvResp                     223799089                       # Number of received responses (Count)
system.cpu7.numRecvRespBytes               1539800983                       # Number of received response bytes (Byte)
system.cpu7.recvRespAvgBW                        4.60                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu7.recvRespAvgSize                      6.88                       # Average packet size per received response ((Byte/Count))
system.cpu7.recvRespAvgRate                      0.67                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu7.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu7.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu7.numSquashedInsts                  5697963                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.timesIdled                            156                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                          17729                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                   305323723                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads     227523934                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores    145063309                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads     58134949                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores     22202399                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return     30698214     36.40%     36.40% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect     30381029     36.02%     72.42% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect           20      0.00%     72.42% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond     18775447     22.26%     94.68% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond      3967463      4.70%     99.38% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%     99.38% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond       519399      0.62%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total      84341572                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return      5385373     42.12%     42.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect      5068190     39.64%     81.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect           15      0.00%     81.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond       963576      7.54%     89.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond      1348904     10.55%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond        19403      0.15%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total     12785461                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return          517      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect           78      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect            5      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond      2562794     93.35%     93.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond           36      0.00%     93.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%     93.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond       182067      6.63%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total      2745497                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return     25312841     35.37%     35.37% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect     25312839     35.37%     70.75% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect            5      0.00%     70.75% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond     17811860     24.89%     95.64% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond      2618559      3.66%     99.30% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%     99.30% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond       499996      0.70%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total     71556100                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return          517      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect           49      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect            4      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond      2545649     93.31%     93.33% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond           17      0.00%     93.33% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.33% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond       182059      6.67%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total      2728295                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::DirectCond      2545573    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::total      2545573                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::Return          517      0.28%      0.28% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::CallDirect           49      0.03%      0.31% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::CallIndirect            4      0.00%      0.31% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::DirectCond           76      0.04%      0.35% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::DirectUncond           17      0.01%      0.36% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%      0.36% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::IndirectUncond       182059     99.64%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::total       182722                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget      8991907     10.66%     10.66% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB     44137870     52.33%     62.99% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS     30698211     36.40%     99.39% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect       513584      0.61%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total     84341572                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch      1411858     51.42%     51.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return      1151210     41.93%     93.36% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect          517      0.02%     93.37% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect       181910      6.63%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total      2745495                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted         18775447                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken      9790452                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect          2745497                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss           144                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.BTBLookups            84341572                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates             1411697                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits               51729242                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.613330                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted            200                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups         519419                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits            513584                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses            5835                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return     30698214     36.40%     36.40% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect     30381029     36.02%     72.42% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect           20      0.00%     72.42% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond     18775447     22.26%     94.68% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond      3967463      4.70%     99.38% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%     99.38% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond       519399      0.62%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total     84341572                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return     30698214     94.13%     94.13% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect          121      0.00%     94.13% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect           20      0.00%     94.13% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond      1394517      4.28%     98.41% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond           59      0.00%     98.41% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%     98.41% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond       519399      1.59%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total     32612330                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect           78      0.01%      0.01% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond      1411583     99.99%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond           36      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total      1411697                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect           78      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond      1411583     99.99%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond           36      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total      1411697                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups       519419                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits       513584                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses         5835                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords       182072                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords       701491                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.ras.pushes            35766422                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops              35766419                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes          10453578                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used              25312841                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct           25312324                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect              517                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.commit.commitSquashedInsts      114949035                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            120                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts          2745576                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    319825982                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     2.642484                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     3.056428                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0      122086193     38.17%     38.17% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1       52846414     16.52%     54.70% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2       18845676      5.89%     60.59% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3       33269288     10.40%     70.99% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4       11361964      3.55%     74.54% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5        3301386      1.03%     75.58% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6        5468236      1.71%     77.29% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7       21149374      6.61%     83.90% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8       51497451     16.10%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    319825982                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         80                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls             25312844                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass     25562846      3.02%      3.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu    493754645     58.42%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd          129      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            2      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc          129      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead    199825876     23.64%     85.09% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite    122762577     14.53%     99.62% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      1614298      0.19%     99.81% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      1614556      0.19%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total    845135058                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples     51497451                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commitStats0.numInsts           542018078                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps             845135058                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP     542018078                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP       845135058                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 0.618214                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 1.617562                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs         325817307                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts           3229243                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts        816465049                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts       201440174                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts      124377133                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass     25562846      3.02%      3.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu    493754645     58.42%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd          129      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu            2      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc          129      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead    199825876     23.64%     85.09% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite    122762577     14.53%     99.62% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead      1614298      0.19%     99.81% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite      1614556      0.19%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total    845135058                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl     71556101                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl     45743259                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl     25812842                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl     17811861                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl     53744240                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall     25312844                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn     25312841                       # Class of control type instructions committed (Count)
system.cpu7.dcache.demandHits::cpu7.data    223508423                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total        223508423                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data    223523014                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total       223523014                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data       227522                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total         227522                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data       275996                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total        275996                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu7.data  19437465910                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total  19437465910                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu7.data  19437465910                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total  19437465910                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu7.data    223735945                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total    223735945                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data    223799010                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total    223799010                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.001017                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.001017                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.001233                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.001233                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu7.data 85431.149120                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 85431.149120                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu7.data 70426.621799                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 70426.621799                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs        40145                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs         1105                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs     36.330317                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       171388                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           171388                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu7.data        18672                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total        18672                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu7.data        18672                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total        18672                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu7.data       208850                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       208850                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu7.data       257324                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       257324                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu7.data  18175589910                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  18175589910                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu7.data  22129440910                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  22129440910                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu7.data     0.000933                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.000933                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu7.data     0.001150                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.001150                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu7.data 87027.004597                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 87027.004597                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu7.data 85998.355808                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 85998.355808                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                255750                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu7.data           11                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total           11                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data           29                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           29                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu7.data       435000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total       435000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data           40                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           40                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data     0.725000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.725000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu7.data        15000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total        15000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu7.data           29                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           29                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu7.data      1019000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      1019000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu7.data     0.725000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.725000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu7.data 35137.931034                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 35137.931034                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data           40                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           40                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data           40                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           40                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data     99225222                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total       99225222                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data        98636                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total        98636                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu7.data   8008507500                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total   8008507500                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu7.data     99323858                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total     99323858                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.000993                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.000993                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu7.data 81192.541263                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 81192.541263                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu7.data        18668                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total        18668                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu7.data        79968                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total        79968                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu7.data   6875672500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total   6875672500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu7.data     0.000805                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.000805                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu7.data 85980.298369                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 85980.298369                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.SoftPFReq.hits::cpu7.data        14591                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.hits::total        14591                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.misses::cpu7.data        48474                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.misses::total        48474                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.accesses::cpu7.data        63065                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.accesses::total        63065                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.missRate::cpu7.data     0.768636                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.missRate::total     0.768636                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.mshrMisses::cpu7.data        48474                       # number of SoftPFReq MSHR misses (Count)
system.cpu7.dcache.SoftPFReq.mshrMisses::total        48474                       # number of SoftPFReq MSHR misses (Count)
system.cpu7.dcache.SoftPFReq.mshrMissLatency::cpu7.data   3953851000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu7.dcache.SoftPFReq.mshrMissLatency::total   3953851000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu7.dcache.SoftPFReq.mshrMissRate::cpu7.data     0.768636                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.mshrMissRate::total     0.768636                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.avgMshrMissLatency::cpu7.data 81566.427363                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.SoftPFReq.avgMshrMissLatency::total 81566.427363                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu7.data    124283201                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total     124283201                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data       128886                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       128886                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu7.data  11428958410                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  11428958410                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu7.data    124412087                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total    124412087                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.001036                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.001036                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu7.data 88674.940723                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 88674.940723                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrHits::cpu7.data            4                       # number of WriteReq MSHR hits (Count)
system.cpu7.dcache.WriteReq.mshrHits::total            4                       # number of WriteReq MSHR hits (Count)
system.cpu7.dcache.WriteReq.mshrMisses::cpu7.data       128882                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       128882                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu7.data  11299917410                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  11299917410                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu7.data     0.001036                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.001036                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu7.data 87676.459164                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 87676.459164                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse          551.518678                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs           223780426                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            257324                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs            869.644596                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick        79791019500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data   551.518678                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.538592                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.538592                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024           41                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::1           10                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4           31                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.040039                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses         447855504                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses        447855504                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                95993579                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles             76608585                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                146331921                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles             13385885                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles               2745708                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved            42575537                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                  114                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts             991509931                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  633                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.executeStats0.numInsts          940458975                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches        78234521                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts      223307123                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts     138959242                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           2.806641                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads     150437908                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites    146596832                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads       1625861                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites      1646469                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads   1082766518                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites    668638910                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs        362266365                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads    491979525                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches          75349665                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    215888167                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                5491644                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                 202                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles         1229                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                115782050                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes              2008703                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         335065678                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             3.006288                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            3.294499                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0               161154079     48.10%     48.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                 6824891      2.04%     50.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                 4253904      1.27%     51.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                28176402      8.41%     59.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                14162176      4.23%     64.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                14576304      4.35%     68.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                29627252      8.84%     77.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                10177231      3.04%     80.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                66113439     19.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           335065678                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts            650814690                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            1.942247                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches          84341572                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.251703                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles    116430258                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.icache.demandHits::cpu7.inst    115781689                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total        115781689                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst    115781689                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total       115781689                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst          361                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total            361                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst          361                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total           361                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu7.inst     26191500                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total     26191500                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu7.inst     26191500                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total     26191500                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu7.inst    115782050                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total    115782050                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst    115782050                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total    115782050                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.000003                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000003                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.000003                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000003                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu7.inst 72552.631579                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 72552.631579                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu7.inst 72552.631579                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 72552.631579                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs          118                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           118                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.writebacks::writebacks          111                       # number of writebacks (Count)
system.cpu7.icache.writebacks::total              111                       # number of writebacks (Count)
system.cpu7.icache.demandMshrHits::cpu7.inst           54                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           54                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu7.inst           54                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           54                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu7.inst          307                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total          307                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu7.inst          307                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total          307                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu7.inst     22228500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total     22228500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu7.inst     22228500                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total     22228500                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu7.inst     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu7.inst     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu7.inst 72405.537459                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 72405.537459                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu7.inst 72405.537459                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 72405.537459                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                   111                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst    115781689                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total      115781689                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst          361                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total          361                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu7.inst     26191500                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total     26191500                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu7.inst    115782050                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total    115782050                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu7.inst 72552.631579                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 72552.631579                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu7.inst           54                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           54                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu7.inst          307                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total          307                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu7.inst     22228500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total     22228500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu7.inst     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu7.inst 72405.537459                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 72405.537459                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse          130.520235                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs           115781996                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs               307                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          377140.052117                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick        79790988500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst   130.520235                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.509845                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.509845                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024          196                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ageTaskId_1024::4          188                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.765625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses         231564407                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses        231564407                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                  2745708                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                  12518029                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                 9487240                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts             959995114                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                2184                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts               227523934                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts              145063309                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                  100                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                      331                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                 9461912                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents           115                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect       1333745                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect      1466330                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts             2800075                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit               939381009                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount              938485542                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                604472164                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                915285969                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       2.800752                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.660419                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                  123967888                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads               26083757                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses              107055                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                115                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores              20686176                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                   879                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples         201377694                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean             2.643874                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev            4.168331                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9             201276740     99.95%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                2724      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29               12908      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                1435      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                 551      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                 400      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                1510      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                 546      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                 359      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                 373      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109                43      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119               413      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129               561      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139               504      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             20964      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159              1689      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169              3222      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179             14281      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189               815      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199              1908      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209             26094      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219              1543      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229               595      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239               568      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249               505      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259               591      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269               538      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279               418      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289               418      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299               388      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows            4090      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            1066                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total           201377694                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.addedLoadsAndStores        372587243                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu7.mmu.dtb.rdAccesses              223354941                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses              139015547                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     1275                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     1218                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses              115782260                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                      279                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  72870888000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::5e+10-1e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  72870888000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  72870888000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON 247332677000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  72870888000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles               2745708                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles               102668806                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               22044452                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                152912139                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles             54694573                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts             982094400                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                 1511                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents               1135017                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents              10682491                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents              40802036                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands         1103878242                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                 2833207761                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups              1137749831                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                  1704021                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps            963562326                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps               140315820                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                 66358172                       # count of insts added to the skid buffer (Count)
system.cpu7.rename.intReturned              599728211                       # count of registers freed and written back to integer free list (Count)
system.cpu7.rename.fpReturned                 1614687                       # count of registers freed and written back to floating point free list (Count)
system.cpu7.rob.reads                      1228412000                       # The number of ROB reads (Count)
system.cpu7.rob.writes                     1935415168                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts               542018078                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                 845135058                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   471                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                  2890                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                   225                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                 12888                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                   297                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                  9457                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                   180                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                  1812                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.inst                   281                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.data                 57762                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.inst                   277                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.data                 40614                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.inst                   139                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.data                  1587                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.inst                    95                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.data                 32200                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    161175                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  471                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                 2890                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                  225                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                12888                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                  297                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                 9457                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                  180                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                 1812                       # number of overall hits (Count)
system.l2.overallHits::cpu4.inst                  281                       # number of overall hits (Count)
system.l2.overallHits::cpu4.data                57762                       # number of overall hits (Count)
system.l2.overallHits::cpu5.inst                  277                       # number of overall hits (Count)
system.l2.overallHits::cpu5.data                40614                       # number of overall hits (Count)
system.l2.overallHits::cpu6.inst                  139                       # number of overall hits (Count)
system.l2.overallHits::cpu6.data                 1587                       # number of overall hits (Count)
system.l2.overallHits::cpu7.inst                   95                       # number of overall hits (Count)
system.l2.overallHits::cpu7.data                32200                       # number of overall hits (Count)
system.l2.overallHits::total                   161175                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                2142                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data              433627                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                 160                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data              177470                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                 107                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data              180241                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                 157                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data              120886                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.inst                 115                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.data              260231                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.inst                 120                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.data              277997                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.inst                 179                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.data              121086                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.inst                 212                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.data              224612                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1799342                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               2142                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data             433627                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                160                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data             177470                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                107                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data             180241                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                157                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data             120886                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.inst                115                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.data             260231                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.inst                120                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.data             277997                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.inst                179                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.data             121086                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.inst                212                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.data             224612                       # number of overall misses (Count)
system.l2.overallMisses::total                1799342                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      180659500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data    34914240500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst       15210500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data    16579555500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.inst       10147000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.data    17199958500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.inst       15255500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.data    10449125000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.inst       11341500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.data    23845033000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.inst       11952500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.data    25799494000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.inst       17674500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.data    10481498500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.inst       20635500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.data    21376967000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       160928748500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     180659500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data   34914240500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst      15210500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data   16579555500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.inst      10147000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.data   17199958500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.inst      15255500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.data   10449125000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.inst      11341500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.data   23845033000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.inst      11952500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.data   25799494000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.inst      17674500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.data   10481498500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.inst      20635500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.data   21376967000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      160928748500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              2613                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data            436517                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               385                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            190358                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst               404                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data            189698                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst               337                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data            122698                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.inst               396                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.data            317993                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.inst               397                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.data            318611                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.inst               318                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.data            122673                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.inst               307                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.data            256812                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1960517                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             2613                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data           436517                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              385                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           190358                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst              404                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data           189698                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst              337                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data           122698                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.inst              396                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.data           317993                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.inst              397                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.data           318611                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.inst              318                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.data           122673                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.inst              307                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.data           256812                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1960517                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.819747                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.993379                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.415584                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.932296                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.264851                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.950147                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.465875                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.985232                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.inst          0.290404                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.data          0.818354                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.inst          0.302267                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.data          0.872528                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.inst          0.562893                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.data          0.987063                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.inst          0.690554                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.data          0.874616                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.917790                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.819747                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.993379                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.415584                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.932296                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.264851                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.950147                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.465875                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.985232                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.inst         0.290404                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.data         0.818354                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.inst         0.302267                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.data         0.872528                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.inst         0.562893                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.data         0.987063                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.inst         0.690554                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.data         0.874616                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.917790                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 84341.503268                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 80516.758643                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst 95065.625000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 93421.736068                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.inst 94831.775701                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.data 95427.558103                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.inst 97168.789809                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.data 86437.842265                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.inst 98621.739130                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.data 91630.255427                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.inst 99604.166667                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.data 92804.936744                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.inst 98740.223464                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.data 86562.430834                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.inst 97337.264151                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.data 95172.862536                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    89437.554673                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 84341.503268                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 80516.758643                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst 95065.625000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 93421.736068                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.inst 94831.775701                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.data 95427.558103                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.inst 97168.789809                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.data 86437.842265                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.inst 98621.739130                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.data 91630.255427                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.inst 99604.166667                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.data 92804.936744                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.inst 98740.223464                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.data 86562.430834                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.inst 97337.264151                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.data 95172.862536                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   89437.554673                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1124611                       # number of writebacks (Count)
system.l2.writebacks::total                   1124611                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.inst                34                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.inst                25                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.inst                54                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.data                 2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.inst                17                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.inst                23                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.inst                 5                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.inst                26                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   198                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.inst               34                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.inst               25                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.inst               54                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.data                2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.inst               17                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.inst               23                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.inst                5                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.data                1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.inst               26                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  198                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            2140                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data          433627                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst             126                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data          177467                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.inst              82                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.data          180241                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.inst             103                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.data          120884                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.inst              98                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.data          260231                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu5.inst              97                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu5.data          277994                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu6.inst             174                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu6.data          121085                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.inst             186                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.data          224609                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1799144                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           2140                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data         433627                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst            126                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data         177467                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.inst             82                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.data         180241                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.inst            103                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.data         120884                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.inst             98                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.data         260231                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu5.inst             97                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu5.data         277994                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu6.inst            174                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu6.data         121085                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.inst            186                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.data         224609                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1799144                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    159152500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data  30577970500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst     10663000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data  14804695000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.inst      6920000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.data  15397548500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.inst      8812500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.data   9240102000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.inst      8560000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.data  21242723000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu5.inst      8621000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu5.data  23019378500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu6.inst     15414500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu6.data   9270634500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.inst     16351500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.data  19130669500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   142918216500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    159152500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data  30577970500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst     10663000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data  14804695000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.inst      6920000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.data  15397548500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.inst      8812500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.data   9240102000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.inst      8560000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.data  21242723000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu5.inst      8621000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu5.data  23019378500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu6.inst     15414500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu6.data   9270634500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.inst     16351500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.data  19130669500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  142918216500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.818982                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.993379                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.327273                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.932280                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.inst      0.202970                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.data      0.950147                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.inst      0.305638                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.data      0.985216                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.inst      0.247475                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.data      0.818354                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu5.inst      0.244332                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu5.data      0.872519                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu6.inst      0.547170                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu6.data      0.987055                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.inst      0.605863                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.data      0.874605                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.917689                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.818982                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.993379                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.327273                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.932280                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.inst     0.202970                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.data     0.950147                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.inst     0.305638                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.data     0.985216                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.inst     0.247475                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.data     0.818354                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu5.inst     0.244332                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu5.data     0.872519                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu6.inst     0.547170                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu6.data     0.987055                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.inst     0.605863                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.data     0.874605                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.917689                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 74370.327103                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 70516.758643                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 84626.984127                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 83422.241882                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.inst 84390.243902                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.data 85427.558103                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.inst 85558.252427                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.data 76437.758512                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.inst 87346.938776                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.data 81630.255427                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu5.inst 88876.288660                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu5.data 82805.306949                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu6.inst 88589.080460                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu6.data 76563.030103                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.inst 87911.290323                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.data 85173.209889                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 79436.785771                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 74370.327103                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 70516.758643                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 84626.984127                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 83422.241882                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.inst 84390.243902                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.data 85427.558103                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.inst 85558.252427                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.data 76437.758512                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.inst 87346.938776                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.data 81630.255427                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu5.inst 88876.288660                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu5.data 82805.306949                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu6.inst 88589.080460                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu6.data 76563.030103                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.inst 87911.290323                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.data 85173.209889                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 79436.785771                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        2267754                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       276188                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         276188                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst            471                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst            225                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst            297                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst            180                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu4.inst            281                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu5.inst            277                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu6.inst            139                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu7.inst             95                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1965                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2142                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst          160                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst          107                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst          157                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu4.inst          115                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu5.inst          120                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu6.inst          179                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu7.inst          212                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             3192                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    180659500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst     15210500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu2.inst     10147000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu3.inst     15255500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu4.inst     11341500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu5.inst     11952500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu6.inst     17674500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu7.inst     20635500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    282876500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         2613                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          385                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst          404                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst          337                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu4.inst          396                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu5.inst          397                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu6.inst          318                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu7.inst          307                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           5157                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.819747                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.415584                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.264851                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.465875                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu4.inst     0.290404                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu5.inst     0.302267                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu6.inst     0.562893                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu7.inst     0.690554                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.618965                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 84341.503268                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 95065.625000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu2.inst 94831.775701                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu3.inst 97168.789809                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu4.inst 98621.739130                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu5.inst 99604.166667                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu6.inst 98740.223464                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu7.inst 97337.264151                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 88620.457393                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            2                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu1.inst           34                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu2.inst           25                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu3.inst           54                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu4.inst           17                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu5.inst           23                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu6.inst            5                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu7.inst           26                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total            186                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         2140                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst          126                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu2.inst           82                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu3.inst          103                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu4.inst           98                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu5.inst           97                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu6.inst          174                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu7.inst          186                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         3006                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    159152500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst     10663000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu2.inst      6920000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu3.inst      8812500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu4.inst      8560000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu5.inst      8621000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu6.inst     15414500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu7.inst     16351500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    234495000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.818982                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.327273                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu2.inst     0.202970                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu3.inst     0.305638                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu4.inst     0.247475                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu5.inst     0.244332                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu6.inst     0.547170                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu7.inst     0.605863                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.582897                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 74370.327103                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 84626.984127                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu2.inst 84390.243902                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu3.inst 85558.252427                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu4.inst 87346.938776                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu5.inst 88876.288660                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu6.inst 88589.080460                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu7.inst 87911.290323                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 78008.982036                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data               925                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data              5316                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data              3985                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data              1032                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu4.data             26210                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu5.data             16391                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu6.data               356                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu7.data             13627                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 67842                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          311195                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data           90474                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data           91260                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data           60361                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu4.data          133495                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu5.data          143261                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu6.data           61024                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu7.data          115232                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1006302                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data  25121175500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data   8339641500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu2.data   8717681000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu3.data   5460734000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu4.data  12009331000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu5.data  13095065500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu6.data   5490830500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu7.data  10957249500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    89191708500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data        312120                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data         95790                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data         95245                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data         61393                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu4.data        159705                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu5.data        159652                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu6.data         61380                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu7.data        128859                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1074144                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.997036                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.944504                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.958161                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.983190                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu4.data      0.835885                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu5.data      0.897333                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu6.data      0.994200                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu7.data      0.894249                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.936841                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 80724.868651                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 92177.216659                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu2.data 95525.761560                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu3.data 90467.918027                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu4.data 89960.904903                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu5.data 91407.050767                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu6.data 89978.213490                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu7.data 95088.599521                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 88633.142436                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data       311195                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data        90474                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu2.data        91260                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu3.data        60361                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu4.data       133495                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu5.data       143261                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu6.data        61024                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu7.data       115232                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         1006302                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data  22009225500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data   7434901500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu2.data   7805081000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu3.data   4857124000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu4.data  10674381000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu5.data  11662455500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu6.data   4880590500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu7.data   9804929500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  79128688500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.997036                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.944504                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu2.data     0.958161                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu3.data     0.983190                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu4.data     0.835885                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu5.data     0.897333                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu6.data     0.994200                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu7.data     0.894249                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.936841                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 70724.868651                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 82177.216659                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu2.data 85525.761560                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu3.data 80467.918027                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu4.data 79960.904903                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu5.data 81407.050767                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu6.data 79978.213490                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu7.data 85088.599521                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 78633.142436                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data          1965                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data          7572                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data          5472                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data           780                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu4.data         31552                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.data         24223                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.data          1231                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu7.data         18573                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             91368                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data       122432                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data        86996                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data        88981                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data        60525                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu4.data       126736                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu5.data       134736                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu6.data        60062                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu7.data       109380                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          789848                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data   9793065000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data   8239914000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu2.data   8482277500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu3.data   4988391000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu4.data  11835702000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu5.data  12704428500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu6.data   4990668000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu7.data  10419717500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  71454163500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data       124397                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data        94568                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data        94453                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data        61305                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu4.data       158288                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.data       158959                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.data        61293                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu7.data       127953                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        881216                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.984204                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.919931                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.942066                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.987277                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu4.data     0.800667                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu5.data     0.847615                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu6.data     0.979916                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu7.data     0.854845                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.896316                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 79987.789140                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 94716.009931                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu2.data 95326.839438                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu3.data 82418.686493                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu4.data 93388.634642                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu5.data 94291.269594                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu6.data 83091.938330                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu7.data 95261.633754                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 90465.714289                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu1.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu3.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu5.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu6.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu7.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            12                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data       122432                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data        86993                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu2.data        88981                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu3.data        60523                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu4.data       126736                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu5.data       134733                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu6.data        60061                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu7.data       109377                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       789836                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data   8568745000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data   7369793500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu2.data   7592467500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu3.data   4382978000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu4.data  10568342000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu5.data  11356923000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu6.data   4390044000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu7.data   9325740000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  63555033000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.984204                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.919899                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu2.data     0.942066                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu3.data     0.987244                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu4.data     0.800667                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu5.data     0.847596                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu6.data     0.979900                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu7.data     0.854822                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.896302                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 69987.789140                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 84717.086432                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu2.data 85326.839438                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu3.data 72418.386399                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu4.data 83388.634642                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu5.data 84292.066532                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu6.data 73093.088693                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu7.data 85262.349488                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 80466.113218                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data               11                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data                2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data                1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data                4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu4.data                1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu5.data                1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu6.data                9                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu7.data                1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   30                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data              4                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu1.data              1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu6.data              2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu7.data              4                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 11                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu0.data        89500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu1.data        30500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu6.data        30500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu7.data        92500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total        243000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu0.data           15                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu4.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu5.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu6.data           11                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu7.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               41                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.266667                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu1.data     0.333333                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu6.data     0.181818                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu7.data     0.800000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.268293                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu0.data        22375                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu1.data        30500                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu6.data        15250                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu7.data        23125                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total 22090.909091                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu0.data            4                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu1.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu6.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu7.data            4                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             11                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu0.data        79000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu1.data        20500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu6.data        40000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu7.data        83000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       222500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu0.data     0.266667                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu1.data     0.333333                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu6.data     0.181818                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu7.data     0.800000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.268293                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu0.data        19750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu1.data        20500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu6.data        20000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu7.data        20750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 20227.272727                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         2311                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2311                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2311                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2311                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1262460                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1262460                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1262460                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1262460                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4093.517746                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      3630932                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    2271850                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.598227                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     787.505156                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst        4.058047                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data     1533.589679                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        0.436041                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data      239.147628                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst        0.159948                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data      202.227173                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst        0.215162                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data      107.899381                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.inst        0.118886                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.data      381.646077                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.inst        0.089373                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.data      369.468516                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.inst        0.528085                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.data      119.161581                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.inst        0.395380                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.data      346.871634                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.192262                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.000991                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.374412                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000106                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.058386                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.000039                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.049372                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000053                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.026343                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.inst            0.000029                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.data            0.093175                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.inst            0.000022                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.data            0.090202                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.inst            0.000129                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.data            0.029092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.inst            0.000097                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.data            0.084685                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999394                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  195                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1393                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2508                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   10086494                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  10086494                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1124611.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      2139.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples    433595.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       126.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples    177382.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.inst::samples        82.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.data::samples    180188.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.inst::samples       103.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.data::samples    120872.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu4.inst::samples        98.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu4.data::samples    260062.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu5.inst::samples        97.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu5.data::samples    277830.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu6.inst::samples       174.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu6.data::samples    121081.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu7.inst::samples       186.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu7.data::samples    224430.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001280804750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        67144                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        67144                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             4523550                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1059721                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1799143                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1124611                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1799143                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1124611                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    698                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1799143                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1124611                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1183311                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  356650                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  141329                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   66678                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   25426                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   13466                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    6375                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    2976                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    1338                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     620                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    174                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    100                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  21111                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  22271                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  47140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  55987                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  63188                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  66734                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  68210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  69035                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  69772                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  69985                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  71093                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  70639                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  71318                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  71476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  73385                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  70088                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  73870                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  68007                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    287                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    110                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        67144                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      26.784791                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     22.463536                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255         67125     99.97%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511           15      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-767            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         67144                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        67144                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.748928                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.713734                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.113406                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            44333     66.03%     66.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              926      1.38%     67.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            17737     26.42%     93.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             3120      4.65%     98.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              751      1.12%     99.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              203      0.30%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               50      0.07%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               15      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         67144                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   44672                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               115145152                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             71975104                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              359599843.93053210                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              224779208.81361827                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  320203523500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     109517.94                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst       136896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     27750080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         8064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data     11352448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.inst         5248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.data     11532032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.inst         6592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.data      7735808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu4.inst         6272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu4.data     16643968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu5.inst         6208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu5.data     17781120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu6.inst        11136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu6.data      7749184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu7.inst        11904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu7.data     14363520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     71973760                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 427528.032050486363                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 86663869.591832920909                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 25183.979447574231                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 35453846.368012793362                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.inst 16389.573926199104                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.data 36014689.592853218317                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.inst 20586.903834128141                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.data 24159031.458628512919                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu4.inst 19587.539570335513                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu4.data 51979333.834087699652                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu5.inst 19387.666717576987                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu5.data 55530674.681901179254                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu6.inst 34777.876379983463                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu6.data 24200804.884855043143                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu7.inst 37176.350613085771                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu7.data 44857464.344595909119                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 224775011.483710348606                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         2139                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data       433627                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          126                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data       177467                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.inst           82                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.data       180241                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.inst          103                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.data       120884                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu4.inst           98                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu4.data       260231                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu5.inst           97                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu5.data       277994                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu6.inst          174                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu6.data       121085                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu7.inst          186                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu7.data       224609                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1124611                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     70911500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data  12807994500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      5388000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data   7477412500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.inst      3447250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.data   7950861750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.inst      4465000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.data   4257679750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu4.inst      4442000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu4.data  10507239750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu5.inst      4514250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu5.data  11540924750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu6.inst      8125500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu6.data   4280426000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu7.inst      8543250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu7.data   9838513750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 7692604746750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     33151.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     29536.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     42761.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     42134.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.inst     42039.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.data     44112.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.inst     43349.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.data     35221.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu4.inst     45326.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu4.data     40376.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu5.inst     46538.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu5.data     41515.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu6.inst     46698.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu6.data     35350.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu7.inst     45931.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu7.data     43802.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   6840236.09                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst       136896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     27752128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         8064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data     11357888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst         5248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data     11535424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst         6592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data      7736576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.inst         6272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.data     16654784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.inst         6208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.data     17791616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.inst        11136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.data      7749440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.inst        11904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.data     14374976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      115145152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       136896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         8064                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst         5248                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst         6592                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu4.inst         6272                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu5.inst         6208                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu6.inst        11136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu7.inst        11904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       192320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     71975104                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     71975104                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         2139                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       433627                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          126                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       177467                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst           82                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data       180241                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst          103                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data       120884                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.inst           98                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.data       260231                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.inst           97                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.data       277994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.inst          174                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.data       121085                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.inst          186                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.data       224609                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1799143                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1124611                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1124611                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst        427528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data      86670266                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst         25184                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      35470836                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst         16390                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data      36025283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst         20587                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data      24161430                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.inst         19588                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.data      52013112                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.inst         19388                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.data      55563454                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.inst         34778                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.data      24201604                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.inst         37176                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.data      44893242                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         359599844                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst       427528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst        25184                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst        16390                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst        20587                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu4.inst        19588                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu5.inst        19388                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu6.inst        34778                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu7.inst        37176                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        600618                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    224779209                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        224779209                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    224779209                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst       427528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data     86670266                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst        25184                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data     35470836                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst        16390                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data     36025283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst        20587                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data     24161430                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.inst        19588                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.data     52013112                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.inst        19388                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.data     55563454                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.inst        34778                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.data     24201604                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.inst        37176                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.data     44893242                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        584379053                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1798445                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1124590                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       112318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       112680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       112410                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       113280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       113714                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       112711                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       113202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       112094                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       111668                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       112875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       112156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       112282                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       112923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       111358                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       110779                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       111995                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        70391                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        70218                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        70297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        70869                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        71153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        69950                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        70762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        70120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        70223                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        70468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        69996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        70293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        70365                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        69657                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        69554                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        70274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             35050045750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            8992225000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        68770889500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19489.08                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           38239.08                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1222972                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             964331                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            68.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.75                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       735725                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   254.270571                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   148.503263                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   295.064791                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       349442     47.50%     47.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       154268     20.97%     68.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        53964      7.33%     75.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        46878      6.37%     82.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        32535      4.42%     86.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        15762      2.14%     88.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        14024      1.91%     90.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        14399      1.96%     92.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        54453      7.40%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       735725                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         115100480                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       71973760                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              359.460333                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              224.775011                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.56                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.81                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.76                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               74.83                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2636416440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1401277185                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     6443200260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    2942827200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 25276455360.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 114056710440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  26910412800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  179667299685                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   561.103371                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  68693276250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  10692240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 240818048750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2616710040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1390799190                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     6397697040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2927532600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 25276455360.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 113045354880                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  27762080640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  179416629750                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   560.320525                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  70927904500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  10692240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 238583420500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              792841                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1124611                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            665130                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               920                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1009625                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1006302                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         792841                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      5392270                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      5392270                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 5392270                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    187120256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    187120256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                187120256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             4232                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1803386                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1803386    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1803386                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer16.occupancy         8422493000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         9607105500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3593127                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1798505                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             893035                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadRespWithInvalidate            3                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2387071                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3379                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1836153                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              950                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             950                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1077642                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1077642                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           5159                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        887880                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         7585                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      1311661                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          929                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port       571497                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          983                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port       570571                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          801                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port       371030                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port          961                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port       955980                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port          964                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port       955770                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port          746                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port       370912                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port          725                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port       769922                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                5891037                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       318080                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     48023040                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        34816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     19588096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port        37056                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port     19467008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port        29696                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port     11877120                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port        36160                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port     33973184                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port        36288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port     33703168                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port        27392                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port     11904064                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port        26752                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port     27404800                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               206486720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         2278827                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  72625600                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           4239385                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.194815                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.437523                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3450716     81.40%     81.40% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  771310     18.19%     99.59% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                    6368      0.15%     99.74% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                    6720      0.16%     99.90% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                    1582      0.04%     99.94% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                    1473      0.03%     99.97% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     599      0.01%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     535      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                      82      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               8                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             4239385                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 320203565000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3231082493                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3922485                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         657694479                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy           532406                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy        187084956                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer16.occupancy           602450                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer17.occupancy        479214858                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer20.occupancy           606928                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer21.occupancy        478796311                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer24.occupancy           480990                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer25.occupancy        186981485                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer28.occupancy           474924                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer29.occupancy        386070846                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            595916                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         286721872                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy            618939                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy         286549857                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       3930480                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1957597                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        27990                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          761953                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       754415                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops         7538                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
