=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (2, 4, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 103 --> 11 (28 --> 2, 72 --> 6, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 12.875 --> 1.375 (14 --> 1, 18 --> 1.5, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (3, 2, 2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 65 --> 6 (44 --> 2, 18 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 8.125 --> 0.75 (14.6667 --> 0.666667, 9 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (3, 6, 2, 4, 2, 4, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 718 --> 35 (140 --> 2, 330 --> 12, 62 --> 1, 174 --> 8, 2 --> 2, 8 --> 8, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 31.2174 --> 1.52174 (46.6667 --> 0.666667, 55 --> 2, 31 --> 0.5, 43.5 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (3, 3, 2, 4, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 384 --> 18 (108 --> 3, 100 --> 4, 46 --> 1, 126 --> 6, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 24 --> 1.125 (36 --> 1, 33.3333 --> 1.33333, 23 --> 0.5, 31.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 55 new AND gates.
[LOG] Size before ABC: 108 AND gates.
[LOG] Size after ABC: 50 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 4, 2, 4, 11, 1, 1, 1, 1, 1, 10 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1877 --> 84 (112 --> 1, 108 --> 3, 312 --> 6, 100 --> 2, 288 --> 6, 920 --> 29, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 29 --> 29 )
[LOG] Average clause size reduction: 46.925 --> 2.1 (56 --> 0.5, 54 --> 1.5, 78 --> 1.5, 50 --> 1, 72 --> 1.5, 83.6364 --> 2.63636, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 2.9 --> 2.9 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 169 12 2 1 154
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 34 (3, 5, 4, 7, 3, 4, 2, 1, 2, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1524 --> 46 (172 --> 2, 328 --> 7, 234 --> 4, 444 --> 17, 140 --> 3, 198 --> 5, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 44.8235 --> 1.35294 (57.3333 --> 0.666667, 65.6 --> 1.4, 58.5 --> 1, 63.4286 --> 2.42857, 46.6667 --> 1, 49.5 --> 1.25, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 125 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 51 (2, 7, 5, 6, 4, 4, 3, 3, 1, 5, 1, 5, 1, 1, 2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3706 --> 81 (154 --> 1, 900 --> 14, 584 --> 8, 710 --> 10, 414 --> 6, 402 --> 5, 260 --> 4, 252 --> 3, 1 --> 1, 11 --> 11, 1 --> 1, 10 --> 10, 1 --> 1, 1 --> 1, 4 --> 4, 1 --> 1 )
[LOG] Average clause size reduction: 72.6667 --> 1.58824 (77 --> 0.5, 128.571 --> 2, 116.8 --> 1.6, 118.333 --> 1.66667, 103.5 --> 1.5, 100.5 --> 1.25, 86.6667 --> 1.33333, 84 --> 1, 1 --> 1, 2.2 --> 2.2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 28 (2, 3, 2, 4, 2, 2, 2, 2, 1, 1, 1, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1167 --> 23 (118 --> 1, 228 --> 3, 110 --> 1, 318 --> 5, 102 --> 1, 98 --> 1, 94 --> 1, 90 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 41.6786 --> 0.821429 (59 --> 0.5, 76 --> 1, 55 --> 0.5, 79.5 --> 1.25, 51 --> 0.5, 49 --> 0.5, 47 --> 0.5, 45 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 150 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 57 (6, 2, 2, 4, 3, 5, 4, 5, 3, 6, 3, 1, 1, 1, 1, 4, 2, 1, 2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5321 --> 91 (980 --> 9, 192 --> 1, 188 --> 1, 552 --> 5, 360 --> 3, 704 --> 11, 516 --> 7, 672 --> 8, 328 --> 5, 800 --> 12, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 11 --> 11, 4 --> 4, 1 --> 1, 5 --> 5, 1 --> 1 )
[LOG] Average clause size reduction: 93.3509 --> 1.59649 (163.333 --> 1.5, 96 --> 0.5, 94 --> 0.5, 138 --> 1.25, 120 --> 1, 140.8 --> 2.2, 129 --> 1.75, 134.4 --> 1.6, 109.333 --> 1.66667, 133.333 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.75 --> 2.75, 2 --> 2, 1 --> 1, 2.5 --> 2.5, 1 --> 1 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 256
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 101 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 46 (3, 4, 4, 3, 4, 4, 3, 3, 2, 2, 2, 1, 3, 1, 1, 1, 1, 2, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2976 --> 55 (300 --> 2, 438 --> 5, 426 --> 5, 276 --> 6, 402 --> 5, 390 --> 7, 252 --> 5, 244 --> 2, 118 --> 1, 114 --> 1, 2 --> 2, 1 --> 1, 5 --> 5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 64.6957 --> 1.19565 (100 --> 0.666667, 109.5 --> 1.25, 106.5 --> 1.25, 92 --> 2, 100.5 --> 1.25, 97.5 --> 1.75, 84 --> 1.66667, 81.3333 --> 0.666667, 59 --> 0.5, 57 --> 0.5, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 193 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 70 (3, 3, 5, 3, 6, 3, 8, 2, 7, 3, 4, 2, 2, 1, 1, 1, 4, 1, 6, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 8030 --> 113 (476 --> 2, 468 --> 3, 920 --> 11, 452 --> 3, 1110 --> 11, 436 --> 4, 1498 --> 17, 210 --> 1, 1236 --> 16, 404 --> 6, 594 --> 6, 194 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 8 --> 8, 1 --> 1, 13 --> 13, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 114.714 --> 1.61429 (158.667 --> 0.666667, 156 --> 1, 184 --> 2.2, 150.667 --> 1, 185 --> 1.83333, 145.333 --> 1.33333, 187.25 --> 2.125, 105 --> 0.5, 176.571 --> 2.28571, 134.667 --> 2, 148.5 --> 1.5, 97 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2.16667 --> 2.16667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 138 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 79 (4, 4, 5, 7, 4, 4, 4, 8, 3, 3, 6, 2, 3, 1, 1, 1, 2, 2, 2, 7, 1, 2, 2, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6810 --> 132 (546 --> 3, 534 --> 7, 696 --> 7, 1020 --> 15, 498 --> 6, 486 --> 8, 474 --> 6, 1078 --> 18, 300 --> 6, 292 --> 2, 710 --> 15, 138 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 3 --> 3, 18 --> 18, 1 --> 1, 2 --> 2, 3 --> 3, 1 --> 1 )
[LOG] Average clause size reduction: 86.2025 --> 1.67089 (136.5 --> 0.75, 133.5 --> 1.75, 139.2 --> 1.4, 145.714 --> 2.14286, 124.5 --> 1.5, 121.5 --> 2, 118.5 --> 1.5, 134.75 --> 2.25, 100 --> 2, 97.3333 --> 0.666667, 118.333 --> 2.5, 69 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 2.57143 --> 2.57143, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 233 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 81 (3, 9, 4, 3, 2, 4, 4, 3, 8, 6, 2, 2, 2, 3, 2, 5, 1, 2, 1, 3, 2, 1, 1, 4, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 10602 --> 140 (560 --> 3, 2208 --> 21, 816 --> 6, 536 --> 4, 264 --> 1, 780 --> 6, 768 --> 7, 504 --> 3, 1736 --> 18, 1220 --> 16, 240 --> 1, 236 --> 1, 232 --> 1, 456 --> 6, 3 --> 3, 11 --> 11, 1 --> 1, 4 --> 4, 1 --> 1, 6 --> 6, 4 --> 4, 1 --> 1, 1 --> 1, 10 --> 10, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 130.889 --> 1.7284 (186.667 --> 1, 245.333 --> 2.33333, 204 --> 1.5, 178.667 --> 1.33333, 132 --> 0.5, 195 --> 1.5, 192 --> 1.75, 168 --> 1, 217 --> 2.25, 203.333 --> 2.66667, 120 --> 0.5, 118 --> 0.5, 116 --> 0.5, 152 --> 2, 1.5 --> 1.5, 2.2 --> 2.2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 368
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 116 new AND gates.
[LOG] Size before ABC: 160 AND gates.
[LOG] Size after ABC: 108 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 76 (2, 4, 2, 2, 5, 2, 4, 4, 8, 3, 5, 3, 4, 3, 1, 1, 1, 1, 2, 1, 1, 2, 7, 1, 2, 1, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6891 --> 106 (214 --> 1, 630 --> 5, 206 --> 1, 202 --> 1, 792 --> 10, 194 --> 1, 570 --> 5, 558 --> 5, 1274 --> 17, 356 --> 4, 696 --> 9, 340 --> 3, 498 --> 5, 324 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 2 --> 2, 17 --> 17, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 90.6711 --> 1.39474 (107 --> 0.5, 157.5 --> 1.25, 103 --> 0.5, 101 --> 0.5, 158.4 --> 2, 97 --> 0.5, 142.5 --> 1.25, 139.5 --> 1.25, 159.25 --> 2.125, 118.667 --> 1.33333, 139.2 --> 1.8, 113.333 --> 1, 124.5 --> 1.25, 108 --> 0.666667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 2.42857 --> 2.42857, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 337 28 2 1 301
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 134 new AND gates.
[LOG] Size before ABC: 248 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.1/1 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/1 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 88 (3, 2, 2, 7, 2, 5, 4, 5, 2, 2, 2, 10, 8, 5, 2, 4, 2, 1, 1, 1, 1, 4, 2, 1, 1, 1, 1, 1, 3, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 14169 --> 149 (644 --> 4, 318 --> 1, 314 --> 1, 1860 --> 14, 306 --> 2, 1208 --> 9, 894 --> 9, 1176 --> 7, 290 --> 1, 286 --> 1, 282 --> 3, 2502 --> 23, 1918 --> 22, 1080 --> 7, 266 --> 1, 786 --> 5, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 9 --> 9, 5 --> 5, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 6 --> 6, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 161.011 --> 1.69318 (214.667 --> 1.33333, 159 --> 0.5, 157 --> 0.5, 265.714 --> 2, 153 --> 1, 241.6 --> 1.8, 223.5 --> 2.25, 235.2 --> 1.4, 145 --> 0.5, 143 --> 0.5, 141 --> 1.5, 250.2 --> 2.3, 239.75 --> 2.75, 216 --> 1.4, 133 --> 0.5, 196.5 --> 1.25, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2.25 --> 2.25, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 423
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 203 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 114 (4, 9, 7, 2, 5, 3, 3, 8, 4, 3, 6, 3, 4, 6, 2, 3, 3, 4, 4, 1, 4, 1, 2, 7, 3, 2, 2, 2, 3, 2, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12368 --> 180 (738 --> 3, 1936 --> 22, 1428 --> 15, 234 --> 1, 920 --> 7, 452 --> 5, 444 --> 2, 1526 --> 18, 642 --> 6, 420 --> 2, 1030 --> 9, 404 --> 2, 594 --> 5, 970 --> 10, 190 --> 1, 372 --> 4, 3 --> 3, 8 --> 8, 7 --> 7, 1 --> 1, 7 --> 7, 1 --> 1, 2 --> 2, 18 --> 18, 6 --> 6, 2 --> 2, 2 --> 2, 2 --> 2, 5 --> 5, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 108.491 --> 1.57895 (184.5 --> 0.75, 215.111 --> 2.44444, 204 --> 2.14286, 117 --> 0.5, 184 --> 1.4, 150.667 --> 1.66667, 148 --> 0.666667, 190.75 --> 2.25, 160.5 --> 1.5, 140 --> 0.666667, 171.667 --> 1.5, 134.667 --> 0.666667, 148.5 --> 1.25, 161.667 --> 1.66667, 95 --> 0.5, 124 --> 1.33333, 1 --> 1, 2 --> 2, 1.75 --> 1.75, 1 --> 1, 1.75 --> 1.75, 1 --> 1, 1 --> 1, 2.57143 --> 2.57143, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 155 new AND gates.
[LOG] Size before ABC: 326 AND gates.
[LOG] Size after ABC: 152 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 124 (3, 4, 7, 2, 12, 6, 5, 2, 4, 6, 3, 2, 5, 3, 4, 8, 4, 4, 2, 1, 6, 1, 11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 3, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 21954 --> 238 (728 --> 4, 1080 --> 7, 2136 --> 12, 352 --> 1, 3828 --> 35, 1720 --> 10, 1360 --> 8, 336 --> 1, 996 --> 7, 1640 --> 11, 648 --> 3, 320 --> 1, 1264 --> 10, 624 --> 4, 924 --> 9, 2128 --> 18, 900 --> 6, 888 --> 9, 4 --> 4, 1 --> 1, 12 --> 12, 1 --> 1, 35 --> 35, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 10 --> 10, 6 --> 6, 2 --> 2 )
[LOG] Average clause size reduction: 177.048 --> 1.91935 (242.667 --> 1.33333, 270 --> 1.75, 305.143 --> 1.71429, 176 --> 0.5, 319 --> 2.91667, 286.667 --> 1.66667, 272 --> 1.6, 168 --> 0.5, 249 --> 1.75, 273.333 --> 1.83333, 216 --> 1, 160 --> 0.5, 252.8 --> 2, 208 --> 1.33333, 231 --> 2.25, 266 --> 2.25, 225 --> 1.5, 222 --> 2.25, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 3.18182 --> 3.18182, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 535 36 2 1 482
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 154 new AND gates.
[LOG] Size before ABC: 214 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 109 (3, 7, 6, 6, 3, 3, 4, 3, 2, 2, 3, 5, 7, 4, 2, 5, 2, 4, 2, 5, 2, 4, 2, 2, 2, 1, 1, 1, 1, 2, 4, 2, 1, 3, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 13138 --> 167 (556 --> 2, 1644 --> 17, 1350 --> 9, 1330 --> 13, 524 --> 3, 516 --> 2, 762 --> 7, 500 --> 3, 246 --> 1, 242 --> 1, 476 --> 3, 936 --> 10, 1380 --> 17, 678 --> 5, 222 --> 1, 872 --> 8, 214 --> 1, 630 --> 4, 2 --> 2, 13 --> 13, 2 --> 2, 9 --> 9, 3 --> 3, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 9 --> 9, 2 --> 2, 1 --> 1, 5 --> 5, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 120.532 --> 1.53211 (185.333 --> 0.666667, 234.857 --> 2.42857, 225 --> 1.5, 221.667 --> 2.16667, 174.667 --> 1, 172 --> 0.666667, 190.5 --> 1.75, 166.667 --> 1, 123 --> 0.5, 121 --> 0.5, 158.667 --> 1, 187.2 --> 2, 197.143 --> 2.42857, 169.5 --> 1.25, 111 --> 0.5, 174.4 --> 1.6, 107 --> 0.5, 157.5 --> 1, 1 --> 1, 2.6 --> 2.6, 1 --> 1, 2.25 --> 2.25, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 2.25 --> 2.25, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 395
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.18 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 346 AND gates.
[LOG] Size after ABC: 157 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 114 (2, 2, 2, 4, 3, 7, 5, 2, 3, 4, 2, 9, 2, 3, 7, 2, 3, 7, 3, 3, 1, 1, 1, 1, 1, 6, 1, 1, 1, 2, 1, 8, 1, 1, 1, 1, 2, 5, 2, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 20132 --> 184 (406 --> 1, 402 --> 1, 398 --> 1, 1182 --> 7, 780 --> 3, 2316 --> 15, 1528 --> 8, 378 --> 1, 748 --> 3, 1110 --> 7, 366 --> 1, 2896 --> 18, 358 --> 1, 708 --> 4, 2100 --> 16, 346 --> 1, 684 --> 4, 2028 --> 13, 668 --> 5, 660 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 15 --> 15, 1 --> 1, 1 --> 1, 1 --> 1, 4 --> 4, 1 --> 1, 18 --> 18, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 4 --> 4, 10 --> 10, 5 --> 5, 1 --> 1 )
[LOG] Average clause size reduction: 176.596 --> 1.61404 (203 --> 0.5, 201 --> 0.5, 199 --> 0.5, 295.5 --> 1.75, 260 --> 1, 330.857 --> 2.14286, 305.6 --> 1.6, 189 --> 0.5, 249.333 --> 1, 277.5 --> 1.75, 183 --> 0.5, 321.778 --> 2, 179 --> 0.5, 236 --> 1.33333, 300 --> 2.28571, 173 --> 0.5, 228 --> 1.33333, 289.714 --> 1.85714, 222.667 --> 1.66667, 220 --> 1.33333, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2.25 --> 2.25, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2.5 --> 2.5, 1 --> 1 )
[LOG] Overall execution time: 0.18 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 584 40 2 1 536
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 235 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 110 (3, 2, 3, 2, 3, 6, 2, 3, 2, 2, 8, 2, 5, 5, 5, 5, 6, 4, 3, 2, 2, 1, 2, 1, 1, 2, 1, 1, 1, 1, 6, 1, 2, 3, 2, 1, 4, 2, 2, 1 )
[LOG] Total clause computation time: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 14243 --> 171 (620 --> 2, 306 --> 1, 604 --> 2, 298 --> 1, 588 --> 3, 1450 --> 13, 286 --> 1, 564 --> 5, 278 --> 1, 274 --> 1, 1890 --> 22, 266 --> 1, 1048 --> 11, 1032 --> 8, 1016 --> 8, 1000 --> 9, 1230 --> 15, 726 --> 7, 476 --> 2, 234 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 17 --> 17, 1 --> 1, 2 --> 2, 5 --> 5, 2 --> 2, 1 --> 1, 10 --> 10, 2 --> 2, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 129.482 --> 1.55455 (206.667 --> 0.666667, 153 --> 0.5, 201.333 --> 0.666667, 149 --> 0.5, 196 --> 1, 241.667 --> 2.16667, 143 --> 0.5, 188 --> 1.66667, 139 --> 0.5, 137 --> 0.5, 236.25 --> 2.75, 133 --> 0.5, 209.6 --> 2.2, 206.4 --> 1.6, 203.2 --> 1.6, 200 --> 1.8, 205 --> 2.5, 181.5 --> 1.75, 158.667 --> 0.666667, 117 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.83333 --> 2.83333, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.60 sec (Real time) / 0.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.72 sec (Real time) / 1.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.20 sec (Real time) / 1.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.61 sec (Real time) / 6.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.43 sec (Real time) / 4.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1133.12 sec (Real time) / 1126.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1862.53 sec (Real time) / 1853.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.35 sec (Real time) / 1.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9968.65 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.21 sec (Real time) / 2.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.17 sec (Real time) / 9970.16 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1004.83 sec (Real time) / 999.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.16 sec (Real time) / 9973.65 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 130 --> 5 (128 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 21.6667 --> 0.833333 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 68 --> 5 (66 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 11.3333 --> 0.833333 (22 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 74 --> 5 (72 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 12.3333 --> 0.833333 (24 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 42 --> 5 (40 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7 --> 0.833333 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4870 --> 193 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 121.75 --> 4.825 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2342 --> 193 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.55 --> 4.825 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2438 --> 193 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 60.95 --> 4.825 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1286 --> 193 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.15 --> 4.825 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.47 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.43/1 sec (0.28/1 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.28/1 sec (0.28/0.28 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122890 --> 5121 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.523 --> 9.7729 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.47 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.44 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.4/0 sec (0.26/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.04/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.23/0 sec (0.23/0.23 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57866 --> 5121 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.431 --> 9.7729 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.44 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.37 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.35/0 sec (0.21/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.06/0 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.18/0 sec (0.18/0.18 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59402 --> 5121 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.363 --> 9.7729 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.37 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.25 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.25/1 sec (0.1/0 sec, 0.03/1 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.05/1 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0.08/0.08 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30730 --> 5121 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.645 --> 9.7729 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.25 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 17.81 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.19/17 sec (8.16/8 sec, 1.79/2 sec, 2.54/2 sec, 0.68/1 sec, 0.41/1 sec, 0.36/0 sec, 0.34/0 sec, 0.36/1 sec, 0.35/0 sec, 0.37/1 sec, 0.41/0 sec, 0.37/0 sec, 0.32/0 sec, 0.32/0 sec, 0.31/1 sec, 0.09/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 5.17/5 sec (0.88/0.88 sec, 1.52/1.52 sec, 2.22/2.22 sec, 0.33/0.33 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.14/7 sec (7.14/7.14 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686990 --> 114689 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.362 --> 13.9728 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 17.81 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.02 sec (Real time) / 17.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 24.3 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 23.54/24 sec (6.55/7 sec, 10.07/10 sec, 1.86/2 sec, 0.74/0 sec, 0.4/1 sec, 0.43/0 sec, 0.38/1 sec, 0.35/0 sec, 0.39/1 sec, 0.34/0 sec, 0.39/0 sec, 0.39/1 sec, 0.35/0 sec, 0.4/1 sec, 0.39/0 sec, 0.1/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 12.56/12 sec (0.68/0.68 sec, 9.79/9.79 sec, 1.49/1.49 sec, 0.38/0.38 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.72/6 sec (5.72/5.72 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253390 --> 114689 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.703 --> 13.9728 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 24.3 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 24.50 sec (Real time) / 24.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 20.69 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 20.01/19 sec (5.93/6 sec, 7.98/8 sec, 1.7/1 sec, 0.61/1 sec, 0.43/0 sec, 0.35/0 sec, 0.34/0 sec, 0.31/1 sec, 0.28/0 sec, 0.32/0 sec, 0.32/1 sec, 0.33/0 sec, 0.33/0 sec, 0.34/1 sec, 0.33/0 sec, 0.1/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 10.2/9 sec (0.55/0.55 sec, 7.72/7.72 sec, 1.4/1.4 sec, 0.3/0.3 sec, 0.1/0.1 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.25/5 sec (5.25/5.25 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277966 --> 114689 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.698 --> 13.9728 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 20.7 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 20.87 sec (Real time) / 20.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 17.39 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.72/16 sec (3.07/3 sec, 6.87/7 sec, 1.67/1 sec, 0.7/1 sec, 0.43/0 sec, 0.41/0 sec, 0.4/0 sec, 0.37/1 sec, 0.4/0 sec, 0.36/1 sec, 0.39/0 sec, 0.37/1 sec, 0.39/0 sec, 0.39/0 sec, 0.37/1 sec, 0.12/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 8.98/9 sec (0.39/0.39 sec, 6.61/6.61 sec, 1.37/1.37 sec, 0.38/0.38 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.53/2 sec (2.53/2.53 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655374 --> 114689 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8458 --> 13.9728 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 17.39 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.59 sec (Real time) / 17.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 1077.28 sec CPU time.
[LOG] Relation determinization time: 1078 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1065.28/1065 sec (25.7/26 sec, 800.42/800 sec, 201.73/202 sec, 11.15/12 sec, 5.07/5 sec, 2.24/2 sec, 1.86/2 sec, 1.72/1 sec, 1.7/2 sec, 1.76/1 sec, 1.64/2 sec, 1.72/1 sec, 1.67/2 sec, 1.68/2 sec, 1.68/2 sec, 1.66/2 sec, 1.68/1 sec, 0.18/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1019.54/1021 sec (5.29/5.29 sec, 799.01/799.01 sec, 200.25/200.25 sec, 9.58/9.58 sec, 3.56/3.56 sec, 0.7/0.7 sec, 0.28/0.28 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 19.67/17 sec (19.67/19.67 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767184 --> 524289 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.904 --> 15.9912 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1077.31 sec CPU time.
[LOG] Overall execution time: 1078 sec real time.
Synthesis time: 1077.49 sec (Real time) / 1075.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1368.74 sec CPU time.
[LOG] Relation determinization time: 1369 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1358.57/1355 sec (17.69/18 sec, 1181.19/1181 sec, 106.47/106 sec, 31.86/31 sec, 3.01/3 sec, 2.05/2 sec, 1.54/2 sec, 1.5/2 sec, 1.46/2 sec, 1.44/1 sec, 1.41/1 sec, 1.43/1 sec, 1.41/1 sec, 1.42/1 sec, 1.44/1 sec, 1.54/1 sec, 1.51/1 sec, 0.19/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1322.08/1321 sec (3.92/3.92 sec, 1179.55/1179.55 sec, 104.8/104.8 sec, 30.51/30.51 sec, 1.7/1.7 sec, 0.7/0.7 sec, 0.19/0.19 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 12.89/14 sec (12.89/12.89 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949136 --> 524289 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9511 --> 15.9912 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1368.77 sec CPU time.
[LOG] Overall execution time: 1369 sec real time.
Synthesis time: 1368.95 sec (Real time) / 1366.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.28 sec (Real time) / 9995.48 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 6
Synthesis time: 7506.84 sec (Real time) / 7500.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.40 sec (Real time) / 9995.06 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 6
Synthesis time: 4156.77 sec (Real time) / 4148.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9996.03 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.06 sec (Real time) / 9995.13 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 20 (3, 2, 3, 4, 2, 1, 2, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 155 --> 16 (50 --> 2, 21 --> 1, 34 --> 2, 42 --> 3, 2 --> 2, 1 --> 1, 2 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 7.75 --> 0.8 (16.6667 --> 0.666667, 10.5 --> 0.5, 11.3333 --> 0.666667, 10.5 --> 0.75, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 120 AND gates.
[LOG] Size after ABC: 97 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 51 (5, 2, 6, 3, 9, 2, 4, 5, 2, 1, 5, 2, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3395 --> 90 (548 --> 6, 133 --> 1, 645 --> 17, 242 --> 3, 936 --> 21, 112 --> 1, 327 --> 7, 424 --> 6, 2 --> 2, 1 --> 1, 17 --> 17, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 66.5686 --> 1.76471 (109.6 --> 1.2, 66.5 --> 0.5, 107.5 --> 2.83333, 80.6667 --> 1, 104 --> 2.33333, 56 --> 0.5, 81.75 --> 1.75, 84.8 --> 1.2, 1 --> 1, 1 --> 1, 3.4 --> 3.4, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 241 8 0 1 227
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.17 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 177 new AND gates.
[LOG] Size before ABC: 222 AND gates.
[LOG] Size after ABC: 172 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 106 (2, 9, 6, 10, 16, 2, 4, 10, 6, 15, 1, 2, 2, 1, 4, 1, 1, 1, 5, 8 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 14477 --> 321 (228 --> 1, 1800 --> 33, 1100 --> 15, 1944 --> 37, 3165 --> 66, 204 --> 1, 603 --> 13, 1773 --> 43, 965 --> 13, 2646 --> 50, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 8 --> 8, 1 --> 1, 1 --> 1, 1 --> 1, 13 --> 13, 19 --> 19 )
[LOG] Average clause size reduction: 136.575 --> 3.0283 (114 --> 0.5, 200 --> 3.66667, 183.333 --> 2.5, 194.4 --> 3.7, 197.812 --> 4.125, 102 --> 0.5, 150.75 --> 3.25, 177.3 --> 4.3, 160.833 --> 2.16667, 176.4 --> 3.33333, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2.6 --> 2.6, 2.375 --> 2.375 )
[LOG] Overall execution time: 0.17 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 409 10 0 1 394
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.35 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 289 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.34/1 sec (0.01/1 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 103 (16, 7, 5, 7, 8, 3, 3, 8, 3, 10, 2, 15, 1, 1, 1, 1, 1, 1, 2, 1, 1, 2, 1, 3 )
[LOG] Total clause computation time: 0.14/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.17/1 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 23595 --> 355 (5070 --> 61, 2004 --> 30, 1320 --> 19, 1956 --> 25, 2247 --> 33, 628 --> 5, 622 --> 2, 2149 --> 51, 604 --> 6, 2655 --> 44, 291 --> 1, 4032 --> 61, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 229.078 --> 3.4466 (316.875 --> 3.8125, 286.286 --> 4.28571, 264 --> 3.8, 279.429 --> 3.57143, 280.875 --> 4.125, 209.333 --> 1.66667, 207.333 --> 0.666667, 268.625 --> 6.375, 201.333 --> 2, 265.5 --> 4.4, 145.5 --> 0.5, 268.8 --> 4.06667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.35 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.90 sec (Real time) / 0.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[LOG] Relation determinization time: 2.15 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 388 new AND gates.
[LOG] Size before ABC: 459 AND gates.
[LOG] Size after ABC: 383 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.13/2 sec (0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.09/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.02/0 sec, 0.28/0 sec, 0.22/0 sec, 0.25/1 sec, 0.27/0 sec, 0.19/0 sec, 0.15/0 sec, 0.23/1 sec, 0.06/0 sec, 0.06/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 223 (6, 15, 28, 11, 13, 18, 3, 39, 9, 7, 3, 6, 18, 10, 1, 2, 5, 2, 1, 1, 2, 2, 2, 1, 2, 1, 11, 4 )
[LOG] Total clause computation time: 0.76/1 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.08/0.08 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.27/1 sec (0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.16/0.16 sec, 0.16/0.16 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.17/0.17 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 77083 --> 1102 (2375 --> 32, 6608 --> 73, 12609 --> 155, 4630 --> 65, 5496 --> 80, 7667 --> 109, 896 --> 2, 16872 --> 275, 3488 --> 41, 2574 --> 46, 852 --> 2, 2110 --> 30, 7106 --> 76, 3735 --> 51, 1 --> 1, 2 --> 2, 8 --> 8, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 33 --> 33, 7 --> 7 )
[LOG] Average clause size reduction: 345.664 --> 4.9417 (395.833 --> 5.33333, 440.533 --> 4.86667, 450.321 --> 5.53571, 420.909 --> 5.90909, 422.769 --> 6.15385, 425.944 --> 6.05556, 298.667 --> 0.666667, 432.615 --> 7.05128, 387.556 --> 4.55556, 367.714 --> 6.57143, 284 --> 0.666667, 351.667 --> 5, 394.778 --> 4.22222, 373.5 --> 5.1, 1 --> 1, 1 --> 1, 1.6 --> 1.6, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1.75 --> 1.75 )
[LOG] Overall execution time: 2.15 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.49 sec (Real time) / 2.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.03 sec (Real time) / 1.95 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.66 sec (Real time) / 5.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 866 14 0 1 843
=====================  mult8.aag =====================
[LOG] Relation determinization time: 5.64 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 479 new AND gates.
[LOG] Size before ABC: 568 AND gates.
[LOG] Size after ABC: 474 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.61/6 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.04/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.12/0 sec, 0.04/0 sec, 0.02/0 sec, 0.09/0 sec, 0.07/0 sec, 0.12/0 sec, 0.09/1 sec, 0.04/0 sec, 0.43/0 sec, 0.56/1 sec, 0.63/0 sec, 0.43/1 sec, 0.46/0 sec, 0.43/1 sec, 0.39/0 sec, 0.45/0 sec, 0.3/1 sec, 0.3/0 sec, 0.26/0 sec, 0.12/0 sec, 0.08/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/1 sec )
[LOG] Nr of iterations: 270 (5, 4, 4, 24, 4, 6, 4, 9, 33, 13, 6, 20, 25, 34, 31, 19, 1, 1, 3, 1, 1, 1, 1, 2, 1, 2, 2, 1, 3, 2, 1, 6 )
[LOG] Total clause computation time: 2.23/3 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.18/0.18 sec, 0.23/0.23 sec, 0.24/0.24 sec, 0.19/0.19 sec, 0.25/0.25 sec, 0.21/0.21 sec, 0.19/0.19 sec, 0.16/0.16 sec, 0.12/0.12 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 3.24/3 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0/0 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.24/0.24 sec, 0.33/0.33 sec, 0.39/0.39 sec, 0.24/0.24 sec, 0.2/0.2 sec, 0.22/0.22 sec, 0.19/0.19 sec, 0.29/0.29 sec, 0.18/0.18 sec, 0.18/0.18 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 130925 --> 1450 (2512 --> 15, 1869 --> 17, 1857 --> 6, 14168 --> 148, 1833 --> 15, 3015 --> 35, 1800 --> 13, 4768 --> 52, 18912 --> 226, 7008 --> 90, 2905 --> 32, 10963 --> 144, 13728 --> 131, 18645 --> 208, 16860 --> 200, 10044 --> 80, 1 --> 1, 1 --> 1, 6 --> 6, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 5 --> 5, 2 --> 2, 1 --> 1, 9 --> 9 )
[LOG] Average clause size reduction: 484.907 --> 5.37037 (502.4 --> 3, 467.25 --> 4.25, 464.25 --> 1.5, 590.333 --> 6.16667, 458.25 --> 3.75, 502.5 --> 5.83333, 450 --> 3.25, 529.778 --> 5.77778, 573.091 --> 6.84848, 539.077 --> 6.92308, 484.167 --> 5.33333, 548.15 --> 7.2, 549.12 --> 5.24, 548.382 --> 6.11765, 543.871 --> 6.45161, 528.632 --> 4.21053, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 5.64 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.03 sec (Real time) / 5.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.75 sec (Real time) / 12.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 65.43 sec (Real time) / 65.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1110 16 0 1 1083
=====================  mult9.aag =====================
[LOG] Relation determinization time: 9.15 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 635 new AND gates.
[LOG] Size before ABC: 715 AND gates.
[LOG] Size after ABC: 627 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.06/9 sec (0.18/0 sec, 0.05/0 sec, 0/0 sec, 0.01/0 sec, 0.08/1 sec, 0.12/0 sec, 0.02/0 sec, 0.02/0 sec, 0.05/0 sec, 0.02/0 sec, 0.03/0 sec, 0.11/0 sec, 0.02/0 sec, 0.14/0 sec, 0.16/0 sec, 0.15/0 sec, 0.1/1 sec, 0.06/0 sec, 0.53/0 sec, 0.68/1 sec, 0.63/0 sec, 0.73/1 sec, 0.68/1 sec, 0.71/1 sec, 0.61/0 sec, 0.52/1 sec, 0.5/0 sec, 0.49/1 sec, 0.47/0 sec, 0.4/1 sec, 0.27/0 sec, 0.27/0 sec, 0.14/0 sec, 0.05/0 sec, 0.05/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 360 (74, 16, 2, 2, 24, 36, 4, 4, 12, 5, 8, 22, 3, 27, 33, 27, 19, 13, 5, 1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 3.35/4 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.21/0.21 sec, 0.28/0.28 sec, 0.25/0.25 sec, 0.28/0.28 sec, 0.25/0.25 sec, 0.23/0.23 sec, 0.25/0.25 sec, 0.29/0.29 sec, 0.23/0.23 sec, 0.22/0.22 sec, 0.2/0.2 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.48/5 sec (0.17/0.17 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0/0 sec, 0.1/0.1 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.32/0.32 sec, 0.39/0.39 sec, 0.37/0.37 sec, 0.45/0.45 sec, 0.42/0.42 sec, 0.48/0.48 sec, 0.36/0.36 sec, 0.23/0.23 sec, 0.26/0.26 sec, 0.26/0.26 sec, 0.26/0.26 sec, 0.26/0.26 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 233674 --> 2567 (57232 --> 600, 11685 --> 113, 775 --> 1, 771 --> 1, 17526 --> 207, 26530 --> 314, 2265 --> 19, 2253 --> 20, 8206 --> 89, 2956 --> 38, 5152 --> 51, 15372 --> 194, 1454 --> 12, 18720 --> 225, 22944 --> 275, 18538 --> 216, 12780 --> 106, 8484 --> 55, 5 --> 5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 4 --> 4, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 649.094 --> 7.13056 (773.405 --> 8.10811, 730.312 --> 7.0625, 387.5 --> 0.5, 385.5 --> 0.5, 730.25 --> 8.625, 736.944 --> 8.72222, 566.25 --> 4.75, 563.25 --> 5, 683.833 --> 7.41667, 591.2 --> 7.6, 644 --> 6.375, 698.727 --> 8.81818, 484.667 --> 4, 693.333 --> 8.33333, 695.273 --> 8.33333, 686.593 --> 8, 672.632 --> 5.57895, 652.615 --> 4.23077, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 9.15 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.57 sec (Real time) / 9.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 89.66 sec (Real time) / 87.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1300.26 sec (Real time) / 1300.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1422 18 0 1 1394
=====================  mult10.aag =====================
[LOG] Relation determinization time: 38.25 sec CPU time.
[LOG] Relation determinization time: 39 sec real time.
[LOG] Final circuit size: 777 new AND gates.
[LOG] Size before ABC: 910 AND gates.
[LOG] Size after ABC: 769 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 38.21/38 sec (0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.01/0 sec, 0.05/0 sec, 0.09/0 sec, 0.01/0 sec, 0.04/0 sec, 0.2/0 sec, 0.08/0 sec, 0.17/1 sec, 0.02/0 sec, 0.41/0 sec, 0.97/1 sec, 0.11/0 sec, 0.17/0 sec, 0.33/1 sec, 0.1/0 sec, 0.06/0 sec, 0.12/0 sec, 2.48/2 sec, 2.53/3 sec, 2.73/3 sec, 3.39/3 sec, 3.1/3 sec, 3.04/3 sec, 2.48/3 sec, 2.56/2 sec, 2.06/2 sec, 2.86/3 sec, 2.51/3 sec, 2.45/2 sec, 1.53/2 sec, 0.66/0 sec, 0.24/0 sec, 0.23/1 sec, 0.07/0 sec, 0.11/0 sec, 0.09/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 410 (5, 5, 10, 2, 14, 22, 2, 8, 26, 10, 27, 3, 44, 82, 12, 19, 39, 22, 7, 19, 1, 1, 2, 1, 1, 2, 1, 1, 1, 2, 2, 1, 2, 2, 1, 2, 2, 2, 2, 3 )
[LOG] Total clause computation time: 15.17/15 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.95/0.95 sec, 0.99/0.99 sec, 1.09/1.09 sec, 1.55/1.55 sec, 1.42/1.42 sec, 1.06/1.06 sec, 1.2/1.2 sec, 1.24/1.24 sec, 1.01/1.01 sec, 0.96/0.96 sec, 0.96/0.96 sec, 1.35/1.35 sec, 0.6/0.6 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 22.7/23 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0/0 sec, 0.02/0.02 sec, 0.17/0.17 sec, 0.07/0.07 sec, 0.14/0.14 sec, 0/0 sec, 0.37/0.37 sec, 0.9/0.9 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.25/0.25 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.1/0.1 sec, 1.52/1.52 sec, 1.53/1.53 sec, 1.63/1.63 sec, 1.84/1.84 sec, 1.67/1.67 sec, 1.97/1.97 sec, 1.27/1.27 sec, 1.31/1.31 sec, 1.05/1.05 sec, 1.9/1.9 sec, 1.55/1.55 sec, 1.09/1.09 sec, 0.92/0.92 sec, 0.53/0.53 sec, 0.16/0.16 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 336394 --> 3292 (3968 --> 30, 3956 --> 34, 8865 --> 59, 981 --> 1, 12701 --> 105, 20391 --> 168, 968 --> 1, 6748 --> 67, 23975 --> 267, 8568 --> 84, 24674 --> 253, 1890 --> 3, 40420 --> 424, 75492 --> 870, 10219 --> 107, 16650 --> 136, 34960 --> 368, 19173 --> 131, 5454 --> 26, 16308 --> 125, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 4 --> 4 )
[LOG] Average clause size reduction: 820.473 --> 8.02927 (793.6 --> 6, 791.2 --> 6.8, 886.5 --> 5.9, 490.5 --> 0.5, 907.214 --> 7.5, 926.864 --> 7.63636, 484 --> 0.5, 843.5 --> 8.375, 922.115 --> 10.2692, 856.8 --> 8.4, 913.852 --> 9.37037, 630 --> 1, 918.636 --> 9.63636, 920.634 --> 10.6098, 851.583 --> 8.91667, 876.316 --> 7.15789, 896.41 --> 9.4359, 871.5 --> 5.95455, 779.143 --> 3.71429, 858.316 --> 6.57895, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 38.25 sec CPU time.
[LOG] Overall execution time: 39 sec real time.
Synthesis time: 38.77 sec (Real time) / 38.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 382.02 sec (Real time) / 376.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1662.44 sec (Real time) / 1662.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1773 20 0 1 1741
=====================  mult11.aag =====================
[LOG] Relation determinization time: 21.52 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 937 new AND gates.
[LOG] Size before ABC: 1046 AND gates.
[LOG] Size after ABC: 929 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 21.42/21 sec (0.02/0 sec, 0.11/0 sec, 0.06/0 sec, 0.03/0 sec, 0.15/0 sec, 0.06/0 sec, 0.02/0 sec, 0.31/0 sec, 0.03/0 sec, 0.04/0 sec, 0.05/0 sec, 0.17/1 sec, 0.02/0 sec, 0.1/0 sec, 0.04/0 sec, 0.18/0 sec, 0.14/0 sec, 0.2/0 sec, 0.25/1 sec, 0.21/0 sec, 0.25/0 sec, 0.02/0 sec, 1.29/1 sec, 1.44/2 sec, 1.56/1 sec, 1.45/2 sec, 1.92/2 sec, 1.47/1 sec, 1.36/2 sec, 1.03/1 sec, 0.93/1 sec, 1.06/1 sec, 1/1 sec, 0.82/0 sec, 0.79/1 sec, 0.67/1 sec, 0.78/1 sec, 0.51/0 sec, 0.37/1 sec, 0.22/0 sec, 0.14/0 sec, 0.09/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 343 (5, 29, 15, 4, 30, 10, 3, 46, 4, 6, 7, 18, 2, 8, 4, 16, 15, 17, 22, 24, 27, 2, 2, 2, 2, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 1, 2, 2, 1, 1 )
[LOG] Total clause computation time: 8.74/11 sec (0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0/0 sec, 0.38/0.38 sec, 0.59/0.59 sec, 0.56/0.56 sec, 0.66/0.66 sec, 0.69/0.69 sec, 0.74/0.74 sec, 0.6/0.6 sec, 0.43/0.43 sec, 0.47/0.47 sec, 0.51/0.51 sec, 0.54/0.54 sec, 0.34/0.34 sec, 0.4/0.4 sec, 0.33/0.33 sec, 0.49/0.49 sec, 0.24/0.24 sec, 0.17/0.17 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 12.31/10 sec (0.01/0.01 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.14/0.14 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.24/0.24 sec, 0/0 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.12/0.12 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.21/0.21 sec, 0.16/0.16 sec, 0.18/0.18 sec, 0/0 sec, 0.9/0.9 sec, 0.84/0.84 sec, 0.99/0.99 sec, 0.78/0.78 sec, 1.22/1.22 sec, 0.73/0.73 sec, 0.76/0.76 sec, 0.6/0.6 sec, 0.45/0.45 sec, 0.55/0.55 sec, 0.46/0.46 sec, 0.48/0.48 sec, 0.39/0.39 sec, 0.33/0.33 sec, 0.29/0.29 sec, 0.27/0.27 sec, 0.19/0.19 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 318398 --> 2769 (4560 --> 19, 31836 --> 220, 15848 --> 108, 3384 --> 28, 32480 --> 300, 10044 --> 93, 2226 --> 6, 49905 --> 492, 3309 --> 23, 5480 --> 45, 6558 --> 63, 18513 --> 212, 1084 --> 1, 7539 --> 85, 3222 --> 21, 16050 --> 136, 14896 --> 133, 16912 --> 167, 22134 --> 208, 24150 --> 179, 27196 --> 200, 1043 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 928.274 --> 8.07289 (912 --> 3.8, 1097.79 --> 7.58621, 1056.53 --> 7.2, 846 --> 7, 1082.67 --> 10, 1004.4 --> 9.3, 742 --> 2, 1084.89 --> 10.6957, 827.25 --> 5.75, 913.333 --> 7.5, 936.857 --> 9, 1028.5 --> 11.7778, 542 --> 0.5, 942.375 --> 10.625, 805.5 --> 5.25, 1003.12 --> 8.5, 993.067 --> 8.86667, 994.824 --> 9.82353, 1006.09 --> 9.45455, 1006.25 --> 7.45833, 1007.26 --> 7.40741, 521.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 21.53 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 22.10 sec (Real time) / 21.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2080 22 0 1 2044
=====================  mult12.aag =====================
[LOG] Relation determinization time: 69.64 sec CPU time.
[LOG] Relation determinization time: 70 sec real time.
[LOG] Final circuit size: 1163 new AND gates.
[LOG] Size before ABC: 1317 AND gates.
[LOG] Size after ABC: 1154 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 69.56/69 sec (0.03/0 sec, 0.18/0 sec, 0.04/0 sec, 0.08/0 sec, 0.02/0 sec, 0.09/0 sec, 0.11/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 1.12/2 sec, 0.06/0 sec, 0.12/0 sec, 0.04/0 sec, 0.29/0 sec, 0.29/0 sec, 0.76/1 sec, 0.09/0 sec, 0.21/0 sec, 0.1/1 sec, 0.06/0 sec, 0.18/0 sec, 0.06/0 sec, 0.39/0 sec, 3.44/4 sec, 4.02/4 sec, 4.41/4 sec, 4.58/5 sec, 4.7/4 sec, 6.73/7 sec, 6.04/6 sec, 5.87/6 sec, 4.02/4 sec, 4.46/5 sec, 3.32/3 sec, 2.16/2 sec, 2.97/3 sec, 2.59/3 sec, 1.59/1 sec, 1.16/1 sec, 0.55/1 sec, 0.5/0 sec, 0.42/1 sec, 0.39/0 sec, 0.35/1 sec, 0.28/0 sec, 0.31/0 sec, 0.27/0 sec )
[LOG] Nr of iterations: 387 (11, 34, 7, 14, 3, 12, 12, 5, 5, 5, 82, 6, 9, 5, 17, 16, 46, 4, 13, 6, 3, 13, 4, 17, 4, 2, 1, 2, 1, 2, 2, 2, 1, 1, 2, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 2, 2, 3 )
[LOG] Total clause computation time: 26.7/29 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.08/0.08 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 1.19/1.19 sec, 1.39/1.39 sec, 1.47/1.47 sec, 1.7/1.7 sec, 2.58/2.58 sec, 2.7/2.7 sec, 1.95/1.95 sec, 1.62/1.62 sec, 1.82/1.82 sec, 1.46/1.46 sec, 1.1/1.1 sec, 0.97/0.97 sec, 1.02/1.02 sec, 1.55/1.55 sec, 0.99/0.99 sec, 0.6/0.6 sec, 0.37/0.37 sec, 0.37/0.37 sec, 0.34/0.34 sec, 0.3/0.3 sec, 0.29/0.29 sec, 0.24/0.24 sec, 0.26/0.26 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 42.17/40 sec (0.02/0.02 sec, 0.17/0.17 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 1.01/1.01 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.26/0.26 sec, 0.27/0.27 sec, 0.62/0.62 sec, 0.05/0.05 sec, 0.16/0.16 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.13/0.13 sec, 0.02/0.02 sec, 0.35/0.35 sec, 2.24/2.24 sec, 2.62/2.62 sec, 2.93/2.93 sec, 2.87/2.87 sec, 2.11/2.11 sec, 4.02/4.02 sec, 4.08/4.08 sec, 4.24/4.24 sec, 2.19/2.19 sec, 2.99/2.99 sec, 2.21/2.21 sec, 1.18/1.18 sec, 1.94/1.94 sec, 1.03/1.03 sec, 0.6/0.6 sec, 0.56/0.56 sec, 0.17/0.17 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.21/0.21 sec )
[LOG] Total clause size reduction: 443539 --> 3595 (14150 --> 50, 46530 --> 292, 8442 --> 50, 18239 --> 113, 2788 --> 10, 15290 --> 94, 15257 --> 114, 5532 --> 20, 5516 --> 45, 5492 --> 44, 110970 --> 1135, 6830 --> 59, 10888 --> 120, 5416 --> 39, 21616 --> 212, 20205 --> 180, 60390 --> 578, 4005 --> 35, 15984 --> 141, 6640 --> 50, 2646 --> 16, 15792 --> 72, 3939 --> 4, 20944 --> 84, 4 --> 4, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 1146.1 --> 9.28941 (1286.36 --> 4.54545, 1368.53 --> 8.58824, 1206 --> 7.14286, 1302.79 --> 8.07143, 929.333 --> 3.33333, 1274.17 --> 7.83333, 1271.42 --> 9.5, 1106.4 --> 4, 1103.2 --> 9, 1098.4 --> 8.8, 1353.29 --> 13.8415, 1138.33 --> 9.83333, 1209.78 --> 13.3333, 1083.2 --> 7.8, 1271.53 --> 12.4706, 1262.81 --> 11.25, 1312.83 --> 12.5652, 1001.25 --> 8.75, 1229.54 --> 10.8462, 1106.67 --> 8.33333, 882 --> 5.33333, 1214.77 --> 5.53846, 984.75 --> 1, 1232 --> 4.94118, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 69.65 sec CPU time.
[LOG] Overall execution time: 70 sec real time.
Synthesis time: 70.31 sec (Real time) / 70.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2581 24 0 1 2542
=====================  mult13.aag =====================
[LOG] Relation determinization time: 104.78 sec CPU time.
[LOG] Relation determinization time: 106 sec real time.
[LOG] Final circuit size: 1300 new AND gates.
[LOG] Size before ABC: 1452 AND gates.
[LOG] Size after ABC: 1288 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 104.57/105 sec (0.03/0 sec, 0.05/0 sec, 0.11/0 sec, 0.12/0 sec, 0.08/1 sec, 0.05/0 sec, 0.11/0 sec, 0.06/0 sec, 0.08/0 sec, 0.03/0 sec, 0.27/0 sec, 0.23/0 sec, 0.32/1 sec, 0.11/0 sec, 0.26/0 sec, 0.41/1 sec, 0.03/0 sec, 0.1/0 sec, 0.24/0 sec, 0.42/0 sec, 0.11/0 sec, 0.06/1 sec, 0.89/0 sec, 0.04/0 sec, 0.06/1 sec, 0.82/0 sec, 4.72/5 sec, 4.96/5 sec, 5.46/5 sec, 5.76/6 sec, 6.91/7 sec, 6.16/6 sec, 7.43/8 sec, 5.28/5 sec, 6.98/7 sec, 6.52/7 sec, 7.69/7 sec, 4.18/4 sec, 5.2/6 sec, 5.38/5 sec, 2.94/3 sec, 3.42/3 sec, 1.99/2 sec, 2.09/2 sec, 1.48/2 sec, 1.05/1 sec, 1.03/1 sec, 0.85/1 sec, 0.6/1 sec, 0.45/0 sec, 0.51/0 sec, 0.44/1 sec )
[LOG] Nr of iterations: 406 (9, 10, 18, 20, 10, 5, 14, 9, 10, 3, 22, 10, 23, 10, 15, 22, 2, 8, 16, 21, 7, 3, 59, 3, 3, 32, 4, 1, 2, 1, 2, 1, 2, 1, 2, 1, 2, 1, 2, 2, 1, 2, 1, 2, 1, 1, 2, 1, 2, 1, 1, 3 )
[LOG] Total clause computation time: 42.68/43 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 1.06/1.06 sec, 1.92/1.92 sec, 2.3/2.3 sec, 2.77/2.77 sec, 2.37/2.37 sec, 2.71/2.71 sec, 2.3/2.3 sec, 2.46/2.46 sec, 2.71/2.71 sec, 2.55/2.55 sec, 2.22/2.22 sec, 2.09/2.09 sec, 2.09/2.09 sec, 2.07/2.07 sec, 1.54/1.54 sec, 2.06/2.06 sec, 1.3/1.3 sec, 1.33/1.33 sec, 0.88/0.88 sec, 0.83/0.83 sec, 0.63/0.63 sec, 0.67/0.67 sec, 0.51/0.51 sec, 0.39/0.39 sec, 0.42/0.42 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 61.12/60 sec (0.02/0.02 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.23/0.23 sec, 0.21/0.21 sec, 0.26/0.26 sec, 0.08/0.08 sec, 0.22/0.22 sec, 0.35/0.35 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.21/0.21 sec, 0.33/0.33 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.78/0.78 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.75/0.75 sec, 3.65/3.65 sec, 3.03/3.03 sec, 3.14/3.14 sec, 2.98/2.98 sec, 4.53/4.53 sec, 3.44/3.44 sec, 5.12/5.12 sec, 2.82/2.82 sec, 4.26/4.26 sec, 3.96/3.96 sec, 5.46/5.46 sec, 2.08/2.08 sec, 3.1/3.1 sec, 3.3/3.3 sec, 1.39/1.39 sec, 1.35/1.35 sec, 0.68/0.68 sec, 0.75/0.75 sec, 0.59/0.59 sec, 0.22/0.22 sec, 0.4/0.4 sec, 0.17/0.17 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.38/0.38 sec )
[LOG] Total clause size reduction: 506214 --> 3656 (12512 --> 39, 14049 --> 88, 26469 --> 152, 29507 --> 167, 13896 --> 88, 6160 --> 46, 19981 --> 129, 12264 --> 65, 13752 --> 84, 3040 --> 10, 31857 --> 281, 13617 --> 138, 33154 --> 299, 13500 --> 103, 20958 --> 204, 31353 --> 270, 1485 --> 1, 10346 --> 68, 22125 --> 174, 29420 --> 264, 8796 --> 58, 2918 --> 21, 84448 --> 596, 2904 --> 12, 2896 --> 14, 44764 --> 242, 4 --> 4, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 3 --> 3 )
[LOG] Average clause size reduction: 1246.83 --> 9.00493 (1390.22 --> 4.33333, 1404.9 --> 8.8, 1470.5 --> 8.44444, 1475.35 --> 8.35, 1389.6 --> 8.8, 1232 --> 9.2, 1427.21 --> 9.21429, 1362.67 --> 7.22222, 1375.2 --> 8.4, 1013.33 --> 3.33333, 1448.05 --> 12.7727, 1361.7 --> 13.8, 1441.48 --> 13, 1350 --> 10.3, 1397.2 --> 13.6, 1425.14 --> 12.2727, 742.5 --> 0.5, 1293.25 --> 8.5, 1382.81 --> 10.875, 1400.95 --> 12.5714, 1256.57 --> 8.28571, 972.667 --> 7, 1431.32 --> 10.1017, 968 --> 4, 965.333 --> 4.66667, 1398.88 --> 7.5625, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 104.79 sec CPU time.
[LOG] Overall execution time: 106 sec real time.
Synthesis time: 105.47 sec (Real time) / 105.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2860 26 0 1 2820
=====================  mult14.aag =====================
[LOG] Relation determinization time: 285.64 sec CPU time.
[LOG] Relation determinization time: 286 sec real time.
[LOG] Final circuit size: 1548 new AND gates.
[LOG] Size before ABC: 1768 AND gates.
[LOG] Size after ABC: 1542 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 285.42/285 sec (0.04/0 sec, 0.3/0 sec, 0.2/0 sec, 0.41/1 sec, 0.06/0 sec, 0.32/0 sec, 0.08/0 sec, 0.22/0 sec, 0.41/1 sec, 0.12/0 sec, 0.83/1 sec, 0.48/0 sec, 0.05/0 sec, 0.33/1 sec, 0.04/0 sec, 0.49/0 sec, 0.53/1 sec, 1.36/1 sec, 0.64/1 sec, 0.16/0 sec, 1.91/2 sec, 0.09/0 sec, 0.34/0 sec, 0.37/1 sec, 0.07/0 sec, 0.23/0 sec, 0.31/0 sec, 1.49/2 sec, 10.78/11 sec, 17.29/17 sec, 14.64/14 sec, 16.98/17 sec, 13.74/14 sec, 18.99/19 sec, 18.48/19 sec, 15.87/16 sec, 26.63/26 sec, 14.12/14 sec, 23.69/24 sec, 13.93/14 sec, 11.25/11 sec, 11.99/12 sec, 9.68/10 sec, 9.88/10 sec, 6.84/7 sec, 4.28/4 sec, 3.11/3 sec, 2.86/3 sec, 1.43/1 sec, 1.11/1 sec, 1.22/2 sec, 1.13/1 sec, 0.87/1 sec, 0.88/0 sec, 0.9/1 sec, 0.97/1 sec )
[LOG] Nr of iterations: 542 (5, 38, 19, 35, 4, 30, 7, 14, 27, 9, 41, 23, 2, 10, 2, 21, 18, 46, 21, 6, 54, 4, 16, 18, 4, 9, 3, 13, 2, 1, 2, 3, 1, 1, 2, 1, 2, 1, 2, 1, 1, 1, 1, 2, 1, 1, 2, 1, 2, 1, 2, 2, 2, 1, 1, 3 )
[LOG] Total clause computation time: 113.59/113 sec (0/0 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 3.55/3.55 sec, 4.68/4.68 sec, 6.19/6.19 sec, 5.46/5.46 sec, 6.06/6.06 sec, 9.13/9.13 sec, 5.04/5.04 sec, 5.86/5.86 sec, 8.05/8.05 sec, 6.48/6.48 sec, 7.74/7.74 sec, 5.87/5.87 sec, 6.36/6.36 sec, 6.31/6.31 sec, 4.87/4.87 sec, 3.5/3.5 sec, 4.47/4.47 sec, 2.75/2.75 sec, 1.85/1.85 sec, 1.92/1.92 sec, 1.17/1.17 sec, 0.9/0.9 sec, 1.02/1.02 sec, 1.03/1.03 sec, 0.75/0.75 sec, 0.78/0.78 sec, 0.81/0.81 sec, 0.2/0.2 sec )
[LOG] Total clause minimization time: 170.47/172 sec (0.01/0.01 sec, 0.24/0.24 sec, 0.15/0.15 sec, 0.36/0.36 sec, 0.02/0.02 sec, 0.28/0.28 sec, 0.05/0.05 sec, 0.19/0.19 sec, 0.37/0.37 sec, 0.09/0.09 sec, 0.75/0.75 sec, 0.4/0.4 sec, 0.01/0.01 sec, 0.28/0.28 sec, 0/0 sec, 0.4/0.4 sec, 0.47/0.47 sec, 1.23/1.23 sec, 0.57/0.57 sec, 0.09/0.09 sec, 1.77/1.77 sec, 0.03/0.03 sec, 0.26/0.26 sec, 0.26/0.26 sec, 0/0 sec, 0.13/0.13 sec, 0.24/0.24 sec, 1.4/1.4 sec, 7.21/7.21 sec, 12.6/12.6 sec, 8.43/8.43 sec, 11.51/11.51 sec, 7.66/7.66 sec, 9.85/9.85 sec, 13.43/13.43 sec, 9.99/9.99 sec, 18.56/18.56 sec, 7.63/7.63 sec, 15.94/15.94 sec, 8.04/8.04 sec, 4.88/4.88 sec, 5.67/5.67 sec, 4.8/4.8 sec, 6.37/6.37 sec, 2.36/2.36 sec, 1.52/1.52 sec, 1.25/1.25 sec, 0.94/0.94 sec, 0.25/0.25 sec, 0.2/0.2 sec, 0.19/0.19 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.76/0.76 sec )
[LOG] Total clause size reduction: 864879 --> 6237 (7584 --> 26, 70041 --> 361, 34002 --> 199, 64090 --> 425, 5622 --> 26, 54230 --> 364, 11202 --> 67, 24219 --> 189, 48282 --> 376, 14800 --> 110, 73880 --> 627, 40546 --> 338, 1837 --> 1, 16470 --> 145, 1827 --> 1, 36460 --> 292, 30906 --> 275, 81495 --> 673, 36160 --> 308, 9020 --> 47, 95347 --> 743, 5376 --> 26, 26835 --> 186, 30345 --> 194, 5340 --> 12, 14184 --> 95, 3540 --> 5, 21192 --> 79, 2 --> 2, 1 --> 1, 3 --> 3, 5 --> 5, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 3 --> 3 )
[LOG] Average clause size reduction: 1595.72 --> 11.5074 (1516.8 --> 5.2, 1843.18 --> 9.5, 1789.58 --> 10.4737, 1831.14 --> 12.1429, 1405.5 --> 6.5, 1807.67 --> 12.1333, 1600.29 --> 9.57143, 1729.93 --> 13.5, 1788.22 --> 13.9259, 1644.44 --> 12.2222, 1801.95 --> 15.2927, 1762.87 --> 14.6957, 918.5 --> 0.5, 1647 --> 14.5, 913.5 --> 0.5, 1736.19 --> 13.9048, 1717 --> 15.2778, 1771.63 --> 14.6304, 1721.9 --> 14.6667, 1503.33 --> 7.83333, 1765.69 --> 13.7593, 1344 --> 6.5, 1677.19 --> 11.625, 1685.83 --> 10.7778, 1335 --> 3, 1576 --> 10.5556, 1180 --> 1.66667, 1630.15 --> 6.07692, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 285.64 sec CPU time.
[LOG] Overall execution time: 286 sec real time.
Synthesis time: 286.40 sec (Real time) / 286.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3446 28 0 1 3396
=====================  mult15.aag =====================
[LOG] Relation determinization time: 193.68 sec CPU time.
[LOG] Relation determinization time: 195 sec real time.
[LOG] Final circuit size: 1723 new AND gates.
[LOG] Size before ABC: 1921 AND gates.
[LOG] Size after ABC: 1717 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 193.42/194 sec (0.04/0 sec, 0.27/1 sec, 0.48/0 sec, 0.82/1 sec, 1.44/1 sec, 0.25/1 sec, 0.07/0 sec, 0.84/0 sec, 0.05/1 sec, 0.4/0 sec, 0.17/0 sec, 0.22/0 sec, 0.81/1 sec, 0.31/0 sec, 0.53/1 sec, 0.14/0 sec, 0.81/1 sec, 0.21/0 sec, 0.17/0 sec, 1.04/1 sec, 0.24/1 sec, 1.23/1 sec, 0.16/0 sec, 0.28/0 sec, 0.72/1 sec, 0.73/1 sec, 0.59/0 sec, 0.08/1 sec, 0.14/0 sec, 0.82/1 sec, 8.86/8 sec, 11.67/12 sec, 11.44/11 sec, 10.4/11 sec, 11.47/11 sec, 9.95/10 sec, 12.97/13 sec, 11.96/12 sec, 8.96/9 sec, 8.61/9 sec, 9.44/9 sec, 8.47/9 sec, 7.32/7 sec, 7.66/8 sec, 6.38/6 sec, 6.32/6 sec, 5.62/6 sec, 3.82/4 sec, 3.67/4 sec, 2.93/2 sec, 3.01/3 sec, 1.53/2 sec, 1.46/1 sec, 1.77/2 sec, 1/1 sec, 0.85/1 sec, 0.72/1 sec, 0.53/0 sec, 0.49/1 sec, 0.08/0 sec )
[LOG] Nr of iterations: 639 (6, 25, 46, 66, 96, 16, 4, 39, 3, 18, 7, 11, 28, 12, 14, 4, 21, 6, 6, 22, 7, 33, 5, 9, 25, 32, 20, 2, 3, 10, 2, 1, 2, 1, 4, 1, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 1, 2, 1, 1, 1, 2, 2, 2, 2, 1, 1, 1 )
[LOG] Total clause computation time: 81.94/81 sec (0.01/0.01 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 2.94/2.94 sec, 4.32/4.32 sec, 5.28/5.28 sec, 4.95/4.95 sec, 3.69/3.69 sec, 4.26/4.26 sec, 5.39/5.39 sec, 3.81/3.81 sec, 4.22/4.22 sec, 4.23/4.23 sec, 4.81/4.81 sec, 3.72/3.72 sec, 3.01/3.01 sec, 4.22/4.22 sec, 3/3 sec, 2.39/2.39 sec, 2.03/2.03 sec, 2.21/2.21 sec, 2.14/2.14 sec, 1.51/1.51 sec, 2.19/2.19 sec, 1.06/1.06 sec, 1.08/1.08 sec, 1.4/1.4 sec, 0.76/0.76 sec, 0.66/0.66 sec, 0.55/0.55 sec, 0.47/0.47 sec, 0.45/0.45 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 109.47/109 sec (0.02/0.02 sec, 0.2/0.2 sec, 0.41/0.41 sec, 0.7/0.7 sec, 1.28/1.28 sec, 0.2/0.2 sec, 0.02/0.02 sec, 0.73/0.73 sec, 0.01/0.01 sec, 0.34/0.34 sec, 0.11/0.11 sec, 0.16/0.16 sec, 0.7/0.7 sec, 0.23/0.23 sec, 0.44/0.44 sec, 0.07/0.07 sec, 0.71/0.71 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.91/0.91 sec, 0.15/0.15 sec, 1.08/1.08 sec, 0.07/0.07 sec, 0.18/0.18 sec, 0.57/0.57 sec, 0.59/0.59 sec, 0.48/0.48 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.73/0.73 sec, 5.88/5.88 sec, 7.33/7.33 sec, 6.14/6.14 sec, 5.43/5.43 sec, 7.76/7.76 sec, 5.67/5.67 sec, 7.56/7.56 sec, 8.13/8.13 sec, 4.72/4.72 sec, 4.37/4.37 sec, 4.61/4.61 sec, 4.73/4.73 sec, 4.29/4.29 sec, 3.42/3.42 sec, 3.37/3.37 sec, 3.91/3.91 sec, 3.58/3.58 sec, 1.59/1.59 sec, 1.52/1.52 sec, 1.41/1.41 sec, 0.81/0.81 sec, 0.45/0.45 sec, 0.37/0.37 sec, 0.36/0.36 sec, 0.23/0.23 sec, 0.18/0.18 sec, 0.16/0.16 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 1132108 --> 7690 (10270 --> 45, 49224 --> 271, 92115 --> 497, 132795 --> 789, 192945 --> 1288, 30405 --> 193, 6072 --> 15, 76760 --> 580, 4030 --> 3, 34119 --> 272, 12024 --> 85, 20000 --> 144, 53865 --> 488, 21868 --> 186, 25805 --> 216, 5943 --> 38, 39540 --> 323, 9850 --> 80, 9835 --> 74, 41223 --> 333, 11748 --> 90, 62432 --> 519, 7792 --> 55, 15552 --> 66, 46464 --> 339, 59799 --> 352, 36594 --> 246, 1922 --> 1, 3836 --> 10, 17235 --> 46, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 7 --> 7, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 1771.69 --> 12.0344 (1711.67 --> 7.5, 1968.96 --> 10.84, 2002.5 --> 10.8043, 2012.05 --> 11.9545, 2009.84 --> 13.4167, 1900.31 --> 12.0625, 1518 --> 3.75, 1968.21 --> 14.8718, 1343.33 --> 1, 1895.5 --> 15.1111, 1717.71 --> 12.1429, 1818.18 --> 13.0909, 1923.75 --> 17.4286, 1822.33 --> 15.5, 1843.21 --> 15.4286, 1485.75 --> 9.5, 1882.86 --> 15.381, 1641.67 --> 13.3333, 1639.17 --> 12.3333, 1873.77 --> 15.1364, 1678.29 --> 12.8571, 1891.88 --> 15.7273, 1558.4 --> 11, 1728 --> 7.33333, 1858.56 --> 13.56, 1868.72 --> 11, 1829.7 --> 12.3, 961 --> 0.5, 1278.67 --> 3.33333, 1723.5 --> 4.6, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.75 --> 1.75, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 193.7 sec CPU time.
[LOG] Overall execution time: 195 sec real time.
Synthesis time: 194.56 sec (Real time) / 194.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3780 30 0 1 3726
=====================  mult16.aag =====================
[LOG] Relation determinization time: 324.71 sec CPU time.
[LOG] Relation determinization time: 326 sec real time.
[LOG] Final circuit size: 2126 new AND gates.
[LOG] Size before ABC: 2371 AND gates.
[LOG] Size after ABC: 2116 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 324.36/325 sec (0.54/0 sec, 0.52/1 sec, 0.07/0 sec, 0.17/0 sec, 0.25/0 sec, 0.87/1 sec, 0.1/0 sec, 0.04/1 sec, 0.07/0 sec, 0.16/0 sec, 2.77/3 sec, 0.79/0 sec, 0.58/1 sec, 1.02/1 sec, 0.61/1 sec, 0.13/0 sec, 0.11/0 sec, 0.2/0 sec, 0.29/0 sec, 2.29/3 sec, 0.56/0 sec, 0.3/1 sec, 1.47/1 sec, 0.18/0 sec, 0.12/0 sec, 0.83/1 sec, 0.45/1 sec, 0.4/0 sec, 0.17/0 sec, 0.65/1 sec, 1.24/1 sec, 0.69/1 sec, 15.51/15 sec, 14.69/15 sec, 20.85/21 sec, 17.56/17 sec, 27.08/28 sec, 19.55/19 sec, 14.59/15 sec, 18.87/19 sec, 14.89/14 sec, 20.16/21 sec, 20.91/21 sec, 9.45/9 sec, 13.42/13 sec, 8.22/9 sec, 15.11/15 sec, 6.39/6 sec, 6.58/7 sec, 7.45/7 sec, 6.43/7 sec, 5.08/5 sec, 4.03/4 sec, 2.94/3 sec, 2.62/2 sec, 1.98/2 sec, 2.11/2 sec, 1.68/2 sec, 1.42/1 sec, 1.44/2 sec, 1.33/1 sec, 1.04/1 sec, 1.01/1 sec, 1.33/2 sec )
[LOG] Nr of iterations: 639 (56, 35, 5, 12, 20, 41, 5, 2, 3, 6, 82, 28, 20, 28, 16, 4, 4, 6, 7, 43, 16, 7, 34, 4, 2, 24, 14, 10, 4, 25, 18, 6, 7, 2, 1, 1, 2, 2, 1, 1, 1, 1, 2, 1, 2, 1, 2, 1, 1, 1, 1, 2, 2, 1, 1, 1, 1, 2, 1, 2, 1, 2, 2, 3 )
[LOG] Total clause computation time: 127.08/128 sec (0.08/0.08 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.16/0.16 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0/0 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.04/0.04 sec, 4.02/4.02 sec, 6.22/6.22 sec, 7.79/7.79 sec, 6.97/6.97 sec, 8.77/8.77 sec, 6.49/6.49 sec, 6.78/6.78 sec, 9.16/9.16 sec, 6.42/6.42 sec, 7.14/7.14 sec, 5.59/5.59 sec, 4.5/4.5 sec, 4.9/4.9 sec, 3.63/3.63 sec, 3.86/3.86 sec, 3.49/3.49 sec, 3.55/3.55 sec, 4.02/4.02 sec, 3.37/3.37 sec, 2.7/2.7 sec, 2.44/2.44 sec, 2.2/2.2 sec, 2.04/2.04 sec, 1.55/1.55 sec, 1.53/1.53 sec, 1.3/1.3 sec, 1.18/1.18 sec, 1.17/1.17 sec, 1.19/1.19 sec, 0.93/0.93 sec, 0.92/0.92 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 194.9/195 sec (0.45/0.45 sec, 0.44/0.44 sec, 0.02/0.02 sec, 0.13/0.13 sec, 0.2/0.2 sec, 0.76/0.76 sec, 0.05/0.05 sec, 0/0 sec, 0.02/0.02 sec, 0.11/0.11 sec, 2.57/2.57 sec, 0.7/0.7 sec, 0.46/0.46 sec, 0.93/0.93 sec, 0.54/0.54 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.21/0.21 sec, 2.14/2.14 sec, 0.43/0.43 sec, 0.24/0.24 sec, 1.34/1.34 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.66/0.66 sec, 0.36/0.36 sec, 0.3/0.3 sec, 0.08/0.08 sec, 0.48/0.48 sec, 1.08/1.08 sec, 0.58/0.58 sec, 11.44/11.44 sec, 8.45/8.45 sec, 13.03/13.03 sec, 10.56/10.56 sec, 18.28/18.28 sec, 13.04/13.04 sec, 7.79/7.79 sec, 9.69/9.69 sec, 8.45/8.45 sec, 13/13 sec, 15.29/15.29 sec, 4.93/4.93 sec, 8.5/8.5 sec, 4.58/4.58 sec, 11.24/11.24 sec, 2.89/2.89 sec, 3.02/3.02 sec, 3.42/3.42 sec, 3.05/3.05 sec, 2.36/2.36 sec, 1.58/1.58 sec, 0.72/0.72 sec, 0.57/0.57 sec, 0.41/0.41 sec, 0.57/0.57 sec, 0.36/0.36 sec, 0.22/0.22 sec, 0.26/0.26 sec, 0.13/0.13 sec, 0.1/0.1 sec, 0.07/0.07 sec, 1.27/1.27 sec )
[LOG] Total clause size reduction: 1354402 --> 7749 (137775 --> 454, 85068 --> 403, 9984 --> 35, 27401 --> 133, 47158 --> 203, 99120 --> 582, 9900 --> 47, 2471 --> 1, 4932 --> 15, 12295 --> 83, 198936 --> 1366, 66204 --> 465, 46493 --> 319, 65853 --> 474, 36510 --> 242, 7293 --> 38, 7275 --> 34, 12090 --> 91, 14490 --> 87, 101262 --> 698, 36090 --> 218, 14394 --> 87, 79068 --> 543, 7176 --> 32, 2387 --> 1, 54740 --> 332, 30901 --> 163, 21357 --> 106, 7107 --> 26, 56736 --> 256, 40103 --> 140, 11780 --> 22, 7 --> 7, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 2119.56 --> 12.1268 (2460.27 --> 8.10714, 2430.51 --> 11.5143, 1996.8 --> 7, 2283.42 --> 11.0833, 2357.9 --> 10.15, 2417.56 --> 14.1951, 1980 --> 9.4, 1235.5 --> 0.5, 1644 --> 5, 2049.17 --> 13.8333, 2426.05 --> 16.6585, 2364.43 --> 16.6071, 2324.65 --> 15.95, 2351.89 --> 16.9286, 2281.88 --> 15.125, 1823.25 --> 9.5, 1818.75 --> 8.5, 2015 --> 15.1667, 2070 --> 12.4286, 2354.93 --> 16.2326, 2255.62 --> 13.625, 2056.29 --> 12.4286, 2325.53 --> 15.9706, 1794 --> 8, 1193.5 --> 0.5, 2280.83 --> 13.8333, 2207.21 --> 11.6429, 2135.7 --> 10.6, 1776.75 --> 6.5, 2269.44 --> 10.24, 2227.94 --> 7.77778, 1963.33 --> 3.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 324.74 sec CPU time.
[LOG] Overall execution time: 326 sec real time.
Synthesis time: 325.71 sec (Real time) / 325.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4630 32 0 1 4576
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.6667 --> 0 (35.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23 --> 0 (34.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77.6667 --> 0 (116.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77 --> 0 (115.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184.667 --> 0 (277 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184 --> 0 (276 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 430.333 --> 0 (645.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 429.667 --> 0 (644.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.03/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 985.333 --> 0 (1478 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0.04/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 984.667 --> 0 (1477 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.8 --> 0 (0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 13 --> 0 (0 --> 0, 0 --> 0, 13 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 2.6 --> 0 (0 --> 0, 0 --> 0, 6.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.42857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 21 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.77778 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 29 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 29 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.22222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 55 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 55 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 37 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 37 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.36364 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 67 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 67 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.15385 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 33.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 45 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.46154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 22.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 79 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 79 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.26667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 53 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 53 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.53333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 26.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.21 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.19/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 91 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 91 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.35294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.21 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/1 sec (0.01/0 sec, 0/0 sec, 0.01/1 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 61 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 61 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.58824 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 30.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.32 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.27/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 103 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 103 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.42105 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.33 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.18 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.63158 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 34.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.19 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.49 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.39/0 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 115 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 115 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.47619 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 57.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.5 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.26 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.25/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 77 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 77 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 38.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.27 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.71 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.66/0 sec (0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 127 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 127 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.52174 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 63.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.73 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.93 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.37 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.34/0 sec (0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 85 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 85 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.69565 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 42.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.38 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.96 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.86/0 sec (0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 139 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 139 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.56 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.99 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.19 sec (Real time) / 1.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.52 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.46/0 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 93 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 93 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 46.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.53 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.73 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.38 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.18/1 sec (0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/1 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 151 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 151 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.59259 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 75.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.42 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.63 sec (Real time) / 1.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.73 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.62/0 sec (0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 101 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 101 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.74074 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 50.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.75 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.96 sec (Real time) / 0.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.15 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 124 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 122 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 91 (11, 23, 4, 2, 8, 3, 9, 20, 2, 1, 7, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 5579 --> 196 (1380 --> 19, 2728 --> 63, 330 --> 10, 108 --> 0, 742 --> 15, 202 --> 3, 16 --> 16, 53 --> 50, 4 --> 4, 0 --> 0, 15 --> 15, 1 --> 1 )
[LOG] Average clause size reduction: 61.3077 --> 2.15385 (125.455 --> 1.72727, 118.609 --> 2.73913, 82.5 --> 2.5, 54 --> 0, 92.75 --> 1.875, 67.3333 --> 1, 1.77778 --> 1.77778, 2.65 --> 2.5, 2 --> 2, 0 --> 0, 2.14286 --> 2.14286, 1 --> 1 )
[LOG] Overall execution time: 0.15 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 288 5 21 1 258
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.61 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 210 new AND gates.
[LOG] Size before ABC: 240 AND gates.
[LOG] Size after ABC: 210 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.56/1 sec (0.03/0 sec, 0.03/0 sec, 0.01/1 sec, 0.01/0 sec, 0.02/0 sec, 0.04/0 sec, 0.01/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.08/0 sec )
[LOG] Nr of iterations: 149 (21, 24, 4, 4, 8, 16, 5, 16, 22, 3, 3, 6, 15, 2 )
[LOG] Total clause computation time: 0.15/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.39/1 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 11643 --> 368 (3540 --> 68, 3749 --> 79, 435 --> 4, 402 --> 4, 917 --> 12, 1935 --> 32, 496 --> 8, 45 --> 44, 74 --> 67, 4 --> 4, 4 --> 4, 8 --> 8, 32 --> 32, 2 --> 2 )
[LOG] Average clause size reduction: 78.1409 --> 2.4698 (168.571 --> 3.2381, 156.208 --> 3.29167, 108.75 --> 1, 100.5 --> 1, 114.625 --> 1.5, 120.938 --> 2, 99.2 --> 1.6, 2.8125 --> 2.75, 3.36364 --> 3.04545, 1.33333 --> 1.33333, 1.33333 --> 1.33333, 1.33333 --> 1.33333, 2.13333 --> 2.13333, 1 --> 1 )
[LOG] Overall execution time: 0.61 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.83 sec (Real time) / 0.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.90 sec (Real time) / 0.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 416 6 24 1 379
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 2.23 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 225 new AND gates.
[LOG] Size before ABC: 269 AND gates.
[LOG] Size after ABC: 225 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.11/3 sec (0.05/0 sec, 0.08/1 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.18/0 sec, 0.14/0 sec, 0.01/0 sec, 0.17/0 sec, 0.14/0 sec, 0.16/0 sec, 0.14/1 sec, 0.17/0 sec, 0.16/0 sec, 0.19/0 sec, 0.18/0 sec, 0.22/1 sec )
[LOG] Nr of iterations: 181 (18, 28, 5, 4, 6, 9, 5, 26, 7, 15, 9, 3, 2, 5, 7, 4, 22, 6 )
[LOG] Total clause computation time: 0.44/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0/0 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 1.59/3 sec (0.03/0.03 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.15/0.15 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.13/0.13 sec, 0.18/0.18 sec )
[LOG] Total clause size reduction: 17460 --> 457 (3672 --> 58, 5454 --> 116, 716 --> 7, 489 --> 6, 770 --> 7, 1176 --> 22, 584 --> 6, 3600 --> 65, 834 --> 10, 46 --> 43, 21 --> 20, 4 --> 4, 3 --> 3, 7 --> 7, 17 --> 16, 6 --> 6, 51 --> 51, 10 --> 10 )
[LOG] Average clause size reduction: 96.4641 --> 2.52486 (204 --> 3.22222, 194.786 --> 4.14286, 143.2 --> 1.4, 122.25 --> 1.5, 128.333 --> 1.16667, 130.667 --> 2.44444, 116.8 --> 1.2, 138.462 --> 2.5, 119.143 --> 1.42857, 3.06667 --> 2.86667, 2.33333 --> 2.22222, 1.33333 --> 1.33333, 1.5 --> 1.5, 1.4 --> 1.4, 2.42857 --> 2.28571, 1.5 --> 1.5, 2.31818 --> 2.31818, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 2.23 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.49 sec (Real time) / 2.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.36 sec (Real time) / 1.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 470 7 27 1 427
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 5.28 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 366 new AND gates.
[LOG] Size before ABC: 430 AND gates.
[LOG] Size after ABC: 365 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.94/5 sec (0.17/0 sec, 0.21/0 sec, 0.07/0 sec, 0.05/0 sec, 0.06/0 sec, 0.09/0 sec, 0.11/0 sec, 0.12/1 sec, 0.24/0 sec, 0.02/0 sec, 0.39/0 sec, 0.32/0 sec, 0.31/1 sec, 0.31/0 sec, 0.35/0 sec, 0.35/1 sec, 0.32/0 sec, 0.57/1 sec, 0.49/0 sec, 0.39/1 sec )
[LOG] Nr of iterations: 266 (34, 30, 9, 4, 6, 6, 15, 11, 34, 4, 30, 13, 6, 3, 5, 4, 11, 6, 33, 2 )
[LOG] Total clause computation time: 0.93/1 sec (0.02/0.02 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 3.81/4 sec (0.13/0.13 sec, 0.15/0.15 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.13/0.13 sec, 0/0 sec, 0.28/0.28 sec, 0.21/0.21 sec, 0.27/0.27 sec, 0.25/0.25 sec, 0.29/0.29 sec, 0.3/0.3 sec, 0.27/0.27 sec, 0.51/0.51 sec, 0.36/0.36 sec, 0.32/0.32 sec )
[LOG] Total clause size reduction: 30152 --> 780 (8679 --> 130, 7163 --> 136, 1704 --> 18, 603 --> 5, 935 --> 9, 880 --> 15, 2338 --> 40, 1660 --> 35, 5412 --> 89, 477 --> 7, 107 --> 103, 34 --> 34, 7 --> 7, 5 --> 5, 9 --> 9, 7 --> 7, 25 --> 24, 14 --> 14, 89 --> 89, 4 --> 4 )
[LOG] Average clause size reduction: 113.353 --> 2.93233 (255.265 --> 3.82353, 238.767 --> 4.53333, 189.333 --> 2, 150.75 --> 1.25, 155.833 --> 1.5, 146.667 --> 2.5, 155.867 --> 2.66667, 150.909 --> 3.18182, 159.176 --> 2.61765, 119.25 --> 1.75, 3.56667 --> 3.43333, 2.61538 --> 2.61538, 1.16667 --> 1.16667, 1.66667 --> 1.66667, 1.8 --> 1.8, 1.75 --> 1.75, 2.27273 --> 2.18182, 2.33333 --> 2.33333, 2.69697 --> 2.69697, 2 --> 2 )
[LOG] Overall execution time: 5.28 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.56 sec (Real time) / 5.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.38 sec (Real time) / 1.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 655 8 30 1 608
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 20.47 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 875 new AND gates.
[LOG] Size before ABC: 1022 AND gates.
[LOG] Size after ABC: 874 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 19.88/19 sec (0.03/0 sec, 0.02/0 sec, 0.14/0 sec, 0.08/0 sec, 0.11/0 sec, 0.11/1 sec, 0.2/0 sec, 0.59/0 sec, 0.62/1 sec, 2.06/2 sec, 1.51/1 sec, 2.64/2 sec, 0.73/1 sec, 0.62/1 sec, 0.78/0 sec, 1.08/1 sec, 1/1 sec, 1.01/1 sec, 0.97/1 sec, 0.83/1 sec, 0.7/1 sec, 1.38/1 sec, 0.92/1 sec, 1.75/2 sec )
[LOG] Nr of iterations: 560 (6, 3, 35, 13, 14, 7, 7, 47, 42, 73, 34, 18, 4, 1, 30, 11, 12, 5, 4, 42, 37, 66, 32, 17 )
[LOG] Total clause computation time: 2.89/4 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.3/0.3 sec, 0.14/0.14 sec, 0.32/0.32 sec, 0.09/0.09 sec, 0.14/0.14 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.12/0.12 sec, 0.18/0.18 sec, 0.16/0.16 sec, 0.29/0.29 sec, 0.09/0.09 sec, 0.32/0.32 sec )
[LOG] Total clause minimization time: 16.59/15 sec (0/0 sec, 0/0 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.17/0.17 sec, 0.48/0.48 sec, 0.48/0.48 sec, 1.73/1.73 sec, 1.34/1.34 sec, 2.3/2.3 sec, 0.63/0.63 sec, 0.46/0.46 sec, 0.7/0.7 sec, 0.94/0.94 sec, 0.87/0.87 sec, 0.86/0.86 sec, 0.84/0.84 sec, 0.64/0.64 sec, 0.53/0.53 sec, 1.08/1.08 sec, 0.82/0.82 sec, 1.42/1.42 sec )
[LOG] Total clause size reduction: 58839 --> 2005 (1640 --> 8, 612 --> 3, 8908 --> 115, 2964 --> 27, 3042 --> 26, 1314 --> 9, 1254 --> 13, 9108 --> 215, 7626 --> 184, 12672 --> 406, 5775 --> 89, 2958 --> 49, 5 --> 5, 1 --> 1, 84 --> 83, 21 --> 19, 22 --> 22, 7 --> 7, 7 --> 7, 182 --> 147, 154 --> 142, 350 --> 295, 84 --> 84, 49 --> 49 )
[LOG] Average clause size reduction: 105.07 --> 3.58036 (273.333 --> 1.33333, 204 --> 1, 254.514 --> 3.28571, 228 --> 2.07692, 217.286 --> 1.85714, 187.714 --> 1.28571, 179.143 --> 1.85714, 193.787 --> 4.57447, 181.571 --> 4.38095, 173.589 --> 5.56164, 169.853 --> 2.61765, 164.333 --> 2.72222, 1.25 --> 1.25, 1 --> 1, 2.8 --> 2.76667, 1.90909 --> 1.72727, 1.83333 --> 1.83333, 1.4 --> 1.4, 1.75 --> 1.75, 4.33333 --> 3.5, 4.16216 --> 3.83784, 5.30303 --> 4.4697, 2.625 --> 2.625, 2.88235 --> 2.88235 )
[LOG] Overall execution time: 20.48 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 20.81 sec (Real time) / 20.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.83 sec (Real time) / 7.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1212 9 33 1 1159
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 41.41 sec CPU time.
[LOG] Relation determinization time: 41 sec real time.
[LOG] Final circuit size: 1049 new AND gates.
[LOG] Size before ABC: 1252 AND gates.
[LOG] Size after ABC: 1048 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 40.61/40 sec (0.04/0 sec, 0.03/0 sec, 0.23/1 sec, 0.2/0 sec, 0.17/0 sec, 0.31/0 sec, 0.26/1 sec, 0.23/0 sec, 0.82/1 sec, 1.23/1 sec, 3.95/4 sec, 2.16/2 sec, 3.51/3 sec, 2.12/3 sec, 1.53/1 sec, 1.84/2 sec, 1.9/2 sec, 2.58/2 sec, 1.83/2 sec, 1.92/2 sec, 2.2/2 sec, 1.93/2 sec, 1.54/2 sec, 2.66/2 sec, 2.68/2 sec, 2.74/3 sec )
[LOG] Nr of iterations: 659 (6, 3, 36, 10, 12, 10, 10, 7, 52, 52, 62, 75, 16, 5, 1, 33, 9, 11, 9, 9, 3, 47, 48, 50, 71, 12 )
[LOG] Total clause computation time: 6.76/7 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.31/0.31 sec, 0.19/0.19 sec, 0.43/0.43 sec, 0.43/0.43 sec, 0.64/0.64 sec, 0.29/0.29 sec, 0.44/0.44 sec, 0.19/0.19 sec, 0.12/0.12 sec, 0.23/0.23 sec, 0.13/0.13 sec, 0.22/0.22 sec, 0.1/0.1 sec, 0.61/0.61 sec, 0.5/0.5 sec, 0.35/0.35 sec, 0.58/0.58 sec, 0.94/0.94 sec )
[LOG] Total clause minimization time: 33.23/33 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.2/0.2 sec, 0.17/0.17 sec, 0.13/0.13 sec, 0.29/0.29 sec, 0.22/0.22 sec, 0.18/0.18 sec, 0.49/0.49 sec, 1.01/1.01 sec, 3.49/3.49 sec, 1.69/1.69 sec, 2.83/2.83 sec, 1.81/1.81 sec, 1.07/1.07 sec, 1.63/1.63 sec, 1.76/1.76 sec, 2.33/2.33 sec, 1.68/1.68 sec, 1.68/1.68 sec, 2.08/2.08 sec, 1.3/1.3 sec, 1.02/1.02 sec, 2.29/2.29 sec, 2.08/2.08 sec, 1.78/1.78 sec )
[LOG] Total clause size reduction: 74864 --> 2509 (1855 --> 8, 690 --> 5, 10080 --> 114, 2502 --> 14, 2904 --> 17, 2250 --> 17, 2133 --> 17, 1368 --> 10, 11016 --> 276, 10302 --> 237, 11651 --> 255, 14060 --> 399, 2835 --> 40, 8 --> 8, 1 --> 1, 100 --> 95, 14 --> 14, 17 --> 17, 17 --> 17, 17 --> 17, 4 --> 4, 242 --> 216, 209 --> 193, 192 --> 166, 370 --> 325, 27 --> 27 )
[LOG] Average clause size reduction: 113.602 --> 3.80728 (309.167 --> 1.33333, 230 --> 1.66667, 280 --> 3.16667, 250.2 --> 1.4, 242 --> 1.41667, 225 --> 1.7, 213.3 --> 1.7, 195.429 --> 1.42857, 211.846 --> 5.30769, 198.115 --> 4.55769, 187.919 --> 4.1129, 187.467 --> 5.32, 177.188 --> 2.5, 1.6 --> 1.6, 1 --> 1, 3.0303 --> 2.87879, 1.55556 --> 1.55556, 1.54545 --> 1.54545, 1.88889 --> 1.88889, 1.88889 --> 1.88889, 1.33333 --> 1.33333, 5.14894 --> 4.59574, 4.35417 --> 4.02083, 3.84 --> 3.32, 5.21127 --> 4.57746, 2.25 --> 2.25 )
[LOG] Overall execution time: 41.41 sec CPU time.
[LOG] Overall execution time: 41 sec real time.
Synthesis time: 41.79 sec (Real time) / 41.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.56 sec (Real time) / 8.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1429 10 35 1 1372
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 69.47 sec CPU time.
[LOG] Relation determinization time: 70 sec real time.
[LOG] Final circuit size: 1335 new AND gates.
[LOG] Size before ABC: 1648 AND gates.
[LOG] Size after ABC: 1335 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 68.31/69 sec (0.03/0 sec, 0.04/0 sec, 0.35/1 sec, 0.18/0 sec, 0.29/0 sec, 0.32/1 sec, 0.58/0 sec, 0.57/1 sec, 1.38/1 sec, 0.41/1 sec, 1.17/1 sec, 2.64/2 sec, 3.94/4 sec, 4.93/5 sec, 3.05/3 sec, 2.39/3 sec, 3.2/3 sec, 2.77/3 sec, 3.95/4 sec, 4.04/4 sec, 3.87/4 sec, 4.44/4 sec, 2.67/3 sec, 4.03/4 sec, 2.66/2 sec, 5.85/6 sec, 4.27/5 sec, 4.29/4 sec )
[LOG] Nr of iterations: 777 (5, 5, 39, 11, 9, 10, 11, 5, 52, 11, 47, 108, 90, 10, 4, 4, 28, 10, 8, 9, 8, 4, 50, 8, 46, 100, 78, 7 )
[LOG] Total clause computation time: 12.24/13 sec (0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.21/0.21 sec, 0.02/0.02 sec, 0.19/0.19 sec, 0.46/0.46 sec, 0.65/0.65 sec, 1.72/1.72 sec, 0.31/0.31 sec, 0.69/0.69 sec, 0.26/0.26 sec, 0.17/0.17 sec, 0.22/0.22 sec, 0.19/0.19 sec, 0.3/0.3 sec, 0.29/0.29 sec, 0.45/0.45 sec, 0.32/0.32 sec, 0.85/0.85 sec, 1.74/1.74 sec, 1.18/1.18 sec, 1.94/1.94 sec )
[LOG] Total clause minimization time: 55.2/55 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.25/0.25 sec, 0.14/0.14 sec, 0.25/0.25 sec, 0.3/0.3 sec, 0.54/0.54 sec, 0.54/0.54 sec, 1.14/1.14 sec, 0.35/0.35 sec, 0.93/0.93 sec, 2.13/2.13 sec, 3.25/3.25 sec, 3.17/3.17 sec, 2.72/2.72 sec, 1.68/1.68 sec, 2.91/2.91 sec, 2.57/2.57 sec, 3.71/3.71 sec, 3.82/3.82 sec, 3.54/3.54 sec, 4.13/4.13 sec, 2.19/2.19 sec, 3.69/3.69 sec, 1.77/1.77 sec, 4.08/4.08 sec, 3.06/3.06 sec, 2.32/2.32 sec )
[LOG] Total clause size reduction: 94215 --> 3321 (1652 --> 8, 1532 --> 5, 12008 --> 142, 3060 --> 14, 2336 --> 12, 2475 --> 12, 2620 --> 17, 992 --> 7, 12036 --> 276, 2270 --> 18, 9936 --> 220, 21828 --> 581, 18067 --> 512, 1818 --> 36, 8 --> 8, 5 --> 5, 81 --> 78, 14 --> 14, 12 --> 12, 12 --> 12, 12 --> 12, 7 --> 7, 265 --> 247, 13 --> 13, 220 --> 208, 516 --> 459, 396 --> 362, 24 --> 24 )
[LOG] Average clause size reduction: 121.255 --> 4.27413 (330.4 --> 1.6, 306.4 --> 1, 307.897 --> 3.64103, 278.182 --> 1.27273, 259.556 --> 1.33333, 247.5 --> 1.2, 238.182 --> 1.54545, 198.4 --> 1.4, 231.462 --> 5.30769, 206.364 --> 1.63636, 211.404 --> 4.68085, 202.111 --> 5.37963, 200.744 --> 5.68889, 181.8 --> 3.6, 2 --> 2, 1.25 --> 1.25, 2.89286 --> 2.78571, 1.4 --> 1.4, 1.5 --> 1.5, 1.33333 --> 1.33333, 1.5 --> 1.5, 1.75 --> 1.75, 5.3 --> 4.94, 1.625 --> 1.625, 4.78261 --> 4.52174, 5.16 --> 4.59, 5.07692 --> 4.64103, 3.42857 --> 3.42857 )
[LOG] Overall execution time: 69.48 sec CPU time.
[LOG] Overall execution time: 70 sec real time.
Synthesis time: 69.90 sec (Real time) / 69.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.56 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.35 sec (Real time) / 18.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1758 11 37 1 1696
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 176.64 sec CPU time.
[LOG] Relation determinization time: 177 sec real time.
[LOG] Final circuit size: 1164 new AND gates.
[LOG] Size before ABC: 1361 AND gates.
[LOG] Size after ABC: 1163 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 173.18/174 sec (0.12/1 sec, 0.08/0 sec, 0.54/0 sec, 0.72/1 sec, 0.51/0 sec, 0.68/1 sec, 0.46/1 sec, 0.64/0 sec, 4.87/5 sec, 2.07/2 sec, 8.2/8 sec, 0.91/1 sec, 4.96/5 sec, 9.37/10 sec, 10.25/10 sec, 10.37/10 sec, 5.25/6 sec, 7.81/7 sec, 4.55/5 sec, 5.78/6 sec, 7.67/7 sec, 7.39/8 sec, 11.36/11 sec, 7.6/8 sec, 8.58/8 sec, 7.56/8 sec, 9.76/10 sec, 9.21/9 sec, 18.07/18 sec, 7.84/8 sec )
[LOG] Nr of iterations: 739 (11, 2, 32, 7, 8, 4, 12, 6, 56, 7, 55, 8, 76, 67, 40, 7, 1, 29, 4, 7, 3, 8, 4, 52, 6, 53, 7, 68, 64, 35 )
[LOG] Total clause computation time: 18.28/14 sec (0.01/0.01 sec, 0/0 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.41/0.41 sec, 0.02/0.02 sec, 1.14/1.14 sec, 0/0 sec, 1.05/1.05 sec, 1.64/1.64 sec, 1.2/1.2 sec, 1.14/1.14 sec, 1.97/1.97 sec, 0.22/0.22 sec, 0.49/0.49 sec, 0.35/0.35 sec, 0.48/0.48 sec, 0.34/0.34 sec, 0.41/0.41 sec, 1.81/1.81 sec, 0.75/0.75 sec, 1.59/1.59 sec, 0.48/0.48 sec, 0.65/0.65 sec, 1.09/1.09 sec, 0.76/0.76 sec )
[LOG] Total clause minimization time: 152.86/156 sec (0.04/0.04 sec, 0/0 sec, 0.4/0.4 sec, 0.6/0.6 sec, 0.39/0.39 sec, 0.6/0.6 sec, 0.3/0.3 sec, 0.55/0.55 sec, 4.38/4.38 sec, 1.97/1.97 sec, 6.98/6.98 sec, 0.81/0.81 sec, 3.83/3.83 sec, 7.66/7.66 sec, 8.96/8.96 sec, 9.18/9.18 sec, 3.23/3.23 sec, 7.53/7.53 sec, 4/4 sec, 5.38/5.38 sec, 7.11/7.11 sec, 6.99/6.99 sec, 10.88/10.88 sec, 5.74/5.74 sec, 7.78/7.78 sec, 5.91/5.91 sec, 9.22/9.22 sec, 8.49/8.49 sec, 16.92/16.92 sec, 7.03/7.03 sec )
[LOG] Total clause size reduction: 101365 --> 2618 (4630 --> 32, 429 --> 1, 11222 --> 108, 2100 --> 15, 2373 --> 10, 963 --> 4, 3388 --> 20, 1460 --> 9, 15455 --> 264, 1602 --> 11, 13716 --> 249, 1694 --> 10, 17175 --> 371, 15048 --> 243, 8853 --> 120, 11 --> 11, 1 --> 1, 95 --> 89, 6 --> 6, 10 --> 10, 4 --> 4, 11 --> 11, 7 --> 7, 233 --> 229, 11 --> 11, 239 --> 218, 10 --> 10, 297 --> 248, 226 --> 200, 96 --> 96 )
[LOG] Average clause size reduction: 137.165 --> 3.54263 (420.909 --> 2.90909, 214.5 --> 0.5, 350.688 --> 3.375, 300 --> 2.14286, 296.625 --> 1.25, 240.75 --> 1, 282.333 --> 1.66667, 243.333 --> 1.5, 275.982 --> 4.71429, 228.857 --> 1.57143, 249.382 --> 4.52727, 211.75 --> 1.25, 225.987 --> 4.88158, 224.597 --> 3.62687, 221.325 --> 3, 1.57143 --> 1.57143, 1 --> 1, 3.27586 --> 3.06897, 1.5 --> 1.5, 1.42857 --> 1.42857, 1.33333 --> 1.33333, 1.375 --> 1.375, 1.75 --> 1.75, 4.48077 --> 4.40385, 1.83333 --> 1.83333, 4.50943 --> 4.11321, 1.42857 --> 1.42857, 4.36765 --> 3.64706, 3.53125 --> 3.125, 2.74286 --> 2.74286 )
[LOG] Overall execution time: 176.65 sec CPU time.
[LOG] Overall execution time: 177 sec real time.
Synthesis time: 177.07 sec (Real time) / 176.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.95 sec (Real time) / 15.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1636 12 40 1 1570
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 119.73 sec CPU time.
[LOG] Relation determinization time: 120 sec real time.
[LOG] Final circuit size: 1191 new AND gates.
[LOG] Size before ABC: 1413 AND gates.
[LOG] Size after ABC: 1191 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 117.95/118 sec (0.06/0 sec, 0.13/0 sec, 0.31/0 sec, 0.3/0 sec, 0.44/1 sec, 0.4/0 sec, 0.48/1 sec, 0.85/1 sec, 1.59/1 sec, 0.57/1 sec, 2.34/2 sec, 0.37/0 sec, 0.62/1 sec, 13.01/13 sec, 9.47/10 sec, 7.84/7 sec, 7.52/8 sec, 3.53/3 sec, 3.49/4 sec, 3.39/3 sec, 3.4/4 sec, 3.98/4 sec, 4.38/4 sec, 4.5/5 sec, 5/5 sec, 3.25/3 sec, 4.67/5 sec, 3.37/3 sec, 4.17/4 sec, 4.1/4 sec, 5.7/6 sec, 4.12/4 sec, 3.99/4 sec, 6.61/7 sec )
[LOG] Nr of iterations: 832 (5, 19, 38, 7, 20, 3, 13, 9, 51, 12, 55, 6, 20, 72, 48, 51, 18, 4, 13, 37, 6, 19, 2, 9, 8, 50, 10, 46, 5, 17, 53, 43, 46, 17 )
[LOG] Total clause computation time: 14.41/19 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.34/0.34 sec, 0.01/0.01 sec, 0.35/0.35 sec, 0.01/0.01 sec, 0.06/0.06 sec, 2.56/2.56 sec, 0.84/0.84 sec, 0.63/0.63 sec, 0.82/0.82 sec, 0.31/0.31 sec, 1.02/1.02 sec, 0.21/0.21 sec, 0.2/0.2 sec, 0.43/0.43 sec, 0.28/0.28 sec, 0.26/0.26 sec, 0.17/0.17 sec, 0.68/0.68 sec, 0.25/0.25 sec, 1.37/1.37 sec, 0.21/0.21 sec, 0.16/0.16 sec, 1.47/1.47 sec, 0.53/0.53 sec, 0.32/0.32 sec, 0.69/0.69 sec )
[LOG] Total clause minimization time: 102.27/98 sec (0.02/0.02 sec, 0.07/0.07 sec, 0.18/0.18 sec, 0.25/0.25 sec, 0.38/0.38 sec, 0.37/0.37 sec, 0.42/0.42 sec, 0.77/0.77 sec, 1.21/1.21 sec, 0.52/0.52 sec, 1.94/1.94 sec, 0.3/0.3 sec, 0.52/0.52 sec, 10.4/10.4 sec, 8.58/8.58 sec, 7.15/7.15 sec, 6.64/6.64 sec, 3.19/3.19 sec, 2.43/2.43 sec, 3.16/3.16 sec, 3.17/3.17 sec, 3.52/3.52 sec, 4.07/4.07 sec, 4.22/4.22 sec, 4.8/4.8 sec, 2.53/2.53 sec, 4.38/4.38 sec, 1.97/1.97 sec, 3.93/3.93 sec, 3.91/3.91 sec, 4.19/4.19 sec, 3.56/3.56 sec, 3.64/3.64 sec, 5.88/5.88 sec )
[LOG] Total clause size reduction: 132545 --> 2809 (2104 --> 8, 8784 --> 56, 15577 --> 112, 2418 --> 8, 7315 --> 35, 734 --> 3, 4236 --> 25, 2680 --> 14, 16200 --> 250, 3410 --> 20, 15984 --> 278, 1390 --> 9, 5092 --> 36, 17466 --> 395, 11515 --> 206, 12200 --> 150, 4131 --> 36, 8 --> 8, 30 --> 30, 112 --> 110, 8 --> 8, 35 --> 34, 3 --> 3, 16 --> 16, 14 --> 13, 250 --> 197, 17 --> 17, 195 --> 167, 9 --> 9, 31 --> 27, 249 --> 209, 169 --> 157, 127 --> 127, 36 --> 36 )
[LOG] Average clause size reduction: 159.309 --> 3.3762 (420.8 --> 1.6, 462.316 --> 2.94737, 409.921 --> 2.94737, 345.429 --> 1.14286, 365.75 --> 1.75, 244.667 --> 1, 325.846 --> 1.92308, 297.778 --> 1.55556, 317.647 --> 4.90196, 284.167 --> 1.66667, 290.618 --> 5.05455, 231.667 --> 1.5, 254.6 --> 1.8, 242.583 --> 5.48611, 239.896 --> 4.29167, 239.216 --> 2.94118, 229.5 --> 2, 2 --> 2, 2.30769 --> 2.30769, 3.02703 --> 2.97297, 1.33333 --> 1.33333, 1.84211 --> 1.78947, 1.5 --> 1.5, 1.77778 --> 1.77778, 1.75 --> 1.625, 5 --> 3.94, 1.7 --> 1.7, 4.23913 --> 3.63043, 1.8 --> 1.8, 1.82353 --> 1.58824, 4.69811 --> 3.9434, 3.93023 --> 3.65116, 2.76087 --> 2.76087, 2.11765 --> 2.11765 )
[LOG] Overall execution time: 119.74 sec CPU time.
[LOG] Overall execution time: 120 sec real time.
Synthesis time: 120.17 sec (Real time) / 119.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.87 sec (Real time) / 16.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1727 13 43 1 1654
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 217.71 sec CPU time.
[LOG] Relation determinization time: 218 sec real time.
[LOG] Final circuit size: 1579 new AND gates.
[LOG] Size before ABC: 1874 AND gates.
[LOG] Size after ABC: 1578 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 215.47/215 sec (0.07/0 sec, 0.06/0 sec, 0.51/0 sec, 0.36/1 sec, 0.45/0 sec, 0.67/1 sec, 0.35/0 sec, 0.92/1 sec, 2.14/2 sec, 0.46/1 sec, 2.72/2 sec, 0.95/1 sec, 0.45/1 sec, 0.72/1 sec, 8.3/8 sec, 12.9/13 sec, 14.69/14 sec, 14.31/15 sec, 6.2/6 sec, 6.55/7 sec, 8.28/8 sec, 9.36/9 sec, 10.05/10 sec, 11.01/11 sec, 8.88/9 sec, 7.96/8 sec, 4.99/5 sec, 11.66/12 sec, 6.15/6 sec, 8.6/9 sec, 8.29/8 sec, 8.11/8 sec, 7.87/8 sec, 10.63/10 sec, 7.17/8 sec, 12.68/12 sec )
[LOG] Nr of iterations: 1007 (4, 2, 45, 5, 12, 15, 17, 6, 67, 9, 65, 10, 18, 9, 109, 104, 32, 22, 3, 1, 29, 4, 10, 10, 7, 5, 62, 7, 63, 8, 15, 8, 91, 88, 27, 18 )
[LOG] Total clause computation time: 24.76/26 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.37/0.37 sec, 0.02/0.02 sec, 0.29/0.29 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.05/0.05 sec, 1.41/1.41 sec, 3.08/3.08 sec, 0.8/0.8 sec, 1.56/1.56 sec, 0.69/0.69 sec, 1.31/1.31 sec, 0.34/0.34 sec, 0.64/0.64 sec, 0.4/0.4 sec, 0.57/0.57 sec, 0.4/0.4 sec, 0.48/0.48 sec, 1.46/1.46 sec, 0.38/0.38 sec, 2.49/2.49 sec, 0.47/0.47 sec, 0.55/0.55 sec, 0.32/0.32 sec, 0.64/0.64 sec, 1.52/1.52 sec, 0.52/0.52 sec, 3.66/3.66 sec )
[LOG] Total clause minimization time: 188.96/189 sec (0.01/0.01 sec, 0/0 sec, 0.42/0.42 sec, 0.26/0.26 sec, 0.37/0.37 sec, 0.57/0.57 sec, 0.24/0.24 sec, 0.85/0.85 sec, 1.72/1.72 sec, 0.38/0.38 sec, 2.37/2.37 sec, 0.86/0.86 sec, 0.39/0.39 sec, 0.61/0.61 sec, 6.83/6.83 sec, 9.76/9.76 sec, 13.81/13.81 sec, 12.69/12.69 sec, 5.47/5.47 sec, 5.2/5.2 sec, 7.89/7.89 sec, 8.68/8.68 sec, 9.6/9.6 sec, 10.4/10.4 sec, 8.44/8.44 sec, 7.43/7.43 sec, 3.49/3.49 sec, 11.23/11.23 sec, 3.62/3.62 sec, 8.08/8.08 sec, 7.71/7.71 sec, 7.76/7.76 sec, 7.18/7.18 sec, 9.06/9.06 sec, 6.6/6.6 sec, 8.98/8.98 sec )
[LOG] Total clause size reduction: 169152 --> 3952 (1683 --> 3, 519 --> 1, 19800 --> 153, 1740 --> 6, 4631 --> 22, 5628 --> 24, 6192 --> 28, 1850 --> 9, 23430 --> 314, 2736 --> 15, 20928 --> 308, 2781 --> 16, 4998 --> 28, 2264 --> 12, 28080 --> 603, 26677 --> 647, 7998 --> 90, 5397 --> 49, 3 --> 3, 1 --> 1, 78 --> 77, 6 --> 6, 18 --> 18, 15 --> 15, 10 --> 10, 9 --> 9, 269 --> 254, 12 --> 12, 293 --> 275, 14 --> 13, 23 --> 22, 12 --> 12, 458 --> 383, 494 --> 409, 67 --> 67, 38 --> 38 )
[LOG] Average clause size reduction: 167.976 --> 3.92453 (420.75 --> 0.75, 259.5 --> 0.5, 440 --> 3.4, 348 --> 1.2, 385.917 --> 1.83333, 375.2 --> 1.6, 364.235 --> 1.64706, 308.333 --> 1.5, 349.701 --> 4.68657, 304 --> 1.66667, 321.969 --> 4.73846, 278.1 --> 1.6, 277.667 --> 1.55556, 251.556 --> 1.33333, 257.615 --> 5.53211, 256.51 --> 6.22115, 249.938 --> 2.8125, 245.318 --> 2.22727, 1 --> 1, 1 --> 1, 2.68966 --> 2.65517, 1.5 --> 1.5, 1.8 --> 1.8, 1.5 --> 1.5, 1.42857 --> 1.42857, 1.8 --> 1.8, 4.33871 --> 4.09677, 1.71429 --> 1.71429, 4.65079 --> 4.36508, 1.75 --> 1.625, 1.53333 --> 1.46667, 1.5 --> 1.5, 5.03297 --> 4.20879, 5.61364 --> 4.64773, 2.48148 --> 2.48148, 2.11111 --> 2.11111 )
[LOG] Overall execution time: 217.73 sec CPU time.
[LOG] Overall execution time: 218 sec real time.
Synthesis time: 218.24 sec (Real time) / 217.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 26.55 sec (Real time) / 26.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2149 14 45 1 2073
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 171.27 sec CPU time.
[LOG] Relation determinization time: 172 sec real time.
[LOG] Final circuit size: 1098 new AND gates.
[LOG] Size before ABC: 1254 AND gates.
[LOG] Size after ABC: 1098 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 168.39/168 sec (4.45/4 sec, 1.41/1 sec, 0.11/1 sec, 1.1/1 sec, 2.14/2 sec, 0.59/0 sec, 0.66/1 sec, 0.94/1 sec, 0.59/1 sec, 0.6/0 sec, 1.45/2 sec, 1.38/1 sec, 0.76/1 sec, 2.91/3 sec, 0.56/0 sec, 1.05/1 sec, 2.64/3 sec, 13.81/14 sec, 13.42/13 sec, 6.15/7 sec, 6.14/6 sec, 4.86/5 sec, 4.28/4 sec, 4.61/4 sec, 5.79/6 sec, 5.46/6 sec, 4.64/4 sec, 5.13/5 sec, 6.12/7 sec, 5.24/5 sec, 5.35/5 sec, 8.6/9 sec, 6.6/6 sec, 8.43/9 sec, 5.37/5 sec, 5.06/5 sec, 10.28/11 sec, 9.71/9 sec )
[LOG] Nr of iterations: 751 (9, 8, 5, 39, 42, 8, 9, 17, 10, 11, 11, 24, 24, 27, 11, 10, 89, 29, 24, 6, 5, 2, 27, 37, 6, 8, 12, 8, 10, 8, 20, 23, 22, 10, 8, 84, 28, 20 )
[LOG] Total clause computation time: 33.06/32 sec (1.41/1.41 sec, 1.32/1.32 sec, 0.02/0.02 sec, 0.15/0.15 sec, 0.22/0.22 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.17/0.17 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.27/0.27 sec, 3.33/3.33 sec, 2.02/2.02 sec, 5.34/5.34 sec, 5.07/5.07 sec, 0.4/0.4 sec, 1.01/1.01 sec, 1.57/1.57 sec, 0.15/0.15 sec, 0.54/0.54 sec, 0.23/0.23 sec, 0.22/0.22 sec, 0.28/0.28 sec, 0.31/0.31 sec, 0.31/0.31 sec, 0.28/0.28 sec, 0.22/0.22 sec, 0.23/0.23 sec, 0.28/0.28 sec, 0.95/0.95 sec, 4.39/4.39 sec, 1.68/1.68 sec )
[LOG] Total clause minimization time: 133.18/132 sec (2.99/2.99 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.88/0.88 sec, 1.85/1.85 sec, 0.49/0.49 sec, 0.53/0.53 sec, 0.76/0.76 sec, 0.49/0.49 sec, 0.46/0.46 sec, 1.33/1.33 sec, 1.25/1.25 sec, 0.64/0.64 sec, 2.68/2.68 sec, 0.38/0.38 sec, 0.88/0.88 sec, 2.3/2.3 sec, 10.41/10.41 sec, 11.33/11.33 sec, 0.77/0.77 sec, 1.03/1.03 sec, 4.41/4.41 sec, 3.22/3.22 sec, 2.99/2.99 sec, 5.59/5.59 sec, 4.87/4.87 sec, 4.36/4.36 sec, 4.87/4.87 sec, 5.79/5.79 sec, 4.88/4.88 sec, 4.99/4.99 sec, 8.28/8.28 sec, 6.33/6.33 sec, 8.15/8.15 sec, 5.05/5.05 sec, 4.07/4.07 sec, 5.84/5.84 sec, 7.99/7.99 sec )
[LOG] Total clause size reduction: 139500 --> 2333 (4272 --> 24, 3731 --> 16, 2108 --> 7, 19114 --> 171, 19844 --> 216, 2905 --> 17, 3232 --> 14, 6240 --> 31, 3375 --> 15, 3610 --> 19, 3460 --> 29, 7659 --> 58, 7314 --> 45, 7852 --> 85, 2880 --> 25, 2511 --> 25, 24464 --> 368, 7644 --> 99, 6256 --> 71, 9 --> 9, 8 --> 8, 2 --> 2, 91 --> 85, 156 --> 144, 8 --> 8, 14 --> 14, 19 --> 19, 12 --> 12, 19 --> 19, 15 --> 15, 40 --> 40, 45 --> 45, 56 --> 56, 25 --> 24, 18 --> 18, 338 --> 334, 99 --> 91, 55 --> 55 )
[LOG] Average clause size reduction: 185.752 --> 3.10652 (474.667 --> 2.66667, 466.375 --> 2, 421.6 --> 1.4, 490.103 --> 4.38462, 472.476 --> 5.14286, 363.125 --> 2.125, 359.111 --> 1.55556, 367.059 --> 1.82353, 337.5 --> 1.5, 328.182 --> 1.72727, 314.545 --> 2.63636, 319.125 --> 2.41667, 304.75 --> 1.875, 290.815 --> 3.14815, 261.818 --> 2.27273, 251.1 --> 2.5, 274.876 --> 4.13483, 263.586 --> 3.41379, 260.667 --> 2.95833, 1.5 --> 1.5, 1.6 --> 1.6, 1 --> 1, 3.37037 --> 3.14815, 4.21622 --> 3.89189, 1.33333 --> 1.33333, 1.75 --> 1.75, 1.58333 --> 1.58333, 1.5 --> 1.5, 1.9 --> 1.9, 1.875 --> 1.875, 2 --> 2, 1.95652 --> 1.95652, 2.54545 --> 2.54545, 2.5 --> 2.4, 2.25 --> 2.25, 4.02381 --> 3.97619, 3.53571 --> 3.25, 2.75 --> 2.75 )
[LOG] Overall execution time: 171.29 sec CPU time.
[LOG] Overall execution time: 172 sec real time.
Synthesis time: 171.71 sec (Real time) / 171.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.16 sec (Real time) / 17.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1710 15 47 1 1629
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 155.56 sec CPU time.
[LOG] Relation determinization time: 155 sec real time.
[LOG] Final circuit size: 1144 new AND gates.
[LOG] Size before ABC: 1325 AND gates.
[LOG] Size after ABC: 1144 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 153.14/153 sec (0.85/0 sec, 0.8/1 sec, 0.09/0 sec, 1.05/1 sec, 1.19/2 sec, 0.26/0 sec, 0.37/0 sec, 0.44/1 sec, 0.55/0 sec, 0.53/1 sec, 0.53/0 sec, 0.84/1 sec, 0.58/1 sec, 0.77/1 sec, 0.67/0 sec, 0.83/1 sec, 1.73/2 sec, 1.79/2 sec, 10.47/10 sec, 10.68/11 sec, 5.81/6 sec, 8.26/8 sec, 5.08/5 sec, 4.46/4 sec, 2.91/3 sec, 5.81/6 sec, 4.09/4 sec, 6.26/6 sec, 5.74/6 sec, 6.66/7 sec, 6.96/7 sec, 6.79/7 sec, 7.66/7 sec, 5.1/5 sec, 5.99/6 sec, 7.07/8 sec, 3.72/3 sec, 4.9/5 sec, 6.29/6 sec, 8.56/9 sec )
[LOG] Nr of iterations: 819 (8, 3, 6, 39, 36, 12, 8, 14, 12, 9, 22, 18, 17, 22, 13, 11, 88, 56, 27, 23, 7, 2, 5, 24, 23, 11, 6, 11, 8, 8, 21, 11, 16, 19, 11, 10, 81, 53, 26, 22 )
[LOG] Total clause computation time: 32.29/26 sec (0.75/0.75 sec, 0.73/0.73 sec, 0.01/0.01 sec, 0.24/0.24 sec, 0.15/0.15 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.12/0.12 sec, 0.12/0.12 sec, 0.63/0.63 sec, 0.11/0.11 sec, 1.53/1.53 sec, 3.4/3.4 sec, 5.24/5.24 sec, 7.74/7.74 sec, 0.3/0.3 sec, 1.19/1.19 sec, 1.14/1.14 sec, 0.26/0.26 sec, 0.16/0.16 sec, 0.21/0.21 sec, 0.38/0.38 sec, 0.23/0.23 sec, 0.2/0.2 sec, 0.22/0.22 sec, 0.24/0.24 sec, 0.21/0.21 sec, 0.47/0.47 sec, 0.29/0.29 sec, 0.68/0.68 sec, 0.28/0.28 sec, 1.39/1.39 sec, 3.23/3.23 sec )
[LOG] Total clause minimization time: 119.03/126 sec (0.06/0.06 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.75/0.75 sec, 0.99/0.99 sec, 0.19/0.19 sec, 0.29/0.29 sec, 0.32/0.32 sec, 0.46/0.46 sec, 0.47/0.47 sec, 0.42/0.42 sec, 0.7/0.7 sec, 0.41/0.41 sec, 0.66/0.66 sec, 0.48/0.48 sec, 0.66/0.66 sec, 1.04/1.04 sec, 1.62/1.62 sec, 8.89/8.89 sec, 7.2/7.2 sec, 0.55/0.55 sec, 0.49/0.49 sec, 4.75/4.75 sec, 3.24/3.24 sec, 1.74/1.74 sec, 5.5/5.5 sec, 3.89/3.89 sec, 6.02/6.02 sec, 5.32/5.32 sec, 6.39/6.39 sec, 6.72/6.72 sec, 6.53/6.53 sec, 7.38/7.38 sec, 4.85/4.85 sec, 5.49/5.49 sec, 6.75/6.75 sec, 3.01/3.01 sec, 4.58/4.58 sec, 4.87/4.87 sec, 5.3/5.3 sec )
[LOG] Total clause size reduction: 157355 --> 2544 (3934 --> 19, 1122 --> 2, 2775 --> 9, 20216 --> 169, 18095 --> 222, 4873 --> 15, 3010 --> 14, 5421 --> 25, 4411 --> 24, 3096 --> 15, 7833 --> 40, 6137 --> 68, 5520 --> 30, 6993 --> 43, 3804 --> 30, 3030 --> 23, 26274 --> 390, 16005 --> 166, 7436 --> 116, 6270 --> 76, 19 --> 19, 2 --> 2, 9 --> 9, 63 --> 62, 78 --> 72, 15 --> 15, 10 --> 10, 19 --> 19, 10 --> 10, 15 --> 15, 40 --> 40, 24 --> 24, 30 --> 30, 35 --> 35, 24 --> 24, 23 --> 23, 337 --> 303, 155 --> 155, 116 --> 105, 76 --> 76 )
[LOG] Average clause size reduction: 192.131 --> 3.10623 (491.75 --> 2.375, 374 --> 0.666667, 462.5 --> 1.5, 518.359 --> 4.33333, 502.639 --> 6.16667, 406.083 --> 1.25, 376.25 --> 1.75, 387.214 --> 1.78571, 367.583 --> 2, 344 --> 1.66667, 356.045 --> 1.81818, 340.944 --> 3.77778, 324.706 --> 1.76471, 317.864 --> 1.95455, 292.615 --> 2.30769, 275.455 --> 2.09091, 298.568 --> 4.43182, 285.804 --> 2.96429, 275.407 --> 4.2963, 272.609 --> 3.30435, 2.71429 --> 2.71429, 1 --> 1, 1.8 --> 1.8, 2.625 --> 2.58333, 3.3913 --> 3.13043, 1.36364 --> 1.36364, 1.66667 --> 1.66667, 1.72727 --> 1.72727, 1.25 --> 1.25, 1.875 --> 1.875, 1.90476 --> 1.90476, 2.18182 --> 2.18182, 1.875 --> 1.875, 1.84211 --> 1.84211, 2.18182 --> 2.18182, 2.3 --> 2.3, 4.16049 --> 3.74074, 2.92453 --> 2.92453, 4.46154 --> 4.03846, 3.45455 --> 3.45455 )
[LOG] Overall execution time: 155.57 sec CPU time.
[LOG] Overall execution time: 155 sec real time.
Synthesis time: 156.00 sec (Real time) / 155.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.67 sec (Real time) / 16.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1790 16 49 1 1705
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 268.29 sec CPU time.
[LOG] Relation determinization time: 269 sec real time.
[LOG] Final circuit size: 1336 new AND gates.
[LOG] Size before ABC: 1585 AND gates.
[LOG] Size after ABC: 1336 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 264.58/265 sec (0.15/0 sec, 1.61/2 sec, 0.1/0 sec, 0.94/1 sec, 1.24/1 sec, 0.31/0 sec, 0.57/1 sec, 0.54/1 sec, 0.5/0 sec, 0.66/1 sec, 0.59/0 sec, 0.64/1 sec, 0.89/1 sec, 1.06/1 sec, 1.12/1 sec, 1.03/1 sec, 2.56/3 sec, 2.34/2 sec, 3.05/3 sec, 27.45/28 sec, 15.56/15 sec, 12.58/13 sec, 13.82/14 sec, 7.77/7 sec, 8.98/9 sec, 4.87/5 sec, 8.62/9 sec, 6.31/6 sec, 8.4/9 sec, 7.73/7 sec, 6.32/7 sec, 7.82/8 sec, 9.85/9 sec, 14.79/15 sec, 7.62/8 sec, 11.25/11 sec, 13.36/13 sec, 8.7/9 sec, 10.66/11 sec, 7.14/7 sec, 13.5/13 sec, 11.58/12 sec )
[LOG] Nr of iterations: 938 (7, 7, 4, 42, 21, 7, 9, 20, 10, 11, 10, 12, 17, 17, 14, 10, 154, 27, 54, 44, 21, 6, 5, 3, 36, 15, 6, 8, 9, 8, 8, 7, 11, 15, 12, 13, 9, 133, 17, 45, 34, 20 )
[LOG] Total clause computation time: 41.06/41 sec (0.07/0.07 sec, 1.45/1.45 sec, 0/0 sec, 0.25/0.25 sec, 0.14/0.14 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.11/0.11 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.68/0.68 sec, 0.13/0.13 sec, 0.14/0.14 sec, 4.93/4.93 sec, 2.94/2.94 sec, 5.52/5.52 sec, 5.6/5.6 sec, 0.61/0.61 sec, 1.43/1.43 sec, 2.24/2.24 sec, 0.4/0.4 sec, 0.25/0.25 sec, 0.39/0.39 sec, 0.32/0.32 sec, 0.23/0.23 sec, 0.25/0.25 sec, 0.34/0.34 sec, 0.32/0.32 sec, 0.21/0.21 sec, 0.33/0.33 sec, 0.31/0.31 sec, 1.07/1.07 sec, 0.32/0.32 sec, 0.38/0.38 sec, 3.81/3.81 sec, 5.01/5.01 sec )
[LOG] Total clause minimization time: 220.81/222 sec (0.03/0.03 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.63/0.63 sec, 1.04/1.04 sec, 0.15/0.15 sec, 0.37/0.37 sec, 0.39/0.39 sec, 0.4/0.4 sec, 0.49/0.49 sec, 0.45/0.45 sec, 0.48/0.48 sec, 0.75/0.75 sec, 0.88/0.88 sec, 0.91/0.91 sec, 0.82/0.82 sec, 1.8/1.8 sec, 2.12/2.12 sec, 2.81/2.81 sec, 22.44/22.44 sec, 12.54/12.54 sec, 7/7 sec, 8.16/8.16 sec, 7.12/7.12 sec, 7.5/7.5 sec, 2.58/2.58 sec, 8.16/8.16 sec, 6.01/6.01 sec, 7.96/7.96 sec, 7.36/7.36 sec, 6.05/6.05 sec, 7.51/7.51 sec, 9.45/9.45 sec, 14.41/14.41 sec, 7.36/7.36 sec, 10.86/10.86 sec, 12.99/12.99 sec, 7.57/7.57 sec, 10.29/10.29 sec, 6.71/6.71 sec, 9.64/9.64 sec, 6.51/6.51 sec )
[LOG] Total clause size reduction: 188957 --> 3155 (3606 --> 11, 3600 --> 15, 1782 --> 6, 23288 --> 173, 11080 --> 76, 2838 --> 8, 3688 --> 12, 8493 --> 39, 3888 --> 17, 4180 --> 29, 3627 --> 28, 4290 --> 20, 5968 --> 36, 5776 --> 46, 4485 --> 26, 2988 --> 20, 50643 --> 793, 8190 --> 77, 16218 --> 200, 12943 --> 170, 6000 --> 58, 11 --> 11, 11 --> 11, 6 --> 6, 123 --> 113, 41 --> 39, 8 --> 8, 12 --> 12, 14 --> 14, 14 --> 14, 15 --> 15, 13 --> 13, 20 --> 20, 28 --> 28, 26 --> 26, 26 --> 26, 20 --> 20, 632 --> 555, 40 --> 40, 153 --> 153, 115 --> 113, 58 --> 58 )
[LOG] Average clause size reduction: 201.447 --> 3.36354 (515.143 --> 1.57143, 514.286 --> 2.14286, 445.5 --> 1.5, 554.476 --> 4.11905, 527.619 --> 3.61905, 405.429 --> 1.14286, 409.778 --> 1.33333, 424.65 --> 1.95, 388.8 --> 1.7, 380 --> 2.63636, 362.7 --> 2.8, 357.5 --> 1.66667, 351.059 --> 2.11765, 339.765 --> 2.70588, 320.357 --> 1.85714, 298.8 --> 2, 328.851 --> 5.14935, 303.333 --> 2.85185, 300.333 --> 3.7037, 294.159 --> 3.86364, 285.714 --> 2.7619, 1.83333 --> 1.83333, 2.2 --> 2.2, 2 --> 2, 3.41667 --> 3.13889, 2.73333 --> 2.6, 1.33333 --> 1.33333, 1.5 --> 1.5, 1.55556 --> 1.55556, 1.75 --> 1.75, 1.875 --> 1.875, 1.85714 --> 1.85714, 1.81818 --> 1.81818, 1.86667 --> 1.86667, 2.16667 --> 2.16667, 2 --> 2, 2.22222 --> 2.22222, 4.75188 --> 4.17293, 2.35294 --> 2.35294, 3.4 --> 3.4, 3.38235 --> 3.32353, 2.9 --> 2.9 )
[LOG] Overall execution time: 268.31 sec CPU time.
[LOG] Overall execution time: 269 sec real time.
Synthesis time: 268.75 sec (Real time) / 268.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.62 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.27 sec (Real time) / 13.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2027 17 51 1 1938
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 367.1 sec CPU time.
[LOG] Relation determinization time: 367 sec real time.
[LOG] Final circuit size: 1601 new AND gates.
[LOG] Size before ABC: 1912 AND gates.
[LOG] Size after ABC: 1601 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 362.8/364 sec (5.15/6 sec, 1.37/1 sec, 0.16/0 sec, 3.33/3 sec, 2.49/3 sec, 0.88/1 sec, 0.63/1 sec, 0.7/0 sec, 0.86/1 sec, 1.01/1 sec, 1.33/1 sec, 0.92/1 sec, 0.62/1 sec, 0.97/1 sec, 1.77/2 sec, 1.22/1 sec, 4.65/5 sec, 3.24/3 sec, 4.73/5 sec, 4.04/4 sec, 22.37/22 sec, 30/30 sec, 19.06/19 sec, 16.88/17 sec, 9.71/10 sec, 8.37/8 sec, 11.8/12 sec, 7.94/8 sec, 8.77/9 sec, 7.37/7 sec, 11.9/12 sec, 11.51/12 sec, 8.46/8 sec, 9.64/10 sec, 12.06/12 sec, 14.54/14 sec, 13.46/14 sec, 13.27/13 sec, 8.29/8 sec, 13.72/14 sec, 16.32/16 sec, 11.36/12 sec, 14.83/15 sec, 21.1/21 sec )
[LOG] Nr of iterations: 1141 (15, 7, 14, 48, 47, 13, 16, 23, 20, 11, 13, 9, 16, 11, 12, 14, 113, 38, 55, 17, 72, 30, 9, 5, 11, 46, 33, 8, 13, 21, 17, 10, 10, 8, 15, 9, 10, 13, 86, 35, 54, 15, 70, 29 )
[LOG] Total clause computation time: 49.6/50 sec (0.19/0.19 sec, 1.23/1.23 sec, 0.03/0.03 sec, 0.44/0.44 sec, 0.32/0.32 sec, 0.23/0.23 sec, 0.08/0.08 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.19/0.19 sec, 0.15/0.15 sec, 0.28/0.28 sec, 0.14/0.14 sec, 0.17/0.17 sec, 0.21/0.21 sec, 0.11/0.11 sec, 1.79/1.79 sec, 0.23/0.23 sec, 0.18/0.18 sec, 0.23/0.23 sec, 0.84/0.84 sec, 4.84/4.84 sec, 6.38/6.38 sec, 6.93/6.93 sec, 0.78/0.78 sec, 1.57/1.57 sec, 4.86/4.86 sec, 0.37/0.37 sec, 0.38/0.38 sec, 0.37/0.37 sec, 0.25/0.25 sec, 0.32/0.32 sec, 0.46/0.46 sec, 0.57/0.57 sec, 0.37/0.37 sec, 0.24/0.24 sec, 0.45/0.45 sec, 0.39/0.39 sec, 1.18/1.18 sec, 0.35/0.35 sec, 0.34/0.34 sec, 0.4/0.4 sec, 0.63/0.63 sec, 9.88/9.88 sec )
[LOG] Total clause minimization time: 310.27/311 sec (4.89/4.89 sec, 0.04/0.04 sec, 0.07/0.07 sec, 2.82/2.82 sec, 2.09/2.09 sec, 0.58/0.58 sec, 0.45/0.45 sec, 0.49/0.49 sec, 0.64/0.64 sec, 0.73/0.73 sec, 1.09/1.09 sec, 0.55/0.55 sec, 0.39/0.39 sec, 0.71/0.71 sec, 1.47/1.47 sec, 1.03/1.03 sec, 2.76/2.76 sec, 2.93/2.93 sec, 4.45/4.45 sec, 3.7/3.7 sec, 21.45/21.45 sec, 25.07/25.07 sec, 12.62/12.62 sec, 9.89/9.89 sec, 8.89/8.89 sec, 6.75/6.75 sec, 6.89/6.89 sec, 7.52/7.52 sec, 8.35/8.35 sec, 6.95/6.95 sec, 11.61/11.61 sec, 11.15/11.15 sec, 7.96/7.96 sec, 9.02/9.02 sec, 11.65/11.65 sec, 14.26/14.26 sec, 12.97/12.97 sec, 12.83/12.83 sec, 7.06/7.06 sec, 13.32/13.32 sec, 15.94/15.94 sec, 10.92/10.92 sec, 14.15/14.15 sec, 11.17/11.17 sec )
[LOG] Total clause size reduction: 249920 --> 3801 (8904 --> 56, 3810 --> 16, 8177 --> 38, 28435 --> 213, 27048 --> 242, 6048 --> 41, 7380 --> 23, 10516 --> 53, 8778 --> 38, 4480 --> 21, 5196 --> 26, 3368 --> 16, 6045 --> 29, 3910 --> 23, 4114 --> 31, 4680 --> 28, 40208 --> 592, 12691 --> 109, 17820 --> 175, 5120 --> 46, 22365 --> 295, 9106 --> 100, 21 --> 20, 10 --> 10, 25 --> 25, 196 --> 172, 113 --> 107, 12 --> 12, 18 --> 18, 47 --> 47, 28 --> 28, 21 --> 19, 18 --> 18, 16 --> 16, 29 --> 29, 19 --> 19, 22 --> 21, 28 --> 27, 399 --> 331, 99 --> 99, 175 --> 170, 40 --> 40, 285 --> 262, 100 --> 100 )
[LOG] Average clause size reduction: 219.036 --> 3.33129 (593.6 --> 3.73333, 544.286 --> 2.28571, 584.071 --> 2.71429, 592.396 --> 4.4375, 575.489 --> 5.14894, 465.231 --> 3.15385, 461.25 --> 1.4375, 457.217 --> 2.30435, 438.9 --> 1.9, 407.273 --> 1.90909, 399.692 --> 2, 374.222 --> 1.77778, 377.812 --> 1.8125, 355.455 --> 2.09091, 342.833 --> 2.58333, 334.286 --> 2, 355.823 --> 5.23894, 333.974 --> 2.86842, 324 --> 3.18182, 301.176 --> 2.70588, 310.625 --> 4.09722, 303.533 --> 3.33333, 2.33333 --> 2.22222, 2 --> 2, 2.27273 --> 2.27273, 4.26087 --> 3.73913, 3.42424 --> 3.24242, 1.5 --> 1.5, 1.38462 --> 1.38462, 2.2381 --> 2.2381, 1.64706 --> 1.64706, 2.1 --> 1.9, 1.8 --> 1.8, 2 --> 2, 1.93333 --> 1.93333, 2.11111 --> 2.11111, 2.2 --> 2.1, 2.15385 --> 2.07692, 4.63953 --> 3.84884, 2.82857 --> 2.82857, 3.24074 --> 3.14815, 2.66667 --> 2.66667, 4.07143 --> 3.74286, 3.44828 --> 3.44828 )
[LOG] Overall execution time: 367.12 sec CPU time.
[LOG] Overall execution time: 367 sec real time.
Synthesis time: 367.56 sec (Real time) / 366.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 33.31 sec (Real time) / 33.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2333 18 53 1 2240
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 432.42 sec CPU time.
[LOG] Relation determinization time: 433 sec real time.
[LOG] Final circuit size: 2174 new AND gates.
[LOG] Size before ABC: 2595 AND gates.
[LOG] Size after ABC: 2174 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 427.89/428 sec (0.2/0 sec, 0.23/0 sec, 0.1/0 sec, 1.3/1 sec, 1.47/2 sec, 0.82/1 sec, 0.64/0 sec, 0.85/1 sec, 0.64/1 sec, 0.64/0 sec, 0.83/1 sec, 0.96/1 sec, 0.75/1 sec, 1.3/1 sec, 1.19/2 sec, 0.74/0 sec, 3.56/4 sec, 1.59/1 sec, 2.61/3 sec, 1.89/2 sec, 2.2/2 sec, 7.91/8 sec, 31.78/32 sec, 22.41/22 sec, 23.8/24 sec, 19.95/20 sec, 14.54/15 sec, 15.83/15 sec, 11.27/12 sec, 16.13/16 sec, 11.62/11 sec, 15.28/16 sec, 11.12/11 sec, 12.7/13 sec, 12.67/12 sec, 11.99/12 sec, 17.27/18 sec, 19.42/19 sec, 16.23/16 sec, 11.37/12 sec, 15.11/15 sec, 14.16/14 sec, 17.13/17 sec, 12.7/13 sec, 23.24/23 sec, 17.75/18 sec )
[LOG] Nr of iterations: 1334 (8, 8, 3, 36, 34, 11, 10, 17, 7, 11, 14, 16, 12, 20, 13, 13, 99, 30, 51, 16, 18, 161, 98, 5, 6, 2, 34, 29, 9, 8, 15, 6, 9, 12, 13, 11, 15, 12, 11, 86, 29, 50, 11, 15, 143, 97 )
[LOG] Total clause computation time: 62.74/66 sec (0.09/0.09 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.16/0.16 sec, 0.25/0.25 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.23/0.23 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.17/0.17 sec, 1.1/1.1 sec, 0.08/0.08 sec, 0.14/0.14 sec, 0.17/0.17 sec, 0.16/0.16 sec, 1.49/1.49 sec, 7.8/7.8 sec, 10.43/10.43 sec, 5.93/5.93 sec, 1.11/1.11 sec, 2.71/2.71 sec, 8.81/8.81 sec, 0.54/0.54 sec, 0.7/0.7 sec, 0.52/0.52 sec, 0.58/0.58 sec, 0.39/0.39 sec, 0.38/0.38 sec, 0.52/0.52 sec, 0.48/0.48 sec, 0.57/0.57 sec, 0.62/0.62 sec, 0.9/0.9 sec, 1.75/1.75 sec, 0.34/0.34 sec, 0.44/0.44 sec, 0.3/0.3 sec, 0.61/0.61 sec, 5.96/5.96 sec, 5.4/5.4 sec )
[LOG] Total clause minimization time: 362.32/358 sec (0.06/0.06 sec, 0.09/0.09 sec, 0.02/0.02 sec, 1.09/1.09 sec, 1.15/1.15 sec, 0.67/0.67 sec, 0.48/0.48 sec, 0.55/0.55 sec, 0.53/0.53 sec, 0.5/0.5 sec, 0.67/0.67 sec, 0.79/0.79 sec, 0.61/0.61 sec, 1.11/1.11 sec, 0.97/0.97 sec, 0.49/0.49 sec, 2.38/2.38 sec, 1.45/1.45 sec, 2.39/2.39 sec, 1.65/1.65 sec, 1.97/1.97 sec, 6.34/6.34 sec, 23.89/23.89 sec, 11.93/11.93 sec, 17.81/17.81 sec, 18.8/18.8 sec, 11.77/11.77 sec, 6.97/6.97 sec, 10.68/10.68 sec, 15.37/15.37 sec, 11.04/11.04 sec, 14.64/14.64 sec, 10.69/10.69 sec, 12.26/12.26 sec, 12.1/12.1 sec, 11.46/11.46 sec, 16.65/16.65 sec, 18.75/18.75 sec, 15.28/15.28 sec, 9.57/9.57 sec, 14.72/14.72 sec, 13.67/13.67 sec, 16.78/16.78 sec, 12.04/12.04 sec, 17.2/17.2 sec, 12.29/12.29 sec )
[LOG] Total clause size reduction: 279952 --> 5136 (4760 --> 24, 4753 --> 19, 1346 --> 2, 22715 --> 138, 20691 --> 144, 5350 --> 16, 4689 --> 16, 8128 --> 30, 2958 --> 11, 4790 --> 22, 6032 --> 29, 6780 --> 35, 4763 --> 25, 7961 --> 44, 4824 --> 27, 4668 --> 29, 38024 --> 542, 10788 --> 89, 17950 --> 149, 5160 --> 44, 5695 --> 48, 52800 --> 1001, 31913 --> 388, 12 --> 12, 14 --> 14, 2 --> 2, 129 --> 121, 89 --> 83, 14 --> 14, 13 --> 13, 27 --> 27, 11 --> 11, 18 --> 18, 24 --> 24, 25 --> 25, 25 --> 25, 29 --> 29, 27 --> 27, 21 --> 21, 427 --> 389, 89 --> 88, 149 --> 149, 25 --> 25, 34 --> 34, 822 --> 725, 388 --> 388 )
[LOG] Average clause size reduction: 209.859 --> 3.85007 (595 --> 3, 594.125 --> 2.375, 448.667 --> 0.666667, 630.972 --> 3.83333, 608.559 --> 4.23529, 486.364 --> 1.45455, 468.9 --> 1.6, 478.118 --> 1.76471, 422.571 --> 1.57143, 435.455 --> 2, 430.857 --> 2.07143, 423.75 --> 2.1875, 396.917 --> 2.08333, 398.05 --> 2.2, 371.077 --> 2.07692, 359.077 --> 2.23077, 384.081 --> 5.47475, 359.6 --> 2.96667, 351.961 --> 2.92157, 322.5 --> 2.75, 316.389 --> 2.66667, 327.95 --> 6.21739, 325.643 --> 3.95918, 2.4 --> 2.4, 2.33333 --> 2.33333, 1 --> 1, 3.79412 --> 3.55882, 3.06897 --> 2.86207, 1.55556 --> 1.55556, 1.625 --> 1.625, 1.8 --> 1.8, 1.83333 --> 1.83333, 2 --> 2, 2 --> 2, 1.92308 --> 1.92308, 2.27273 --> 2.27273, 1.93333 --> 1.93333, 2.25 --> 2.25, 1.90909 --> 1.90909, 4.96512 --> 4.52326, 3.06897 --> 3.03448, 2.98 --> 2.98, 2.27273 --> 2.27273, 2.26667 --> 2.26667, 5.74825 --> 5.06993, 4 --> 4 )
[LOG] Overall execution time: 432.43 sec CPU time.
[LOG] Overall execution time: 433 sec real time.
Synthesis time: 432.93 sec (Real time) / 431.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.98 sec (Real time) / 0.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 55.24 sec (Real time) / 55.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2956 19 55 1 2859
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 346.53 sec CPU time.
[LOG] Relation determinization time: 347 sec real time.
[LOG] Final circuit size: 1787 new AND gates.
[LOG] Size before ABC: 2077 AND gates.
[LOG] Size after ABC: 1787 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 341.03/341 sec (7.81/7 sec, 2.16/3 sec, 0.12/0 sec, 1.68/1 sec, 2.37/3 sec, 0.42/0 sec, 1.07/1 sec, 0.74/1 sec, 0.58/1 sec, 0.8/0 sec, 0.77/1 sec, 1.01/1 sec, 0.66/1 sec, 1.01/1 sec, 1.02/1 sec, 0.88/1 sec, 1.67/2 sec, 1.18/1 sec, 1.96/2 sec, 1.23/1 sec, 2.1/2 sec, 1.71/2 sec, 7.2/7 sec, 6.4/6 sec, 12.22/13 sec, 12.78/12 sec, 9.87/10 sec, 12.5/13 sec, 10.58/10 sec, 16.32/17 sec, 13.99/14 sec, 9.81/10 sec, 11.43/11 sec, 8.39/8 sec, 10.87/11 sec, 9.07/9 sec, 13.99/14 sec, 9.25/10 sec, 9.85/9 sec, 13.59/14 sec, 9.59/10 sec, 15.37/15 sec, 12.18/12 sec, 12.23/12 sec, 13.94/14 sec, 16.94/17 sec, 13.79/14 sec, 15.93/16 sec )
[LOG] Nr of iterations: 1164 (15, 9, 5, 48, 50, 7, 7, 9, 5, 9, 12, 11, 9, 15, 10, 12, 76, 7, 55, 15, 15, 9, 95, 122, 7, 4, 3, 47, 26, 5, 6, 7, 4, 8, 11, 9, 8, 14, 9, 11, 61, 6, 51, 12, 12, 7, 88, 121 )
[LOG] Total clause computation time: 26.01/22 sec (0.07/0.07 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.36/0.36 sec, 0.26/0.26 sec, 0.14/0.14 sec, 0.31/0.31 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.09/0.09 sec, 0.26/0.26 sec, 0.55/0.55 sec, 0.19/0.19 sec, 0.21/0.21 sec, 0.24/0.24 sec, 0.17/0.17 sec, 0.16/0.16 sec, 1.68/1.68 sec, 0.99/0.99 sec, 0.9/0.9 sec, 1.2/1.2 sec, 1.17/1.17 sec, 2.79/2.79 sec, 4.9/4.9 sec, 0.44/0.44 sec, 0.45/0.45 sec, 0.57/0.57 sec, 0.5/0.5 sec, 0.34/0.34 sec, 0.48/0.48 sec, 0.29/0.29 sec, 0.27/0.27 sec, 0.3/0.3 sec, 0.3/0.3 sec, 0.45/0.45 sec, 1.22/1.22 sec, 0.44/0.44 sec, 0.3/0.3 sec, 0.34/0.34 sec, 0.43/0.43 sec, 0.3/0.3 sec, 0.54/0.54 sec, 0.61/0.61 sec )
[LOG] Total clause minimization time: 311.77/312 sec (7.68/7.68 sec, 2.07/2.07 sec, 0.02/0.02 sec, 1.26/1.26 sec, 2.03/2.03 sec, 0.21/0.21 sec, 0.69/0.69 sec, 0.55/0.55 sec, 0.45/0.45 sec, 0.61/0.61 sec, 0.59/0.59 sec, 0.83/0.83 sec, 0.45/0.45 sec, 0.78/0.78 sec, 0.85/0.85 sec, 0.54/0.54 sec, 1.05/1.05 sec, 0.91/0.91 sec, 1.67/1.67 sec, 0.91/0.91 sec, 1.86/1.86 sec, 1.47/1.47 sec, 5.44/5.44 sec, 5.33/5.33 sec, 11.26/11.26 sec, 11.52/11.52 sec, 8.65/8.65 sec, 9.65/9.65 sec, 5.62/5.62 sec, 15.81/15.81 sec, 13.49/13.49 sec, 9.19/9.19 sec, 10.86/10.86 sec, 7.99/7.99 sec, 10.33/10.33 sec, 8.73/8.73 sec, 13.66/13.66 sec, 8.89/8.89 sec, 9.48/9.48 sec, 13.08/13.08 sec, 8.3/8.3 sec, 14.88/14.88 sec, 11.82/11.82 sec, 11.83/11.83 sec, 13.45/13.45 sec, 16.58/16.58 sec, 13.19/13.19 sec, 15.26/15.26 sec )
[LOG] Total clause size reduction: 281692 --> 4019 (10178 --> 41, 5808 --> 15, 2880 --> 5, 32524 --> 204, 33075 --> 278, 3486 --> 10, 3414 --> 7, 4432 --> 13, 2156 --> 5, 4200 --> 24, 5599 --> 20, 4960 --> 24, 3832 --> 13, 6524 --> 35, 4050 --> 17, 4818 --> 24, 32775 --> 430, 2520 --> 13, 21924 --> 181, 5474 --> 34, 5278 --> 38, 2912 --> 20, 33746 --> 424, 43318 --> 432, 11 --> 11, 4 --> 4, 3 --> 3, 204 --> 186, 73 --> 73, 6 --> 6, 7 --> 7, 11 --> 11, 5 --> 5, 24 --> 24, 20 --> 20, 16 --> 16, 13 --> 13, 35 --> 35, 17 --> 17, 24 --> 24, 289 --> 260, 13 --> 13, 162 --> 160, 23 --> 23, 29 --> 29, 15 --> 15, 373 --> 325, 432 --> 432 )
[LOG] Average clause size reduction: 242.003 --> 3.45275 (678.533 --> 2.73333, 645.333 --> 1.66667, 576 --> 1, 677.583 --> 4.25, 661.5 --> 5.56, 498 --> 1.42857, 487.714 --> 1, 492.444 --> 1.44444, 431.2 --> 1, 466.667 --> 2.66667, 466.583 --> 1.66667, 450.909 --> 2.18182, 425.778 --> 1.44444, 434.933 --> 2.33333, 405 --> 1.7, 401.5 --> 2, 431.25 --> 5.65789, 360 --> 1.85714, 398.618 --> 3.29091, 364.933 --> 2.26667, 351.867 --> 2.53333, 323.556 --> 2.22222, 355.221 --> 4.46316, 355.066 --> 3.54098, 1.57143 --> 1.57143, 1 --> 1, 1 --> 1, 4.34043 --> 3.95745, 2.80769 --> 2.80769, 1.2 --> 1.2, 1.16667 --> 1.16667, 1.57143 --> 1.57143, 1.25 --> 1.25, 3 --> 3, 1.81818 --> 1.81818, 1.77778 --> 1.77778, 1.625 --> 1.625, 2.5 --> 2.5, 1.88889 --> 1.88889, 2.18182 --> 2.18182, 4.7377 --> 4.2623, 2.16667 --> 2.16667, 3.17647 --> 3.13725, 1.91667 --> 1.91667, 2.41667 --> 2.41667, 2.14286 --> 2.14286, 4.23864 --> 3.69318, 3.57025 --> 3.57025 )
[LOG] Overall execution time: 346.56 sec CPU time.
[LOG] Overall execution time: 347 sec real time.
Synthesis time: 347.00 sec (Real time) / 345.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.79 sec (Real time) / 0.79 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 29.39 sec (Real time) / 29.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2622 20 58 1 2520
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 109 new AND gates.
[LOG] Size before ABC: 128 AND gates.
[LOG] Size after ABC: 107 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 91 (18, 15, 7, 2, 8, 4, 13, 12, 6, 1, 4, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 6009 --> 181 (2312 --> 42, 1792 --> 39, 666 --> 10, 109 --> 0, 749 --> 16, 306 --> 5, 27 --> 25, 31 --> 28, 10 --> 9, 0 --> 0, 6 --> 6, 1 --> 1 )
[LOG] Average clause size reduction: 66.033 --> 1.98901 (128.444 --> 2.33333, 119.467 --> 2.6, 95.1429 --> 1.42857, 54.5 --> 0, 93.625 --> 2, 76.5 --> 1.25, 2.07692 --> 1.92308, 2.58333 --> 2.33333, 1.66667 --> 1.5, 0 --> 0, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 282 5 23 1 250
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.31 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 173 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 173 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.28/0 sec (0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 125 (18, 19, 4, 4, 4, 17, 5, 11, 15, 3, 3, 3, 16, 3 )
[LOG] Total clause computation time: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.17/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 9776 --> 299 (2941 --> 65, 2970 --> 53, 432 --> 5, 396 --> 5, 387 --> 5, 2032 --> 36, 488 --> 8, 35 --> 31, 39 --> 35, 5 --> 5, 5 --> 5, 5 --> 5, 36 --> 36, 5 --> 5 )
[LOG] Average clause size reduction: 78.208 --> 2.392 (163.389 --> 3.61111, 156.316 --> 2.78947, 108 --> 1.25, 99 --> 1.25, 96.75 --> 1.25, 119.529 --> 2.11765, 97.6 --> 1.6, 3.18182 --> 2.81818, 2.6 --> 2.33333, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 2.25 --> 2.25, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.31 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.72 sec (Real time) / 0.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 386 6 26 1 347
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 1.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 257 new AND gates.
[LOG] Size before ABC: 302 AND gates.
[LOG] Size after ABC: 256 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.98/1 sec (0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.03/0 sec, 0.02/0 sec, 0.12/0 sec, 0.08/0 sec, 0/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/1 sec, 0.07/0 sec, 0.07/0 sec, 0.09/0 sec, 0.06/0 sec, 0.08/0 sec )
[LOG] Nr of iterations: 210 (24, 25, 7, 6, 13, 9, 7, 29, 4, 13, 14, 5, 5, 10, 7, 4, 27, 1 )
[LOG] Total clause computation time: 0.22/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.71/1 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0/0 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 20188 --> 553 (4922 --> 84, 4944 --> 100, 1068 --> 12, 810 --> 7, 1824 --> 28, 1160 --> 23, 864 --> 15, 3976 --> 79, 411 --> 6, 30 --> 28, 42 --> 35, 9 --> 9, 7 --> 7, 18 --> 18, 19 --> 18, 9 --> 9, 74 --> 74, 1 --> 1 )
[LOG] Average clause size reduction: 96.1333 --> 2.63333 (205.083 --> 3.5, 197.76 --> 4, 152.571 --> 1.71429, 135 --> 1.16667, 140.308 --> 2.15385, 128.889 --> 2.55556, 123.429 --> 2.14286, 137.103 --> 2.72414, 102.75 --> 1.5, 2.30769 --> 2.15385, 3 --> 2.5, 1.8 --> 1.8, 1.4 --> 1.4, 1.8 --> 1.8, 2.71429 --> 2.57143, 2.25 --> 2.25, 2.74074 --> 2.74074, 1 --> 1 )
[LOG] Overall execution time: 1.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.25 sec (Real time) / 1.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.17 sec (Real time) / 1.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 510 7 30 1 465
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.44 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 462 new AND gates.
[LOG] Size before ABC: 550 AND gates.
[LOG] Size after ABC: 460 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.37/1 sec (0/0 sec, 0.01/0 sec, 0.04/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.06/0 sec, 0.07/0 sec, 0.1/0 sec, 0.13/0 sec, 0.09/0 sec, 0.08/0 sec, 0.11/0 sec, 0.07/0 sec, 0.09/0 sec, 0.09/1 sec, 0.07/0 sec, 0.09/0 sec, 0.12/0 sec, 0.1/0 sec )
[LOG] Nr of iterations: 351 (2, 3, 34, 12, 8, 7, 26, 21, 44, 35, 1, 1, 29, 5, 7, 5, 23, 20, 34, 34 )
[LOG] Total clause computation time: 0.27/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 1.04/0 sec (0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.08/0.08 sec )
[LOG] Total clause size reduction: 32154 --> 1037 (286 --> 1, 536 --> 5, 7194 --> 122, 2277 --> 21, 1351 --> 12, 1098 --> 11, 4125 --> 101, 3140 --> 77, 6536 --> 161, 5134 --> 85, 1 --> 1, 2 --> 2, 93 --> 92, 7 --> 7, 12 --> 12, 7 --> 7, 85 --> 65, 77 --> 70, 108 --> 100, 85 --> 85 )
[LOG] Average clause size reduction: 91.6068 --> 2.95442 (143 --> 0.5, 178.667 --> 1.66667, 211.588 --> 3.58824, 189.75 --> 1.75, 168.875 --> 1.5, 156.857 --> 1.57143, 158.654 --> 3.88462, 149.524 --> 3.66667, 148.545 --> 3.65909, 146.686 --> 2.42857, 1 --> 1, 2 --> 2, 3.2069 --> 3.17241, 1.4 --> 1.4, 1.71429 --> 1.71429, 1.4 --> 1.4, 3.69565 --> 2.82609, 3.85 --> 3.5, 3.17647 --> 2.94118, 2.5 --> 2.5 )
[LOG] Overall execution time: 1.44 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.69 sec (Real time) / 1.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.51 sec (Real time) / 1.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 756 8 33 1 707
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 4.43 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 676 new AND gates.
[LOG] Size before ABC: 823 AND gates.
[LOG] Size after ABC: 674 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.31/4 sec (0/0 sec, 0.01/0 sec, 0.04/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.09/0 sec, 0.12/0 sec, 0.61/1 sec, 0.58/1 sec, 0.33/0 sec, 0.19/0 sec, 0.15/0 sec, 0.17/0 sec, 0.24/1 sec, 0.22/0 sec, 0.2/0 sec, 0.22/0 sec, 0.17/0 sec, 0.18/1 sec, 0.24/0 sec, 0.21/0 sec, 0.24/0 sec )
[LOG] Nr of iterations: 505 (3, 2, 26, 15, 8, 4, 10, 21, 35, 99, 47, 13, 2, 1, 21, 10, 7, 3, 8, 19, 32, 63, 46, 10 )
[LOG] Total clause computation time: 0.61/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 3.58/4 sec (0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.53/0.53 sec, 0.54/0.54 sec, 0.28/0.28 sec, 0.15/0.15 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.22/0.22 sec, 0.2/0.2 sec, 0.19/0.19 sec, 0.18/0.18 sec, 0.12/0.12 sec, 0.12/0.12 sec, 0.2/0.2 sec, 0.18/0.18 sec, 0.19/0.19 sec )
[LOG] Total clause size reduction: 51547 --> 1881 (660 --> 4, 308 --> 1, 6425 --> 79, 3388 --> 36, 1603 --> 11, 642 --> 5, 1836 --> 16, 3720 --> 90, 6052 --> 166, 16464 --> 628, 7682 --> 125, 1992 --> 29, 4 --> 4, 1 --> 1, 57 --> 54, 16 --> 16, 11 --> 11, 5 --> 5, 13 --> 11, 82 --> 80, 148 --> 127, 294 --> 238, 125 --> 125, 19 --> 19 )
[LOG] Average clause size reduction: 102.073 --> 3.72475 (220 --> 1.33333, 154 --> 0.5, 247.115 --> 3.03846, 225.867 --> 2.4, 200.375 --> 1.375, 160.5 --> 1.25, 183.6 --> 1.6, 177.143 --> 4.28571, 172.914 --> 4.74286, 166.303 --> 6.34343, 163.447 --> 2.65957, 153.231 --> 2.23077, 2 --> 2, 1 --> 1, 2.71429 --> 2.57143, 1.6 --> 1.6, 1.57143 --> 1.57143, 1.66667 --> 1.66667, 1.625 --> 1.375, 4.31579 --> 4.21053, 4.625 --> 3.96875, 4.66667 --> 3.77778, 2.71739 --> 2.71739, 1.9 --> 1.9 )
[LOG] Overall execution time: 4.43 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.73 sec (Real time) / 4.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.61 sec (Real time) / 3.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1014 9 37 1 958
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 10.6 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 1048 new AND gates.
[LOG] Size before ABC: 1300 AND gates.
[LOG] Size after ABC: 1047 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.4/10 sec (0.02/0 sec, 0.01/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.22/0 sec, 0.22/0 sec, 0.72/1 sec, 1.2/1 sec, 0.96/1 sec, 0.41/1 sec, 0.47/0 sec, 0.55/1 sec, 0.44/0 sec, 0.53/1 sec, 0.62/0 sec, 0.54/1 sec, 0.55/0 sec, 0.48/1 sec, 0.56/0 sec, 0.59/1 sec, 0.56/1 sec, 0.52/0 sec )
[LOG] Nr of iterations: 807 (8, 5, 28, 10, 11, 3, 7, 8, 38, 33, 109, 203, 17, 3, 1, 24, 8, 6, 2, 6, 7, 33, 31, 63, 128, 15 )
[LOG] Total clause computation time: 1.42/1 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.15/0.15 sec, 0.05/0.05 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 8.76/9 sec (0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.17/0.17 sec, 0.16/0.16 sec, 0.64/0.64 sec, 1.09/1.09 sec, 0.8/0.8 sec, 0.35/0.35 sec, 0.33/0.33 sec, 0.48/0.48 sec, 0.41/0.41 sec, 0.48/0.48 sec, 0.59/0.59 sec, 0.49/0.49 sec, 0.51/0.51 sec, 0.33/0.33 sec, 0.42/0.42 sec, 0.54/0.54 sec, 0.44/0.44 sec, 0.39/0.39 sec )
[LOG] Total clause size reduction: 94472 --> 3765 (2625 --> 18, 1396 --> 13, 7560 --> 78, 2430 --> 14, 2570 --> 25, 488 --> 3, 1380 --> 11, 1540 --> 15, 7474 --> 183, 6208 --> 171, 19764 --> 640, 36764 --> 1385, 2896 --> 43, 3 --> 3, 1 --> 1, 62 --> 60, 11 --> 11, 7 --> 7, 3 --> 3, 11 --> 11, 15 --> 15, 146 --> 127, 160 --> 145, 248 --> 225, 671 --> 519, 39 --> 39 )
[LOG] Average clause size reduction: 117.066 --> 4.66543 (328.125 --> 2.25, 279.2 --> 2.6, 270 --> 2.78571, 243 --> 1.4, 233.636 --> 2.27273, 162.667 --> 1, 197.143 --> 1.57143, 192.5 --> 1.875, 196.684 --> 4.81579, 188.121 --> 5.18182, 181.321 --> 5.87156, 181.103 --> 6.82266, 170.353 --> 2.52941, 1 --> 1, 1 --> 1, 2.58333 --> 2.5, 1.375 --> 1.375, 1.16667 --> 1.16667, 1.5 --> 1.5, 1.83333 --> 1.83333, 2.14286 --> 2.14286, 4.42424 --> 3.84848, 5.16129 --> 4.67742, 3.93651 --> 3.57143, 5.24219 --> 4.05469, 2.6 --> 2.6 )
[LOG] Overall execution time: 10.61 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.93 sec (Real time) / 10.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.07 sec (Real time) / 6.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1432 10 40 1 1370
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 11.85 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1173 new AND gates.
[LOG] Size before ABC: 1492 AND gates.
[LOG] Size after ABC: 1172 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.65/12 sec (0.01/0 sec, 0.01/0 sec, 0.06/0 sec, 0.02/0 sec, 0.04/0 sec, 0.04/0 sec, 0.07/0 sec, 0.05/0 sec, 0.23/1 sec, 0.11/0 sec, 0.23/0 sec, 0.61/1 sec, 0.64/0 sec, 1.02/1 sec, 0.6/1 sec, 0.62/1 sec, 0.54/0 sec, 0.59/1 sec, 0.54/0 sec, 0.55/1 sec, 0.56/0 sec, 0.58/1 sec, 0.48/0 sec, 0.66/1 sec, 0.69/1 sec, 0.76/0 sec, 0.62/1 sec, 0.72/1 sec )
[LOG] Nr of iterations: 762 (2, 6, 32, 6, 6, 18, 9, 13, 38, 9, 34, 112, 104, 23, 1, 4, 23, 5, 4, 17, 4, 9, 36, 7, 33, 92, 96, 19 )
[LOG] Total clause computation time: 2.2/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.25/0.25 sec, 0.09/0.09 sec, 0.18/0.18 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.17/0.17 sec, 0.06/0.06 sec, 0.16/0.16 sec, 0.19/0.19 sec, 0.2/0.2 sec, 0.26/0.26 sec )
[LOG] Total clause minimization time: 9.28/11 sec (0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.17/0.17 sec, 0.09/0.09 sec, 0.17/0.17 sec, 0.56/0.56 sec, 0.52/0.52 sec, 0.75/0.75 sec, 0.5/0.5 sec, 0.43/0.43 sec, 0.46/0.46 sec, 0.56/0.56 sec, 0.51/0.51 sec, 0.49/0.49 sec, 0.48/0.48 sec, 0.53/0.53 sec, 0.31/0.31 sec, 0.59/0.59 sec, 0.52/0.52 sec, 0.57/0.57 sec, 0.42/0.42 sec, 0.46/0.46 sec )
[LOG] Total clause size reduction: 89006 --> 3279 (416 --> 1, 1930 --> 12, 9548 --> 94, 1500 --> 7, 1430 --> 9, 4607 --> 29, 2064 --> 22, 2928 --> 27, 8362 --> 158, 1728 --> 15, 6864 --> 141, 21756 --> 720, 20085 --> 623, 4268 --> 82, 1 --> 1, 8 --> 8, 56 --> 55, 7 --> 7, 6 --> 6, 29 --> 29, 6 --> 6, 15 --> 15, 149 --> 114, 12 --> 12, 141 --> 126, 491 --> 439, 532 --> 454, 67 --> 67 )
[LOG] Average clause size reduction: 116.806 --> 4.30315 (208 --> 0.5, 321.667 --> 2, 298.375 --> 2.9375, 250 --> 1.16667, 238.333 --> 1.5, 255.944 --> 1.61111, 229.333 --> 2.44444, 225.231 --> 2.07692, 220.053 --> 4.15789, 192 --> 1.66667, 201.882 --> 4.14706, 194.25 --> 6.42857, 193.125 --> 5.99038, 185.565 --> 3.56522, 1 --> 1, 2 --> 2, 2.43478 --> 2.3913, 1.4 --> 1.4, 1.5 --> 1.5, 1.70588 --> 1.70588, 1.5 --> 1.5, 1.66667 --> 1.66667, 4.13889 --> 3.16667, 1.71429 --> 1.71429, 4.27273 --> 3.81818, 5.33696 --> 4.77174, 5.54167 --> 4.72917, 3.52632 --> 3.52632 )
[LOG] Overall execution time: 11.85 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.21 sec (Real time) / 12.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.98 sec (Real time) / 10.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1598 11 43 1 1531
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 12.03 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1082 new AND gates.
[LOG] Size before ABC: 1261 AND gates.
[LOG] Size after ABC: 1080 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.69/12 sec (0.02/0 sec, 0.01/0 sec, 0.08/0 sec, 0.04/0 sec, 0.05/0 sec, 0.07/0 sec, 0.04/0 sec, 0.07/0 sec, 0.26/1 sec, 0.1/0 sec, 0.24/0 sec, 0.17/0 sec, 0.55/1 sec, 0.59/0 sec, 0.74/1 sec, 0.44/0 sec, 0.54/1 sec, 0.69/1 sec, 0.55/0 sec, 0.62/1 sec, 0.68/1 sec, 0.53/0 sec, 0.64/1 sec, 0.5/0 sec, 0.49/1 sec, 0.54/0 sec, 0.71/1 sec, 0.68/1 sec, 0.56/0 sec, 0.49/1 sec )
[LOG] Nr of iterations: 771 (4, 3, 43, 7, 8, 9, 3, 12, 39, 12, 37, 9, 106, 98, 45, 1, 1, 40, 5, 7, 8, 2, 11, 35, 10, 36, 5, 53, 85, 37 )
[LOG] Total clause computation time: 1.61/0 sec (0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0.18/0.18 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.17/0.17 sec, 0.03/0.03 sec, 0.13/0.13 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 9.88/12 sec (0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.17/0.17 sec, 0.07/0.07 sec, 0.14/0.14 sec, 0.15/0.15 sec, 0.46/0.46 sec, 0.44/0.44 sec, 0.62/0.62 sec, 0.37/0.37 sec, 0.35/0.35 sec, 0.66/0.66 sec, 0.53/0.53 sec, 0.6/0.6 sec, 0.64/0.64 sec, 0.49/0.49 sec, 0.59/0.59 sec, 0.33/0.33 sec, 0.45/0.45 sec, 0.4/0.4 sec, 0.65/0.65 sec, 0.6/0.6 sec, 0.47/0.47 sec, 0.42/0.42 sec )
[LOG] Total clause size reduction: 101638 --> 2847 (1374 --> 5, 848 --> 3, 14112 --> 125, 1956 --> 14, 2205 --> 10, 2400 --> 13, 574 --> 3, 3003 --> 17, 9690 --> 236, 2651 --> 18, 8388 --> 191, 1784 --> 20, 22050 --> 581, 20273 --> 401, 9152 --> 125, 1 --> 1, 1 --> 1, 114 --> 108, 8 --> 8, 10 --> 10, 13 --> 13, 3 --> 3, 17 --> 17, 199 --> 188, 15 --> 15, 191 --> 161, 10 --> 10, 189 --> 177, 316 --> 282, 91 --> 91 )
[LOG] Average clause size reduction: 131.826 --> 3.69261 (343.5 --> 1.25, 282.667 --> 1, 328.186 --> 2.90698, 279.429 --> 2, 275.625 --> 1.25, 266.667 --> 1.44444, 191.333 --> 1, 250.25 --> 1.41667, 248.462 --> 6.05128, 220.917 --> 1.5, 226.703 --> 5.16216, 198.222 --> 2.22222, 208.019 --> 5.48113, 206.867 --> 4.09184, 203.378 --> 2.77778, 1 --> 1, 1 --> 1, 2.85 --> 2.7, 1.6 --> 1.6, 1.42857 --> 1.42857, 1.625 --> 1.625, 1.5 --> 1.5, 1.54545 --> 1.54545, 5.68571 --> 5.37143, 1.5 --> 1.5, 5.30556 --> 4.47222, 2 --> 2, 3.56604 --> 3.33962, 3.71765 --> 3.31765, 2.45946 --> 2.45946 )
[LOG] Overall execution time: 12.03 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.54 sec (Real time) / 12.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.84 sec (Real time) / 6.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1548 12 46 1 1477
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 23.89 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 1306 new AND gates.
[LOG] Size before ABC: 1618 AND gates.
[LOG] Size after ABC: 1304 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 23.42/23 sec (0.02/0 sec, 0.02/0 sec, 0.08/0 sec, 0.04/0 sec, 0.06/0 sec, 0.07/0 sec, 0.11/0 sec, 0.08/0 sec, 0.31/1 sec, 0.12/0 sec, 0.5/0 sec, 0.09/0 sec, 0.11/1 sec, 2.06/2 sec, 2.98/3 sec, 1.81/1 sec, 1.83/2 sec, 0.73/1 sec, 0.62/1 sec, 0.65/0 sec, 0.89/1 sec, 0.58/1 sec, 0.75/1 sec, 0.72/0 sec, 0.89/1 sec, 0.75/1 sec, 0.68/1 sec, 0.8/0 sec, 1.03/1 sec, 0.78/1 sec, 0.93/1 sec, 0.82/1 sec, 0.65/1 sec, 0.86/0 sec )
[LOG] Nr of iterations: 984 (3, 7, 40, 7, 17, 13, 9, 14, 38, 11, 53, 6, 7, 139, 106, 63, 22, 1, 6, 37, 6, 11, 8, 5, 13, 37, 9, 50, 2, 6, 99, 69, 54, 16 )
[LOG] Total clause computation time: 2.68/4 sec (0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.01/0.01 sec, 0.12/0.12 sec, 0/0 sec, 0.01/0.01 sec, 0.35/0.35 sec, 0.22/0.22 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.09/0.09 sec, 0.14/0.14 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.22/0.22 sec, 0.04/0.04 sec, 0.26/0.26 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.11/0.11 sec )
[LOG] Total clause minimization time: 20.39/18 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.19/0.19 sec, 0.1/0.1 sec, 0.37/0.37 sec, 0.08/0.08 sec, 0.09/0.09 sec, 1.7/1.7 sec, 2.75/2.75 sec, 1.65/1.65 sec, 1.65/1.65 sec, 0.63/0.63 sec, 0.47/0.47 sec, 0.59/0.59 sec, 0.83/0.83 sec, 0.54/0.54 sec, 0.7/0.7 sec, 0.68/0.68 sec, 0.85/0.85 sec, 0.52/0.52 sec, 0.63/0.63 sec, 0.53/0.53 sec, 0.99/0.99 sec, 0.71/0.71 sec, 0.8/0.8 sec, 0.73/0.73 sec, 0.56/0.56 sec, 0.75/0.75 sec )
[LOG] Total clause size reduction: 143025 --> 4112 (1026 --> 3, 2850 --> 14, 14898 --> 127, 2196 --> 9, 5648 --> 25, 4080 --> 39, 2616 --> 17, 4056 --> 23, 10878 --> 184, 2800 --> 20, 14144 --> 338, 1290 --> 9, 1488 --> 11, 31188 --> 1058, 23625 --> 555, 13888 --> 194, 4683 --> 62, 1 --> 1, 14 --> 14, 115 --> 113, 9 --> 7, 15 --> 15, 13 --> 12, 8 --> 7, 23 --> 22, 184 --> 144, 17 --> 15, 309 --> 258, 3 --> 3, 11 --> 9, 522 --> 413, 251 --> 215, 146 --> 146, 30 --> 30 )
[LOG] Average clause size reduction: 145.351 --> 4.17886 (342 --> 1, 407.143 --> 2, 372.45 --> 3.175, 313.714 --> 1.28571, 332.235 --> 1.47059, 313.846 --> 3, 290.667 --> 1.88889, 289.714 --> 1.64286, 286.263 --> 4.84211, 254.545 --> 1.81818, 266.868 --> 6.37736, 215 --> 1.5, 212.571 --> 1.57143, 224.374 --> 7.61151, 222.877 --> 5.23585, 220.444 --> 3.07937, 212.864 --> 2.81818, 1 --> 1, 2.33333 --> 2.33333, 3.10811 --> 3.05405, 1.5 --> 1.16667, 1.36364 --> 1.36364, 1.625 --> 1.5, 1.6 --> 1.4, 1.76923 --> 1.69231, 4.97297 --> 3.89189, 1.88889 --> 1.66667, 6.18 --> 5.16, 1.5 --> 1.5, 1.83333 --> 1.5, 5.27273 --> 4.17172, 3.63768 --> 3.11594, 2.7037 --> 2.7037, 1.875 --> 1.875 )
[LOG] Overall execution time: 23.89 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 24.28 sec (Real time) / 24.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.67 sec (Real time) / 12.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 1827 13 50 1 1749
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 16 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 752 new AND gates.
[LOG] Size before ABC: 920 AND gates.
[LOG] Size after ABC: 751 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 15.44/15 sec (0.28/0 sec, 0.1/0 sec, 0.02/0 sec, 0.3/0 sec, 0.29/1 sec, 0.04/0 sec, 0.09/0 sec, 0.13/0 sec, 0.1/0 sec, 0.18/0 sec, 0.1/0 sec, 0.21/0 sec, 0.1/1 sec, 0.16/0 sec, 0.15/0 sec, 0.44/0 sec, 1.39/2 sec, 1.92/2 sec, 0.6/0 sec, 0.48/1 sec, 0.48/0 sec, 0.58/1 sec, 0.43/0 sec, 0.4/1 sec, 0.47/0 sec, 0.46/1 sec, 0.51/0 sec, 0.6/1 sec, 0.49/0 sec, 0.53/1 sec, 0.52/0 sec, 0.62/1 sec, 0.56/0 sec, 0.36/1 sec, 0.74/0 sec, 0.61/1 sec )
[LOG] Nr of iterations: 682 (6, 9, 8, 34, 48, 8, 17, 16, 12, 24, 14, 12, 11, 14, 9, 73, 31, 50, 5, 3, 1, 23, 25, 7, 14, 14, 11, 20, 11, 10, 9, 12, 7, 58, 19, 37 )
[LOG] Total clause computation time: 3.06/4 sec (0.12/0.12 sec, 0.07/0.07 sec, 0/0 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.24/0.24 sec, 0.23/0.23 sec, 0.41/0.41 sec, 0.37/0.37 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.13/0.13 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.17/0.17 sec, 0.27/0.27 sec, 0.23/0.23 sec )
[LOG] Total clause minimization time: 11.98/11 sec (0.16/0.16 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.24/0.24 sec, 0.22/0.22 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.15/0.15 sec, 0.07/0.07 sec, 0.19/0.19 sec, 0.06/0.06 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.33/0.33 sec, 1.13/1.13 sec, 1.66/1.66 sec, 0.18/0.18 sec, 0.1/0.1 sec, 0.39/0.39 sec, 0.44/0.44 sec, 0.29/0.29 sec, 0.37/0.37 sec, 0.43/0.43 sec, 0.43/0.43 sec, 0.49/0.49 sec, 0.56/0.56 sec, 0.46/0.46 sec, 0.46/0.46 sec, 0.49/0.49 sec, 0.57/0.57 sec, 0.54/0.54 sec, 0.18/0.18 sec, 0.46/0.46 sec, 0.37/0.37 sec )
[LOG] Total clause size reduction: 120471 --> 2103 (2440 --> 12, 3896 --> 20, 3367 --> 13, 14883 --> 189, 20821 --> 306, 2464 --> 10, 5472 --> 31, 4935 --> 25, 3487 --> 18, 6969 --> 54, 3783 --> 30, 3069 --> 26, 2660 --> 25, 3289 --> 28, 1952 --> 18, 17496 --> 285, 7140 --> 147, 11613 --> 158, 12 --> 12, 4 --> 4, 1 --> 1, 75 --> 66, 69 --> 65, 10 --> 10, 24 --> 24, 22 --> 22, 18 --> 18, 42 --> 42, 24 --> 24, 21 --> 21, 20 --> 20, 24 --> 24, 14 --> 14, 190 --> 190, 70 --> 56, 95 --> 95 )
[LOG] Average clause size reduction: 176.644 --> 3.08358 (406.667 --> 2, 432.889 --> 2.22222, 420.875 --> 1.625, 437.735 --> 5.55882, 433.771 --> 6.375, 308 --> 1.25, 321.882 --> 1.82353, 308.438 --> 1.5625, 290.583 --> 1.5, 290.375 --> 2.25, 270.214 --> 2.14286, 255.75 --> 2.16667, 241.818 --> 2.27273, 234.929 --> 2, 216.889 --> 2, 239.671 --> 3.90411, 230.323 --> 4.74194, 232.26 --> 3.16, 2.4 --> 2.4, 1.33333 --> 1.33333, 1 --> 1, 3.26087 --> 2.86957, 2.76 --> 2.6, 1.42857 --> 1.42857, 1.71429 --> 1.71429, 1.57143 --> 1.57143, 1.63636 --> 1.63636, 2.1 --> 2.1, 2.18182 --> 2.18182, 2.1 --> 2.1, 2.22222 --> 2.22222, 2 --> 2, 2 --> 2, 3.27586 --> 3.27586, 3.68421 --> 2.94737, 2.56757 --> 2.56757 )
[LOG] Overall execution time: 16 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.31 sec (Real time) / 16.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.04 sec (Real time) / 11.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1311 14 53 1 1227
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 24.57 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 946 new AND gates.
[LOG] Size before ABC: 1145 AND gates.
[LOG] Size after ABC: 946 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 23.77/23 sec (0.31/0 sec, 0.14/0 sec, 0.03/0 sec, 0.24/0 sec, 0.34/1 sec, 0.09/0 sec, 0.12/0 sec, 0.12/0 sec, 0.08/0 sec, 0.16/0 sec, 0.12/0 sec, 0.22/1 sec, 0.25/0 sec, 0.26/0 sec, 0.25/0 sec, 0.27/1 sec, 0.34/0 sec, 3.23/3 sec, 2.52/3 sec, 0.71/0 sec, 0.68/1 sec, 0.77/1 sec, 0.76/1 sec, 0.78/0 sec, 0.52/1 sec, 0.62/0 sec, 0.62/1 sec, 0.56/1 sec, 0.76/0 sec, 0.81/1 sec, 0.86/1 sec, 0.93/1 sec, 0.94/1 sec, 0.92/1 sec, 0.85/1 sec, 0.54/0 sec, 1.12/1 sec, 0.93/1 sec )
[LOG] Nr of iterations: 773 (7, 3, 8, 37, 52, 16, 7, 9, 10, 15, 20, 11, 12, 20, 40, 26, 67, 38, 47, 4, 1, 4, 26, 34, 11, 6, 8, 8, 7, 17, 10, 9, 14, 25, 18, 63, 23, 40 )
[LOG] Total clause computation time: 4.41/5 sec (0.11/0.11 sec, 0.13/0.13 sec, 0/0 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.45/0.45 sec, 0.48/0.48 sec, 0.55/0.55 sec, 0.53/0.53 sec, 0.1/0.1 sec, 0.16/0.16 sec, 0.28/0.28 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.17/0.17 sec, 0.35/0.35 sec, 0.31/0.31 sec )
[LOG] Total clause minimization time: 18.89/17 sec (0.18/0.18 sec, 0/0 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.24/0.24 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.19/0.19 sec, 0.21/0.21 sec, 0.21/0.21 sec, 0.21/0.21 sec, 0.23/0.23 sec, 0.25/0.25 sec, 2.77/2.77 sec, 2.03/2.03 sec, 0.15/0.15 sec, 0.14/0.14 sec, 0.66/0.66 sec, 0.59/0.59 sec, 0.49/0.49 sec, 0.49/0.49 sec, 0.59/0.59 sec, 0.58/0.58 sec, 0.52/0.52 sec, 0.72/0.72 sec, 0.76/0.76 sec, 0.82/0.82 sec, 0.89/0.89 sec, 0.9/0.9 sec, 0.88/0.88 sec, 0.8/0.8 sec, 0.36/0.36 sec, 0.76/0.76 sec, 0.61/0.61 sec )
[LOG] Total clause size reduction: 141240 --> 2542 (3132 --> 17, 1042 --> 6, 3605 --> 10, 17460 --> 208, 24327 --> 321, 5670 --> 28, 2208 --> 10, 2840 --> 14, 3087 --> 15, 4606 --> 41, 6023 --> 44, 3050 --> 22, 3223 --> 27, 5320 --> 57, 10413 --> 128, 6450 --> 70, 16962 --> 262, 9324 --> 179, 11546 --> 175, 9 --> 9, 1 --> 1, 4 --> 4, 87 --> 83, 127 --> 99, 16 --> 16, 10 --> 10, 14 --> 14, 12 --> 12, 13 --> 13, 36 --> 36, 22 --> 22, 20 --> 20, 31 --> 31, 57 --> 57, 38 --> 38, 235 --> 235, 85 --> 73, 135 --> 135 )
[LOG] Average clause size reduction: 182.717 --> 3.28849 (447.429 --> 2.42857, 347.333 --> 2, 450.625 --> 1.25, 471.892 --> 5.62162, 467.827 --> 6.17308, 354.375 --> 1.75, 315.429 --> 1.42857, 315.556 --> 1.55556, 308.7 --> 1.5, 307.067 --> 2.73333, 301.15 --> 2.2, 277.273 --> 2, 268.583 --> 2.25, 266 --> 2.85, 260.325 --> 3.2, 248.077 --> 2.69231, 253.164 --> 3.91045, 245.368 --> 4.71053, 245.66 --> 3.7234, 2.25 --> 2.25, 1 --> 1, 1 --> 1, 3.34615 --> 3.19231, 3.73529 --> 2.91176, 1.45455 --> 1.45455, 1.66667 --> 1.66667, 1.75 --> 1.75, 1.5 --> 1.5, 1.85714 --> 1.85714, 2.11765 --> 2.11765, 2.2 --> 2.2, 2.22222 --> 2.22222, 2.21429 --> 2.21429, 2.28 --> 2.28, 2.11111 --> 2.11111, 3.73016 --> 3.73016, 3.69565 --> 3.17391, 3.375 --> 3.375 )
[LOG] Overall execution time: 24.58 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 24.91 sec (Real time) / 24.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.85 sec (Real time) / 8.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1546 15 56 1 1456
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 32.15 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 1101 new AND gates.
[LOG] Size before ABC: 1312 AND gates.
[LOG] Size after ABC: 1100 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.38/31 sec (0.04/0 sec, 0.17/0 sec, 0.03/0 sec, 0.31/0 sec, 0.33/1 sec, 0.17/0 sec, 0.18/0 sec, 0.18/0 sec, 0.22/0 sec, 0.33/1 sec, 0.13/0 sec, 0.09/0 sec, 0.18/0 sec, 0.21/0 sec, 0.29/1 sec, 0.17/0 sec, 1.02/1 sec, 0.66/0 sec, 3.04/3 sec, 2.83/3 sec, 0.87/1 sec, 1.03/1 sec, 0.74/1 sec, 0.98/1 sec, 0.92/1 sec, 1.36/1 sec, 1.06/1 sec, 1/1 sec, 1.44/2 sec, 0.88/1 sec, 1/1 sec, 0.88/0 sec, 1/1 sec, 1.02/1 sec, 1.1/2 sec, 0.91/0 sec, 0.86/1 sec, 1.42/2 sec, 1.25/1 sec, 1.08/1 sec )
[LOG] Nr of iterations: 916 (10, 7, 3, 39, 35, 16, 10, 9, 9, 18, 12, 7, 11, 16, 22, 13, 140, 65, 63, 37, 6, 5, 1, 21, 17, 10, 8, 7, 7, 12, 11, 6, 10, 13, 17, 11, 97, 60, 23, 32 )
[LOG] Total clause computation time: 5.65/6 sec (0/0 sec, 0.15/0.15 sec, 0/0 sec, 0.14/0.14 sec, 0.09/0.09 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.22/0.22 sec, 0.1/0.1 sec, 0.35/0.35 sec, 0.53/0.53 sec, 0.7/0.7 sec, 0.87/0.87 sec, 0.15/0.15 sec, 0.19/0.19 sec, 0.27/0.27 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.26/0.26 sec, 0.06/0.06 sec, 0.41/0.41 sec, 0.47/0.47 sec )
[LOG] Total clause minimization time: 25.14/25 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.16/0.16 sec, 0.23/0.23 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.2/0.2 sec, 0.3/0.3 sec, 0.09/0.09 sec, 0.05/0.05 sec, 0.15/0.15 sec, 0.18/0.18 sec, 0.26/0.26 sec, 0.13/0.13 sec, 0.79/0.79 sec, 0.54/0.54 sec, 2.67/2.67 sec, 2.27/2.27 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.58/0.58 sec, 0.77/0.77 sec, 0.63/0.63 sec, 1.32/1.32 sec, 1/1 sec, 0.95/0.95 sec, 1.36/1.36 sec, 0.82/0.82 sec, 0.93/0.93 sec, 0.8/0.8 sec, 0.95/0.95 sec, 0.94/0.94 sec, 1.04/1.04 sec, 0.86/0.86 sec, 0.6/0.6 sec, 1.35/1.35 sec, 0.82/0.82 sec, 0.6/0.6 sec )
[LOG] Total clause size reduction: 174857 --> 3244 (5022 --> 29, 3342 --> 12, 1102 --> 5, 19798 --> 212, 17442 --> 226, 6075 --> 26, 3546 --> 18, 3048 --> 15, 2952 --> 14, 6035 --> 59, 3773 --> 20, 1986 --> 11, 3190 --> 23, 4605 --> 47, 6174 --> 52, 3372 --> 26, 38920 --> 714, 17344 --> 209, 16492 --> 325, 9540 --> 140, 12 --> 12, 8 --> 8, 1 --> 1, 70 --> 63, 44 --> 43, 14 --> 14, 14 --> 14, 11 --> 11, 10 --> 10, 22 --> 22, 20 --> 20, 11 --> 11, 23 --> 23, 26 --> 26, 34 --> 34, 22 --> 22, 379 --> 360, 181 --> 176, 85 --> 79, 112 --> 112 )
[LOG] Average clause size reduction: 190.892 --> 3.54148 (502.2 --> 2.9, 477.429 --> 1.71429, 367.333 --> 1.66667, 507.641 --> 5.4359, 498.343 --> 6.45714, 379.688 --> 1.625, 354.6 --> 1.8, 338.667 --> 1.66667, 328 --> 1.55556, 335.278 --> 3.27778, 314.417 --> 1.66667, 283.714 --> 1.57143, 290 --> 2.09091, 287.812 --> 2.9375, 280.636 --> 2.36364, 259.385 --> 2, 278 --> 5.1, 266.831 --> 3.21538, 261.778 --> 5.15873, 257.838 --> 3.78378, 2 --> 2, 1.6 --> 1.6, 1 --> 1, 3.33333 --> 3, 2.58824 --> 2.52941, 1.4 --> 1.4, 1.75 --> 1.75, 1.57143 --> 1.57143, 1.42857 --> 1.42857, 1.83333 --> 1.83333, 1.81818 --> 1.81818, 1.83333 --> 1.83333, 2.3 --> 2.3, 2 --> 2, 2 --> 2, 2 --> 2, 3.90722 --> 3.71134, 3.01667 --> 2.93333, 3.69565 --> 3.43478, 3.5 --> 3.5 )
[LOG] Overall execution time: 32.15 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 32.49 sec (Real time) / 32.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.00 sec (Real time) / 10.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1742 16 59 1 1648
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 42.99 sec CPU time.
[LOG] Relation determinization time: 43 sec real time.
[LOG] Final circuit size: 1374 new AND gates.
[LOG] Size before ABC: 1614 AND gates.
[LOG] Size after ABC: 1374 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 41.94/42 sec (0.24/0 sec, 0.04/0 sec, 0.03/0 sec, 0.5/1 sec, 0.44/0 sec, 0.13/0 sec, 0.27/0 sec, 0.17/1 sec, 0.16/0 sec, 0.34/0 sec, 0.23/0 sec, 0.15/1 sec, 0.27/0 sec, 0.26/0 sec, 0.23/0 sec, 0.33/1 sec, 1.17/1 sec, 0.43/0 sec, 0.67/1 sec, 4.97/5 sec, 3.5/3 sec, 1.64/2 sec, 1.64/2 sec, 1.25/1 sec, 1.27/1 sec, 1.26/2 sec, 1.04/1 sec, 1.01/1 sec, 1.34/1 sec, 1.29/1 sec, 1.25/1 sec, 1.71/2 sec, 1.26/1 sec, 1.27/2 sec, 1.22/1 sec, 1.24/1 sec, 1.2/1 sec, 1.03/1 sec, 1.53/2 sec, 1.4/1 sec, 1.41/2 sec, 1.15/1 sec )
[LOG] Nr of iterations: 1072 (11, 9, 6, 29, 37, 8, 13, 9, 7, 13, 11, 13, 18, 20, 14, 18, 173, 56, 65, 52, 38, 8, 7, 4, 18, 15, 6, 11, 7, 5, 12, 10, 9, 13, 17, 11, 16, 122, 52, 61, 19, 29 )
[LOG] Total clause computation time: 6.17/7 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.25/0.25 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.62/0.62 sec, 0.46/0.46 sec, 0.73/0.73 sec, 0.77/0.77 sec, 0.17/0.17 sec, 0.32/0.32 sec, 0.38/0.38 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.27/0.27 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.55/0.55 sec, 0.39/0.39 sec )
[LOG] Total clause minimization time: 35.06/34 sec (0.22/0.22 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.37/0.37 sec, 0.32/0.32 sec, 0.1/0.1 sec, 0.23/0.23 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.32/0.32 sec, 0.18/0.18 sec, 0.12/0.12 sec, 0.22/0.22 sec, 0.21/0.21 sec, 0.18/0.18 sec, 0.29/0.29 sec, 0.89/0.89 sec, 0.35/0.35 sec, 0.58/0.58 sec, 4.33/4.33 sec, 3.01/3.01 sec, 0.9/0.9 sec, 0.86/0.86 sec, 1.06/1.06 sec, 0.94/0.94 sec, 0.86/0.86 sec, 0.98/0.98 sec, 0.97/0.97 sec, 1.27/1.27 sec, 1.2/1.2 sec, 1.19/1.19 sec, 1.65/1.65 sec, 1.2/1.2 sec, 1.21/1.21 sec, 1.13/1.13 sec, 1.16/1.16 sec, 1.16/1.16 sec, 0.75/0.75 sec, 1.47/1.47 sec, 1.32/1.32 sec, 0.83/0.83 sec, 0.74/0.74 sec )
[LOG] Total clause size reduction: 209853 --> 3858 (5920 --> 27, 4728 --> 24, 2925 --> 9, 15540 --> 142, 19692 --> 272, 3017 --> 11, 5040 --> 22, 3256 --> 12, 2370 --> 11, 4572 --> 24, 3690 --> 19, 4284 --> 31, 5865 --> 46, 6327 --> 49, 4173 --> 31, 5236 --> 39, 52804 --> 932, 16170 --> 181, 18240 --> 223, 14280 --> 262, 10323 --> 139, 20 --> 20, 13 --> 13, 7 --> 7, 49 --> 47, 35 --> 33, 9 --> 9, 19 --> 19, 10 --> 10, 8 --> 8, 24 --> 24, 19 --> 19, 17 --> 17, 27 --> 27, 38 --> 38, 23 --> 23, 35 --> 35, 533 --> 500, 165 --> 164, 194 --> 194, 73 --> 62, 83 --> 83 )
[LOG] Average clause size reduction: 195.758 --> 3.59888 (538.182 --> 2.45455, 525.333 --> 2.66667, 487.5 --> 1.5, 535.862 --> 4.89655, 532.216 --> 7.35135, 377.125 --> 1.375, 387.692 --> 1.69231, 361.778 --> 1.33333, 338.571 --> 1.57143, 351.692 --> 1.84615, 335.455 --> 1.72727, 329.538 --> 2.38462, 325.833 --> 2.55556, 316.35 --> 2.45, 298.071 --> 2.21429, 290.889 --> 2.16667, 305.225 --> 5.38728, 288.75 --> 3.23214, 280.615 --> 3.43077, 274.615 --> 5.03846, 271.658 --> 3.65789, 2.5 --> 2.5, 1.85714 --> 1.85714, 1.75 --> 1.75, 2.72222 --> 2.61111, 2.33333 --> 2.2, 1.5 --> 1.5, 1.72727 --> 1.72727, 1.42857 --> 1.42857, 1.6 --> 1.6, 2 --> 2, 1.9 --> 1.9, 1.88889 --> 1.88889, 2.07692 --> 2.07692, 2.23529 --> 2.23529, 2.09091 --> 2.09091, 2.1875 --> 2.1875, 4.36885 --> 4.09836, 3.17308 --> 3.15385, 3.18033 --> 3.18033, 3.84211 --> 3.26316, 2.86207 --> 2.86207 )
[LOG] Overall execution time: 42.99 sec CPU time.
[LOG] Overall execution time: 43 sec real time.
Synthesis time: 43.40 sec (Real time) / 43.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.00 sec (Real time) / 14.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2056 17 62 1 1956
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 50.82 sec CPU time.
[LOG] Relation determinization time: 51 sec real time.
[LOG] Final circuit size: 1445 new AND gates.
[LOG] Size before ABC: 1736 AND gates.
[LOG] Size after ABC: 1445 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 49.48/50 sec (0.1/0 sec, 0.09/0 sec, 0.05/0 sec, 0.69/1 sec, 0.64/1 sec, 0.16/0 sec, 0.25/0 sec, 0.26/0 sec, 0.18/1 sec, 0.24/0 sec, 0.16/0 sec, 0.23/0 sec, 0.2/0 sec, 0.26/1 sec, 0.3/0 sec, 0.69/1 sec, 1.39/1 sec, 0.7/1 sec, 0.81/1 sec, 0.57/0 sec, 4.83/5 sec, 3.85/4 sec, 1.9/2 sec, 1.89/2 sec, 1.45/1 sec, 1.35/1 sec, 1.34/2 sec, 1.18/1 sec, 1.28/1 sec, 1.26/1 sec, 1.08/2 sec, 1.57/1 sec, 1.36/1 sec, 1.34/2 sec, 2.06/2 sec, 1.34/1 sec, 1.56/2 sec, 1.23/1 sec, 1.46/1 sec, 1.33/2 sec, 1.83/2 sec, 1.72/1 sec, 1.6/2 sec, 1.7/2 sec )
[LOG] Nr of iterations: 1181 (18, 15, 5, 46, 25, 9, 8, 12, 10, 11, 6, 17, 15, 15, 11, 17, 129, 63, 72, 17, 118, 31, 9, 11, 4, 24, 12, 8, 7, 11, 7, 10, 5, 13, 13, 10, 10, 9, 104, 50, 70, 14, 86, 24 )
[LOG] Total clause computation time: 6.32/4 sec (0.07/0.07 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.22/0.22 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.3/0.3 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.32/0.32 sec, 0.59/0.59 sec, 0.8/0.8 sec, 0.7/0.7 sec, 0.19/0.19 sec, 0.42/0.42 sec, 0.35/0.35 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.38/0.38 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.22/0.22 sec, 0.43/0.43 sec )
[LOG] Total clause minimization time: 42.07/44 sec (0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0.44/0.44 sec, 0.54/0.54 sec, 0.11/0.11 sec, 0.21/0.21 sec, 0.22/0.22 sec, 0.14/0.14 sec, 0.18/0.18 sec, 0.11/0.11 sec, 0.15/0.15 sec, 0.15/0.15 sec, 0.18/0.18 sec, 0.22/0.22 sec, 0.61/0.61 sec, 1.06/1.06 sec, 0.59/0.59 sec, 0.73/0.73 sec, 0.47/0.47 sec, 4.47/4.47 sec, 3.22/3.22 sec, 1.08/1.08 sec, 1.17/1.17 sec, 1.24/1.24 sec, 0.91/0.91 sec, 0.97/0.97 sec, 1.1/1.1 sec, 1.22/1.22 sec, 1.2/1.2 sec, 1.03/1.03 sec, 1.48/1.48 sec, 1.28/1.28 sec, 1.27/1.27 sec, 2/2 sec, 1.27/1.27 sec, 1.48/1.48 sec, 1.17/1.17 sec, 1.06/1.06 sec, 1.26/1.26 sec, 1.76/1.76 sec, 1.65/1.65 sec, 1.36/1.36 sec, 1.25/1.25 sec )
[LOG] Total clause size reduction: 242950 --> 4087 (10642 --> 65, 8750 --> 40, 2476 --> 8, 26505 --> 360, 13944 --> 97, 3656 --> 11, 3122 --> 10, 4763 --> 19, 3789 --> 17, 4070 --> 18, 1975 --> 8, 6128 --> 39, 5194 --> 30, 5026 --> 34, 3470 --> 22, 5360 --> 48, 42752 --> 729, 19902 --> 180, 21868 --> 249, 4784 --> 43, 34398 --> 508, 8790 --> 107, 21 --> 21, 26 --> 25, 8 --> 8, 78 --> 67, 31 --> 29, 11 --> 11, 10 --> 10, 19 --> 19, 11 --> 11, 18 --> 18, 8 --> 8, 25 --> 24, 24 --> 24, 18 --> 18, 22 --> 21, 19 --> 19, 475 --> 393, 127 --> 126, 231 --> 229, 34 --> 33, 305 --> 266, 65 --> 65 )
[LOG] Average clause size reduction: 205.715 --> 3.46063 (591.222 --> 3.61111, 583.333 --> 2.66667, 495.2 --> 1.6, 576.196 --> 7.82609, 557.76 --> 3.88, 406.222 --> 1.22222, 390.25 --> 1.25, 396.917 --> 1.58333, 378.9 --> 1.7, 370 --> 1.63636, 329.167 --> 1.33333, 360.471 --> 2.29412, 346.267 --> 2, 335.067 --> 2.26667, 315.455 --> 2, 315.294 --> 2.82353, 331.411 --> 5.65116, 315.905 --> 2.85714, 303.722 --> 3.45833, 281.412 --> 2.52941, 291.508 --> 4.30508, 283.548 --> 3.45161, 2.33333 --> 2.33333, 2.36364 --> 2.27273, 2 --> 2, 3.25 --> 2.79167, 2.58333 --> 2.41667, 1.375 --> 1.375, 1.42857 --> 1.42857, 1.72727 --> 1.72727, 1.57143 --> 1.57143, 1.8 --> 1.8, 1.6 --> 1.6, 1.92308 --> 1.84615, 1.84615 --> 1.84615, 1.8 --> 1.8, 2.2 --> 2.1, 2.11111 --> 2.11111, 4.56731 --> 3.77885, 2.54 --> 2.52, 3.3 --> 3.27143, 2.42857 --> 2.35714, 3.54651 --> 3.09302, 2.70833 --> 2.70833 )
[LOG] Overall execution time: 50.83 sec CPU time.
[LOG] Overall execution time: 51 sec real time.
Synthesis time: 51.29 sec (Real time) / 51.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.56 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 43.18 sec (Real time) / 43.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2167 18 65 1 2062
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 91.24 sec CPU time.
[LOG] Relation determinization time: 92 sec real time.
[LOG] Final circuit size: 2493 new AND gates.
[LOG] Size before ABC: 3176 AND gates.
[LOG] Size after ABC: 2493 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 89.69/90 sec (0.07/0 sec, 0.06/1 sec, 0.05/0 sec, 0.56/0 sec, 0.44/1 sec, 0.17/0 sec, 0.2/0 sec, 0.63/1 sec, 0.19/0 sec, 0.24/0 sec, 0.3/0 sec, 0.16/1 sec, 0.16/0 sec, 0.25/0 sec, 0.19/0 sec, 0.29/0 sec, 1.13/2 sec, 0.7/0 sec, 0.65/1 sec, 0.59/1 sec, 0.51/0 sec, 4.87/5 sec, 7.73/8 sec, 4.04/4 sec, 3.63/3 sec, 2.45/3 sec, 2.58/2 sec, 2.56/3 sec, 3.23/3 sec, 2.37/3 sec, 3.7/3 sec, 3.05/3 sec, 2.67/3 sec, 3.83/4 sec, 2.93/3 sec, 2.64/2 sec, 3.16/4 sec, 3.53/3 sec, 3.23/3 sec, 3.01/3 sec, 3.11/3 sec, 3.78/4 sec, 2.3/2 sec, 2.82/3 sec, 2.88/3 sec, 2.05/2 sec )
[LOG] Nr of iterations: 1571 (17, 8, 9, 38, 29, 7, 12, 10, 8, 9, 17, 14, 10, 17, 9, 17, 130, 67, 53, 18, 19, 320, 36, 8, 5, 4, 15, 16, 6, 7, 7, 6, 8, 11, 7, 9, 13, 7, 14, 116, 65, 51, 14, 17, 267, 24 )
[LOG] Total clause computation time: 13.24/14 sec (0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.17/0.17 sec, 0.14/0.14 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.19/0.19 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.62/0.62 sec, 1.57/1.57 sec, 1.82/1.82 sec, 1.55/1.55 sec, 0.52/0.52 sec, 1.08/1.08 sec, 0.79/0.79 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.17/0.17 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.16/0.16 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.21/0.21 sec, 1.06/1.06 sec, 0.05/0.05 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.17/0.17 sec, 0.64/0.64 sec, 0.98/0.98 sec )
[LOG] Total clause minimization time: 75.25/75 sec (0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.36/0.36 sec, 0.28/0.28 sec, 0.14/0.14 sec, 0.17/0.17 sec, 0.56/0.56 sec, 0.16/0.16 sec, 0.17/0.17 sec, 0.23/0.23 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.19/0.19 sec, 0.1/0.1 sec, 0.25/0.25 sec, 0.91/0.91 sec, 0.58/0.58 sec, 0.56/0.56 sec, 0.52/0.52 sec, 0.39/0.39 sec, 4.2/4.2 sec, 6.12/6.12 sec, 2.19/2.19 sec, 2.06/2.06 sec, 1.91/1.91 sec, 1.47/1.47 sec, 1.73/1.73 sec, 3.12/3.12 sec, 2.28/2.28 sec, 3.51/3.51 sec, 2.99/2.99 sec, 2.58/2.58 sec, 3.72/3.72 sec, 2.74/2.74 sec, 2.55/2.55 sec, 3.07/3.07 sec, 3.43/3.43 sec, 3/3 sec, 1.92/1.92 sec, 3.04/3.04 sec, 3.62/3.62 sec, 2.22/2.22 sec, 2.63/2.63 sec, 2.22/2.22 sec, 1.05/1.05 sec )
[LOG] Total clause size reduction: 320030 --> 7610 (10560 --> 60, 4613 --> 19, 5224 --> 14, 23051 --> 291, 17220 --> 189, 2898 --> 9, 5192 --> 19, 4131 --> 16, 3129 --> 14, 3464 --> 14, 6736 --> 39, 5317 --> 56, 3573 --> 20, 6160 --> 38, 2984 --> 17, 5776 --> 39, 46440 --> 717, 22968 --> 225, 17420 --> 166, 5474 --> 47, 5634 --> 46, 98252 --> 2515, 10745 --> 162, 20 --> 20, 10 --> 10, 4 --> 4, 39 --> 38, 47 --> 45, 9 --> 9, 11 --> 11, 10 --> 10, 9 --> 9, 14 --> 14, 18 --> 18, 12 --> 12, 20 --> 20, 26 --> 26, 14 --> 14, 29 --> 29, 598 --> 562, 216 --> 216, 161 --> 161, 33 --> 33, 41 --> 41, 1652 --> 1500, 76 --> 76 )
[LOG] Average clause size reduction: 203.711 --> 4.84405 (621.176 --> 3.52941, 576.625 --> 2.375, 580.444 --> 1.55556, 606.605 --> 7.65789, 593.793 --> 6.51724, 414 --> 1.28571, 432.667 --> 1.58333, 413.1 --> 1.6, 391.125 --> 1.75, 384.889 --> 1.55556, 396.235 --> 2.29412, 379.786 --> 4, 357.3 --> 2, 362.353 --> 2.23529, 331.556 --> 1.88889, 339.765 --> 2.29412, 357.231 --> 5.51538, 342.806 --> 3.35821, 328.679 --> 3.13208, 304.111 --> 2.61111, 296.526 --> 2.42105, 307.038 --> 7.85938, 298.472 --> 4.5, 2.5 --> 2.5, 2 --> 2, 1 --> 1, 2.6 --> 2.53333, 2.9375 --> 2.8125, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.42857 --> 1.42857, 1.5 --> 1.5, 1.75 --> 1.75, 1.63636 --> 1.63636, 1.71429 --> 1.71429, 2.22222 --> 2.22222, 2 --> 2, 2 --> 2, 2.07143 --> 2.07143, 5.15517 --> 4.84483, 3.32308 --> 3.32308, 3.15686 --> 3.15686, 2.35714 --> 2.35714, 2.41176 --> 2.41176, 6.18727 --> 5.61798, 3.16667 --> 3.16667 )
[LOG] Overall execution time: 91.24 sec CPU time.
[LOG] Overall execution time: 92 sec real time.
Synthesis time: 91.80 sec (Real time) / 91.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.91 sec (Real time) / 0.91 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.25 sec (Real time) / 24.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 3255 19 68 1 3145
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 75.05 sec CPU time.
[LOG] Relation determinization time: 76 sec real time.
[LOG] Final circuit size: 1629 new AND gates.
[LOG] Size before ABC: 1915 AND gates.
[LOG] Size after ABC: 1629 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 73/73 sec (0.06/0 sec, 0.81/1 sec, 0.04/0 sec, 1.14/1 sec, 0.89/1 sec, 0.16/0 sec, 0.4/0 sec, 0.36/1 sec, 0.3/0 sec, 0.3/0 sec, 0.21/1 sec, 0.37/0 sec, 0.16/0 sec, 0.42/1 sec, 0.39/0 sec, 0.54/1 sec, 0.86/0 sec, 0.36/1 sec, 0.55/0 sec, 0.31/1 sec, 0.34/0 sec, 0.66/1 sec, 2.85/3 sec, 3.18/3 sec, 2.64/2 sec, 3.96/4 sec, 1.95/2 sec, 1.93/2 sec, 2.23/3 sec, 3.03/3 sec, 2.77/2 sec, 1.92/2 sec, 2.85/3 sec, 1.94/2 sec, 1.98/2 sec, 2.44/2 sec, 2.48/3 sec, 2.45/2 sec, 2.08/2 sec, 2.62/3 sec, 2.24/2 sec, 2.06/2 sec, 2.08/2 sec, 2.69/3 sec, 2.36/3 sec, 1.88/1 sec, 2.34/3 sec, 2.42/2 sec )
[LOG] Nr of iterations: 1268 (12, 7, 5, 37, 37, 7, 8, 16, 9, 16, 12, 12, 6, 12, 13, 10, 66, 22, 62, 14, 13, 17, 144, 156, 8, 6, 2, 30, 13, 5, 6, 13, 7, 14, 7, 10, 4, 10, 12, 8, 59, 14, 58, 9, 12, 11, 107, 130 )
[LOG] Total clause computation time: 6.68/5 sec (0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.39/0.39 sec, 0.22/0.22 sec, 0/0 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.19/0.19 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.47/0.47 sec, 0.48/0.48 sec, 0.27/0.27 sec, 0.31/0.31 sec, 0.31/0.31 sec, 0.51/0.51 sec, 0.52/0.52 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.16/0.16 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.56/0.56 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.26/0.26 sec, 0.29/0.29 sec )
[LOG] Total clause minimization time: 64.86/67 sec (0.01/0.01 sec, 0.78/0.78 sec, 0.01/0.01 sec, 0.72/0.72 sec, 0.64/0.64 sec, 0.13/0.13 sec, 0.33/0.33 sec, 0.29/0.29 sec, 0.24/0.24 sec, 0.24/0.24 sec, 0.16/0.16 sec, 0.33/0.33 sec, 0.1/0.1 sec, 0.3/0.3 sec, 0.32/0.32 sec, 0.49/0.49 sec, 0.63/0.63 sec, 0.27/0.27 sec, 0.48/0.48 sec, 0.23/0.23 sec, 0.26/0.26 sec, 0.56/0.56 sec, 2.33/2.33 sec, 2.65/2.65 sec, 2.34/2.34 sec, 3.62/3.62 sec, 1.62/1.62 sec, 1.39/1.39 sec, 1.68/1.68 sec, 2.92/2.92 sec, 2.67/2.67 sec, 1.83/1.83 sec, 2.77/2.77 sec, 1.8/1.8 sec, 1.87/1.87 sec, 2.34/2.34 sec, 2.36/2.36 sec, 2.26/2.26 sec, 1.98/1.98 sec, 2.51/2.51 sec, 1.65/1.65 sec, 1.98/1.98 sec, 1.95/1.95 sec, 2.6/2.6 sec, 2.25/2.25 sec, 1.82/1.82 sec, 2.04/2.04 sec, 2.11/2.11 sec )
[LOG] Total clause size reduction: 277026 --> 4399 (7634 --> 17, 4158 --> 8, 2748 --> 6, 23652 --> 276, 23364 --> 203, 3054 --> 10, 3486 --> 12, 7275 --> 28, 3784 --> 14, 6885 --> 29, 4917 --> 34, 4785 --> 25, 2115 --> 15, 4521 --> 21, 4788 --> 23, 3483 --> 20, 25090 --> 356, 7854 --> 57, 22082 --> 185, 4537 --> 39, 4032 --> 28, 5232 --> 50, 46046 --> 705, 49755 --> 636, 10 --> 10, 8 --> 8, 2 --> 2, 151 --> 130, 35 --> 34, 7 --> 7, 9 --> 9, 19 --> 19, 11 --> 11, 25 --> 25, 13 --> 13, 19 --> 19, 8 --> 8, 17 --> 17, 23 --> 23, 16 --> 16, 269 --> 239, 29 --> 29, 166 --> 166, 21 --> 21, 28 --> 28, 25 --> 25, 434 --> 339, 404 --> 404 )
[LOG] Average clause size reduction: 218.475 --> 3.46924 (636.167 --> 1.41667, 594 --> 1.14286, 549.6 --> 1.2, 639.243 --> 7.45946, 631.459 --> 5.48649, 436.286 --> 1.42857, 435.75 --> 1.5, 454.688 --> 1.75, 420.444 --> 1.55556, 430.312 --> 1.8125, 409.75 --> 2.83333, 398.75 --> 2.08333, 352.5 --> 2.5, 376.75 --> 1.75, 368.308 --> 1.76923, 348.3 --> 2, 380.152 --> 5.39394, 357 --> 2.59091, 356.161 --> 2.98387, 324.071 --> 2.78571, 310.154 --> 2.15385, 307.765 --> 2.94118, 319.764 --> 4.89583, 318.942 --> 4.07692, 1.25 --> 1.25, 1.33333 --> 1.33333, 1 --> 1, 5.03333 --> 4.33333, 2.69231 --> 2.61538, 1.4 --> 1.4, 1.5 --> 1.5, 1.46154 --> 1.46154, 1.57143 --> 1.57143, 1.78571 --> 1.78571, 1.85714 --> 1.85714, 1.9 --> 1.9, 2 --> 2, 1.7 --> 1.7, 1.91667 --> 1.91667, 2 --> 2, 4.55932 --> 4.05085, 2.07143 --> 2.07143, 2.86207 --> 2.86207, 2.33333 --> 2.33333, 2.33333 --> 2.33333, 2.27273 --> 2.27273, 4.05607 --> 3.16822, 3.10769 --> 3.10769 )
[LOG] Overall execution time: 75.06 sec CPU time.
[LOG] Overall execution time: 76 sec real time.
Synthesis time: 75.50 sec (Real time) / 75.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.59 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 31.70 sec (Real time) / 31.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2431 20 71 1 2316
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 105 new AND gates.
[LOG] Size before ABC: 123 AND gates.
[LOG] Size after ABC: 104 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 90 (15, 15, 3, 2, 15, 4, 12, 12, 2, 1, 8, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.06/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 5816 --> 180 (1862 --> 33, 1750 --> 36, 222 --> 3, 109 --> 0, 1498 --> 34, 306 --> 5, 25 --> 25, 28 --> 28, 3 --> 3, 0 --> 0, 12 --> 12, 1 --> 1 )
[LOG] Average clause size reduction: 64.6222 --> 2 (124.133 --> 2.2, 116.667 --> 2.4, 74 --> 1, 54.5 --> 0, 99.8667 --> 2.26667, 76.5 --> 1.25, 2.08333 --> 2.08333, 2.33333 --> 2.33333, 1.5 --> 1.5, 0 --> 0, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 276 5 23 1 243
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.47 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 314 new AND gates.
[LOG] Size before ABC: 347 AND gates.
[LOG] Size after ABC: 314 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.43/0 sec (0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.01/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 210 (28, 37, 6, 6, 5, 22, 9, 22, 34, 4, 5, 3, 21, 8 )
[LOG] Total clause computation time: 0.08/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.33/0 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 16006 --> 597 (4509 --> 105, 5724 --> 128, 710 --> 10, 655 --> 7, 512 --> 7, 2646 --> 55, 968 --> 20, 74 --> 62, 115 --> 110, 7 --> 7, 7 --> 7, 4 --> 4, 55 --> 55, 20 --> 20 )
[LOG] Average clause size reduction: 76.219 --> 2.84286 (161.036 --> 3.75, 154.703 --> 3.45946, 118.333 --> 1.66667, 109.167 --> 1.16667, 102.4 --> 1.4, 120.273 --> 2.5, 107.556 --> 2.22222, 3.36364 --> 2.81818, 3.38235 --> 3.23529, 1.75 --> 1.75, 1.4 --> 1.4, 1.33333 --> 1.33333, 2.61905 --> 2.61905, 2.5 --> 2.5 )
[LOG] Overall execution time: 0.47 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.08 sec (Real time) / 1.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 521 6 26 1 482
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.6 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 433 new AND gates.
[LOG] Size before ABC: 507 AND gates.
[LOG] Size after ABC: 432 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.54/1 sec (0.06/0 sec, 0.08/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.04/0 sec, 0.15/0 sec, 0.1/0 sec, 0.01/0 sec, 0.12/0 sec, 0.11/0 sec, 0.1/1 sec, 0.11/0 sec, 0.11/0 sec, 0.14/0 sec, 0.15/0 sec, 0.1/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 283 (38, 52, 7, 7, 6, 13, 5, 31, 2, 28, 39, 4, 4, 5, 8, 3, 30, 1 )
[LOG] Total clause computation time: 0.5/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0/0 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 1/1 sec (0.04/0.04 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0.1/0.1 sec, 0.04/0.04 sec, 0/0 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 27577 --> 1012 (7622 --> 182, 10098 --> 246, 1050 --> 15, 960 --> 14, 755 --> 10, 1728 --> 36, 572 --> 8, 4230 --> 101, 136 --> 2, 118 --> 101, 158 --> 147, 7 --> 7, 6 --> 6, 10 --> 10, 19 --> 19, 5 --> 5, 101 --> 101, 2 --> 2 )
[LOG] Average clause size reduction: 97.4452 --> 3.57597 (200.579 --> 4.78947, 194.192 --> 4.73077, 150 --> 2.14286, 137.143 --> 2, 125.833 --> 1.66667, 132.923 --> 2.76923, 114.4 --> 1.6, 136.452 --> 3.25806, 68 --> 1, 4.21429 --> 3.60714, 4.05128 --> 3.76923, 1.75 --> 1.75, 1.5 --> 1.5, 2 --> 2, 2.375 --> 2.375, 1.66667 --> 1.66667, 3.36667 --> 3.36667, 2 --> 2 )
[LOG] Overall execution time: 1.6 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.87 sec (Real time) / 1.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.33 sec (Real time) / 2.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 678 7 30 1 633
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 8.64 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 795 new AND gates.
[LOG] Size before ABC: 925 AND gates.
[LOG] Size after ABC: 793 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.43/9 sec (0.02/0 sec, 0.01/0 sec, 0.18/0 sec, 0.11/1 sec, 0.06/0 sec, 0.07/0 sec, 0.33/0 sec, 0.3/0 sec, 0.41/1 sec, 0.51/0 sec, 0.55/1 sec, 0.67/0 sec, 0.55/1 sec, 0.6/1 sec, 0.58/0 sec, 0.7/1 sec, 0.6/1 sec, 0.67/0 sec, 0.77/1 sec, 0.74/1 sec )
[LOG] Nr of iterations: 475 (2, 3, 55, 24, 14, 12, 36, 29, 44, 31, 1, 1, 52, 19, 12, 11, 35, 27, 37, 30 )
[LOG] Total clause computation time: 1.53/1 sec (0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.14/0.14 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.18/0.18 sec, 0.19/0.19 sec, 0.08/0.08 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 6.83/7 sec (0.01/0.01 sec, 0/0 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.21/0.21 sec, 0.23/0.23 sec, 0.3/0.3 sec, 0.42/0.42 sec, 0.44/0.44 sec, 0.54/0.54 sec, 0.41/0.41 sec, 0.54/0.54 sec, 0.52/0.52 sec, 0.66/0.66 sec, 0.42/0.42 sec, 0.48/0.48 sec, 0.68/0.68 sec, 0.66/0.66 sec )
[LOG] Total clause size reduction: 43471 --> 1745 (276 --> 1, 516 --> 5, 11556 --> 240, 4692 --> 75, 2483 --> 34, 2002 --> 25, 5740 --> 163, 4368 --> 139, 6493 --> 164, 4500 --> 92, 1 --> 1, 1 --> 1, 225 --> 207, 53 --> 53, 29 --> 28, 25 --> 24, 163 --> 156, 130 --> 124, 126 --> 121, 92 --> 92 )
[LOG] Average clause size reduction: 91.5179 --> 3.67368 (138 --> 0.5, 172 --> 1.66667, 210.109 --> 4.36364, 195.5 --> 3.125, 177.357 --> 2.42857, 166.833 --> 2.08333, 159.444 --> 4.52778, 150.621 --> 4.7931, 147.568 --> 3.72727, 145.161 --> 2.96774, 1 --> 1, 1 --> 1, 4.32692 --> 3.98077, 2.78947 --> 2.78947, 2.41667 --> 2.33333, 2.27273 --> 2.18182, 4.65714 --> 4.45714, 4.81481 --> 4.59259, 3.40541 --> 3.27027, 3.06667 --> 3.06667 )
[LOG] Overall execution time: 8.64 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.96 sec (Real time) / 8.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.05 sec (Real time) / 14.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1079 8 33 1 1030
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 50.48 sec CPU time.
[LOG] Relation determinization time: 51 sec real time.
[LOG] Final circuit size: 1627 new AND gates.
[LOG] Size before ABC: 1963 AND gates.
[LOG] Size after ABC: 1626 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 49.95/50 sec (0.05/0 sec, 0.03/0 sec, 0.33/0 sec, 0.2/0 sec, 0.26/1 sec, 0.32/0 sec, 0.3/0 sec, 1.21/2 sec, 1.14/1 sec, 5.54/5 sec, 4.36/5 sec, 3.83/3 sec, 2.06/3 sec, 2.55/2 sec, 1.71/2 sec, 1.96/2 sec, 2.52/2 sec, 2.89/3 sec, 2.88/3 sec, 2.9/3 sec, 2.66/3 sec, 3.95/4 sec, 3.41/3 sec, 2.89/3 sec )
[LOG] Nr of iterations: 933 (3, 4, 72, 18, 30, 32, 25, 48, 50, 148, 52, 9, 2, 1, 63, 17, 28, 28, 18, 45, 46, 139, 48, 7 )
[LOG] Total clause computation time: 7.69/5 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.41/0.41 sec, 0.22/0.22 sec, 1.28/1.28 sec, 0.32/0.32 sec, 0.55/0.55 sec, 0.4/0.4 sec, 0.7/0.7 sec, 0.31/0.31 sec, 0.15/0.15 sec, 0.21/0.21 sec, 0.22/0.22 sec, 0.21/0.21 sec, 0.72/0.72 sec, 0.75/0.75 sec, 0.36/0.36 sec, 0.23/0.23 sec, 0.33/0.33 sec )
[LOG] Total clause minimization time: 41.89/45 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.22/0.22 sec, 0.12/0.12 sec, 0.21/0.21 sec, 0.24/0.24 sec, 0.24/0.24 sec, 0.79/0.79 sec, 0.91/0.91 sec, 4.24/4.24 sec, 4.02/4.02 sec, 3.26/3.26 sec, 1.65/1.65 sec, 1.84/1.84 sec, 1.38/1.38 sec, 1.8/1.8 sec, 2.3/2.3 sec, 2.66/2.66 sec, 2.66/2.66 sec, 2.16/2.16 sec, 1.89/1.89 sec, 3.56/3.56 sec, 3.17/3.17 sec, 2.55/2.55 sec )
[LOG] Total clause size reduction: 96233 --> 4206 (640 --> 4, 894 --> 7, 18034 --> 294, 4080 --> 45, 6612 --> 93, 6634 --> 97, 4920 --> 72, 8789 --> 259, 8771 --> 299, 24843 --> 1033, 8568 --> 177, 1336 --> 20, 4 --> 4, 1 --> 1, 233 --> 209, 45 --> 44, 86 --> 86, 81 --> 78, 45 --> 39, 240 --> 219, 268 --> 249, 936 --> 704, 157 --> 157, 16 --> 16 )
[LOG] Average clause size reduction: 103.144 --> 4.50804 (213.333 --> 1.33333, 223.5 --> 1.75, 250.472 --> 4.08333, 226.667 --> 2.5, 220.4 --> 3.1, 207.312 --> 3.03125, 196.8 --> 2.88, 183.104 --> 5.39583, 175.42 --> 5.98, 167.858 --> 6.97973, 164.769 --> 3.40385, 148.444 --> 2.22222, 2 --> 2, 1 --> 1, 3.69841 --> 3.31746, 2.64706 --> 2.58824, 3.07143 --> 3.07143, 2.89286 --> 2.78571, 2.5 --> 2.16667, 5.33333 --> 4.86667, 5.82609 --> 5.41304, 6.73381 --> 5.06475, 3.27083 --> 3.27083, 2.28571 --> 2.28571 )
[LOG] Overall execution time: 50.48 sec CPU time.
[LOG] Overall execution time: 51 sec real time.
Synthesis time: 50.93 sec (Real time) / 50.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 61.00 sec (Real time) / 60.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1956 9 37 1 1899
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 251.55 sec CPU time.
[LOG] Relation determinization time: 252 sec real time.
[LOG] Final circuit size: 2227 new AND gates.
[LOG] Size before ABC: 2716 AND gates.
[LOG] Size after ABC: 2227 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 250.02/250 sec (0.05/0 sec, 0.09/1 sec, 0.99/1 sec, 0.85/0 sec, 1.45/2 sec, 0.9/1 sec, 0.91/1 sec, 1.08/1 sec, 6.29/6 sec, 6.86/7 sec, 19.31/19 sec, 19.24/19 sec, 22.13/23 sec, 11.88/11 sec, 10.91/10 sec, 10.36/11 sec, 12.14/12 sec, 9.57/9 sec, 16.48/17 sec, 12.39/12 sec, 13.42/14 sec, 13.06/13 sec, 12/12 sec, 13.07/13 sec, 18.26/18 sec, 16.33/17 sec )
[LOG] Nr of iterations: 1258 (3, 5, 54, 28, 31, 25, 22, 23, 87, 57, 69, 264, 18, 2, 3, 48, 19, 20, 21, 18, 22, 86, 53, 50, 216, 14 )
[LOG] Total clause computation time: 28.79/31 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.31/0.31 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.15/0.15 sec, 0.06/0.06 sec, 1.66/1.66 sec, 1.05/1.05 sec, 1.27/1.27 sec, 1.83/1.83 sec, 3.06/3.06 sec, 1.65/1.65 sec, 2.57/2.57 sec, 1.28/1.28 sec, 0.94/0.94 sec, 0.8/0.8 sec, 0.5/0.5 sec, 0.49/0.49 sec, 0.48/0.48 sec, 3.62/3.62 sec, 2.61/2.61 sec, 0.79/0.79 sec, 1.61/1.61 sec, 1.63/1.63 sec )
[LOG] Total clause minimization time: 220.36/217 sec (0.01/0.01 sec, 0.05/0.05 sec, 0.64/0.64 sec, 0.67/0.67 sec, 1.3/1.3 sec, 0.72/0.72 sec, 0.72/0.72 sec, 0.99/0.99 sec, 4.6/4.6 sec, 5.77/5.77 sec, 18/18 sec, 17.35/17.35 sec, 19.02/19.02 sec, 10.21/10.21 sec, 8.31/8.31 sec, 9.05/9.05 sec, 11.17/11.17 sec, 8.74/8.74 sec, 15.94/15.94 sec, 11.87/11.87 sec, 12.91/12.91 sec, 9.41/9.41 sec, 9.36/9.36 sec, 12.25/12.25 sec, 16.63/16.63 sec, 14.67/14.67 sec )
[LOG] Total clause size reduction: 141545 --> 6449 (724 --> 2, 1344 --> 14, 14575 --> 239, 7182 --> 96, 7620 --> 102, 5808 --> 66, 4809 --> 70, 4840 --> 61, 17372 --> 547, 10864 --> 416, 12444 --> 316, 47866 --> 1903, 3077 --> 49, 2 --> 2, 9 --> 9, 193 --> 185, 52 --> 49, 54 --> 53, 50 --> 50, 52 --> 51, 61 --> 59, 547 --> 499, 383 --> 366, 190 --> 177, 1390 --> 1031, 37 --> 37 )
[LOG] Average clause size reduction: 112.516 --> 5.12639 (241.333 --> 0.666667, 268.8 --> 2.8, 269.907 --> 4.42593, 256.5 --> 3.42857, 245.806 --> 3.29032, 232.32 --> 2.64, 218.591 --> 3.18182, 210.435 --> 2.65217, 199.678 --> 6.28736, 190.596 --> 7.29825, 180.348 --> 4.57971, 181.311 --> 7.20833, 170.944 --> 2.72222, 1 --> 1, 3 --> 3, 4.02083 --> 3.85417, 2.73684 --> 2.57895, 2.7 --> 2.65, 2.38095 --> 2.38095, 2.88889 --> 2.83333, 2.77273 --> 2.68182, 6.36047 --> 5.80233, 7.22642 --> 6.90566, 3.8 --> 3.54, 6.43519 --> 4.77315, 2.64286 --> 2.64286 )
[LOG] Overall execution time: 251.56 sec CPU time.
[LOG] Overall execution time: 252 sec real time.
Synthesis time: 252.05 sec (Real time) / 251.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.79 sec (Real time) / 0.79 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 114.72 sec (Real time) / 114.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2599 10 40 1 2536
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 812.99 sec CPU time.
[LOG] Relation determinization time: 813 sec real time.
[LOG] Final circuit size: 3170 new AND gates.
[LOG] Size before ABC: 4039 AND gates.
[LOG] Size after ABC: 3169 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 809.34/810 sec (0.16/0 sec, 0.23/0 sec, 3.17/4 sec, 2.68/2 sec, 1.99/2 sec, 2.21/3 sec, 5.17/5 sec, 4.82/5 sec, 15.34/15 sec, 4.9/5 sec, 18.17/18 sec, 43.73/44 sec, 50.43/50 sec, 53.61/54 sec, 39.68/39 sec, 44.77/45 sec, 29.01/29 sec, 42.17/42 sec, 29.01/29 sec, 38.39/39 sec, 48.21/48 sec, 44.06/44 sec, 48.52/49 sec, 45.17/45 sec, 45.14/45 sec, 50.42/50 sec, 48.55/49 sec, 49.63/50 sec )
[LOG] Nr of iterations: 1627 (6, 4, 68, 22, 39, 29, 28, 31, 71, 33, 53, 237, 230, 15, 4, 1, 61, 18, 35, 27, 22, 30, 69, 31, 52, 208, 189, 14 )
[LOG] Total clause computation time: 93.24/93 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.74/0.74 sec, 0.1/0.1 sec, 0.22/0.22 sec, 0.22/0.22 sec, 0.24/0.24 sec, 0.29/0.29 sec, 5.87/5.87 sec, 0.37/0.37 sec, 2.6/2.6 sec, 7.67/7.67 sec, 5.17/5.17 sec, 6.38/6.38 sec, 5.26/5.26 sec, 7.95/7.95 sec, 3.41/3.41 sec, 2.97/2.97 sec, 1.17/1.17 sec, 1.45/1.45 sec, 1.59/1.59 sec, 2.4/2.4 sec, 10.24/10.24 sec, 1.03/1.03 sec, 8.52/8.52 sec, 7.09/7.09 sec, 5.03/5.03 sec, 5.21/5.21 sec )
[LOG] Total clause minimization time: 714.13/713 sec (0.08/0.08 sec, 0.14/0.14 sec, 2.36/2.36 sec, 2.52/2.52 sec, 1.7/1.7 sec, 1.92/1.92 sec, 4.86/4.86 sec, 4.45/4.45 sec, 9.4/9.4 sec, 4.45/4.45 sec, 15.49/15.49 sec, 35.96/35.96 sec, 45.16/45.16 sec, 47.14/47.14 sec, 34.36/34.36 sec, 36.75/36.75 sec, 25.54/25.54 sec, 39.14/39.14 sec, 27.77/27.77 sec, 36.88/36.88 sec, 46.56/46.56 sec, 41.6/41.6 sec, 38.21/38.21 sec, 44.07/44.07 sec, 36.56/36.56 sec, 43.26/43.26 sec, 43.44/43.44 sec, 44.36/44.36 sec )
[LOG] Total clause size reduction: 194284 --> 9164 (2010 --> 10, 1116 --> 12, 20301 --> 392, 6216 --> 71, 10754 --> 117, 7532 --> 79, 6939 --> 98, 7320 --> 91, 15820 --> 492, 6944 --> 96, 10868 --> 376, 46492 --> 1735, 44884 --> 1679, 2730 --> 46, 7 --> 7, 1 --> 1, 329 --> 266, 52 --> 52, 99 --> 91, 72 --> 70, 68 --> 65, 91 --> 86, 479 --> 411, 89 --> 85, 376 --> 360, 1409 --> 1213, 1240 --> 1117, 46 --> 46 )
[LOG] Average clause size reduction: 119.412 --> 5.63245 (335 --> 1.66667, 279 --> 3, 298.544 --> 5.76471, 282.545 --> 3.22727, 275.744 --> 3, 259.724 --> 2.72414, 247.821 --> 3.5, 236.129 --> 2.93548, 222.817 --> 6.92958, 210.424 --> 2.90909, 205.057 --> 7.09434, 196.169 --> 7.32068, 195.148 --> 7.3, 182 --> 3.06667, 1.75 --> 1.75, 1 --> 1, 5.39344 --> 4.36066, 2.88889 --> 2.88889, 2.82857 --> 2.6, 2.66667 --> 2.59259, 3.09091 --> 2.95455, 3.03333 --> 2.86667, 6.94203 --> 5.95652, 2.87097 --> 2.74194, 7.23077 --> 6.92308, 6.77404 --> 5.83173, 6.56085 --> 5.91005, 3.28571 --> 3.28571 )
[LOG] Overall execution time: 813.02 sec CPU time.
[LOG] Overall execution time: 813 sec real time.
Synthesis time: 813.64 sec (Real time) / 809.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.05 sec (Real time) / 1.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 301.90 sec (Real time) / 301.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 3581 11 43 1 3514
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 3.37 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1313 new AND gates.
[LOG] Size before ABC: 1693 AND gates.
[LOG] Size after ABC: 1312 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.31/4 sec (0.01/0 sec, 0.02/0 sec, 0.02/1 sec, 0/0 sec, 0.08/0 sec, 0.01/0 sec, 0.66/0 sec, 0.32/1 sec, 0.2/0 sec, 0.21/0 sec, 0.22/0 sec, 0.22/0 sec, 0.31/1 sec, 0.3/0 sec, 0.45/1 sec, 0.28/0 sec )
[LOG] Nr of iterations: 629 (5, 11, 6, 7, 26, 16, 201, 61, 2, 10, 5, 6, 9, 11, 193, 60 )
[LOG] Total clause computation time: 1.15/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.11/0.11 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.16/0.16 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.17/0.17 sec, 0.07/0.07 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 2.1/4 sec (0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.55/0.55 sec, 0.22/0.22 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.22/0.22 sec, 0.13/0.13 sec, 0.37/0.37 sec, 0.18/0.18 sec )
[LOG] Total clause size reduction: 42935 --> 3458 (732 --> 18, 1810 --> 32, 860 --> 12, 870 --> 12, 3350 --> 93, 1875 --> 50, 24800 --> 1361, 6960 --> 278, 4 --> 4, 32 --> 32, 12 --> 12, 12 --> 12, 19 --> 19, 32 --> 32, 1289 --> 1213, 278 --> 278 )
[LOG] Average clause size reduction: 68.2591 --> 5.49762 (146.4 --> 3.6, 164.545 --> 2.90909, 143.333 --> 2, 124.286 --> 1.71429, 128.846 --> 3.57692, 117.188 --> 3.125, 123.383 --> 6.77114, 114.098 --> 4.55738, 2 --> 2, 3.2 --> 3.2, 2.4 --> 2.4, 2 --> 2, 2.11111 --> 2.11111, 2.90909 --> 2.90909, 6.67876 --> 6.28497, 4.63333 --> 4.63333 )
[LOG] Overall execution time: 3.37 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.78 sec (Real time) / 3.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.66 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.55 sec (Real time) / 4.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1532 7 28 1 1490
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 19.22 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 3066 new AND gates.
[LOG] Size before ABC: 3957 AND gates.
[LOG] Size after ABC: 3066 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 19.05/19 sec (0.02/0 sec, 0.05/0 sec, 0.01/0 sec, 0.4/0 sec, 0.02/0 sec, 1.03/1 sec, 1.06/1 sec, 1.33/2 sec, 2.54/2 sec, 0.82/1 sec, 1.23/1 sec, 0.83/1 sec, 0.89/1 sec, 1.26/1 sec, 0.91/1 sec, 1.14/1 sec, 1.64/2 sec, 1.46/1 sec, 1.61/2 sec, 0.8/1 sec )
[LOG] Nr of iterations: 1616 (9, 5, 14, 114, 10, 193, 151, 162, 136, 45, 5, 4, 8, 84, 6, 190, 150, 155, 132, 43 )
[LOG] Total clause computation time: 6.26/4 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.25/0.25 sec, 0.15/0.15 sec, 0.76/0.76 sec, 0.32/0.32 sec, 0.64/0.64 sec, 0.62/0.62 sec, 0.46/0.46 sec, 0.54/0.54 sec, 0.49/0.49 sec, 0.12/0.12 sec, 0.65/0.65 sec, 0.13/0.13 sec, 0.45/0.45 sec, 0.52/0.52 sec )
[LOG] Total clause minimization time: 12.6/15 sec (0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec, 0.36/0.36 sec, 0/0 sec, 0.91/0.91 sec, 0.81/0.81 sec, 1.16/1.16 sec, 1.77/1.77 sec, 0.48/0.48 sec, 0.59/0.59 sec, 0.2/0.2 sec, 0.42/0.42 sec, 0.71/0.71 sec, 0.41/0.41 sec, 1.01/1.01 sec, 0.96/0.96 sec, 1.33/1.33 sec, 1.15/1.15 sec, 0.28/0.28 sec )
[LOG] Total clause size reduction: 142830 --> 8389 (1976 --> 22, 980 --> 7, 2626 --> 32, 21583 --> 845, 1683 --> 19, 33792 --> 928, 24600 --> 932, 24633 --> 748, 20520 --> 778, 6336 --> 252, 9 --> 9, 7 --> 7, 15 --> 15, 532 --> 485, 11 --> 11, 910 --> 822, 932 --> 852, 696 --> 660, 748 --> 724, 241 --> 241 )
[LOG] Average clause size reduction: 88.3849 --> 5.19121 (219.556 --> 2.44444, 196 --> 1.4, 187.571 --> 2.28571, 189.325 --> 7.41228, 168.3 --> 1.9, 175.088 --> 4.80829, 162.914 --> 6.17219, 152.056 --> 4.61728, 150.882 --> 5.72059, 140.8 --> 5.6, 1.8 --> 1.8, 1.75 --> 1.75, 1.875 --> 1.875, 6.33333 --> 5.77381, 1.83333 --> 1.83333, 4.78947 --> 4.32632, 6.21333 --> 5.68, 4.49032 --> 4.25806, 5.66667 --> 5.48485, 5.60465 --> 5.60465 )
[LOG] Overall execution time: 19.22 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.90 sec (Real time) / 19.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.27 sec (Real time) / 1.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 29.89 sec (Real time) / 29.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3356 9 34 1 3303
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 844.02 sec CPU time.
[LOG] Relation determinization time: 848 sec real time.
[LOG] Final circuit size: 20092 new AND gates.
[LOG] Size before ABC: 29067 AND gates.
[LOG] Size after ABC: 20092 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 843.6/844 sec (0.02/0 sec, 0.13/0 sec, 0.03/0 sec, 0.11/0 sec, 0.03/0 sec, 0.74/1 sec, 0.06/0 sec, 10.65/11 sec, 47.38/47 sec, 95.49/96 sec, 43.45/43 sec, 47.51/48 sec, 54.98/55 sec, 47.82/47 sec, 44.61/45 sec, 54.24/54 sec, 54.11/54 sec, 59.26/60 sec, 51.53/51 sec, 114.72/115 sec, 63.43/63 sec, 53.3/54 sec )
[LOG] Nr of iterations: 8054 (7, 6, 12, 11, 8, 57, 24, 946, 1498, 1190, 320, 4, 3, 8, 8, 5, 34, 18, 937, 1488, 1157, 313 )
[LOG] Total clause computation time: 327.03/324 sec (0.01/0.01 sec, 0.1/0.1 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.13/0.13 sec, 0.01/0.01 sec, 0.87/0.87 sec, 2.5/2.5 sec, 11.76/11.76 sec, 19.23/19.23 sec, 34.07/34.07 sec, 49.54/49.54 sec, 30.03/30.03 sec, 30.49/30.49 sec, 32.2/32.2 sec, 22.86/22.86 sec, 38.43/38.43 sec, 3.83/3.83 sec, 3.24/3.24 sec, 6.44/6.44 sec, 41.17/41.17 sec )
[LOG] Total clause minimization time: 515.37/519 sec (0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.6/0.6 sec, 0.04/0.04 sec, 9.76/9.76 sec, 44.81/44.81 sec, 83.64/83.64 sec, 24.1/24.1 sec, 13.4/13.4 sec, 5.39/5.39 sec, 17.73/17.73 sec, 14.07/14.07 sec, 21.99/21.99 sec, 31.2/31.2 sec, 20.77/20.77 sec, 47.59/47.59 sec, 111.36/111.36 sec, 56.82/56.82 sec, 12.04/12.04 sec )
[LOG] Total clause size reduction: 714745 --> 61496 (1764 --> 20, 1445 --> 19, 2530 --> 31, 2170 --> 24, 1491 --> 17, 11312 --> 168, 4301 --> 86, 166320 --> 7438, 247005 --> 11833, 194996 --> 10605, 49764 --> 2315, 7 --> 7, 7 --> 7, 19 --> 19, 16 --> 16, 11 --> 11, 76 --> 58, 60 --> 60, 7329 --> 6521, 11714 --> 10482, 10167 --> 9518, 2241 --> 2241 )
[LOG] Average clause size reduction: 88.7441 --> 7.63546 (252 --> 2.85714, 240.833 --> 3.16667, 210.833 --> 2.58333, 197.273 --> 2.18182, 186.375 --> 2.125, 198.456 --> 2.94737, 179.208 --> 3.58333, 175.814 --> 7.86258, 164.89 --> 7.8992, 163.862 --> 8.91176, 155.512 --> 7.23438, 1.75 --> 1.75, 2.33333 --> 2.33333, 2.375 --> 2.375, 2 --> 2, 2.2 --> 2.2, 2.23529 --> 1.70588, 3.33333 --> 3.33333, 7.82177 --> 6.95945, 7.87231 --> 7.04435, 8.78738 --> 8.22645, 7.15974 --> 7.15974 )
[LOG] Overall execution time: 844.02 sec CPU time.
[LOG] Overall execution time: 848 sec real time.
Synthesis time: 848.16 sec (Real time) / 845.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.28 sec (Real time) / 3.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1417.61 sec (Real time) / 1417.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 20431 11 38 1 20371
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 217.18 sec CPU time.
[LOG] Relation determinization time: 221 sec real time.
[LOG] Final circuit size: 15240 new AND gates.
[LOG] Size before ABC: 19438 AND gates.
[LOG] Size after ABC: 15240 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 216.52/217 sec (2.53/3 sec, 3.88/4 sec, 15.56/15 sec, 1.72/2 sec, 9.72/10 sec, 13.93/14 sec, 13.01/13 sec, 11.92/12 sec, 14.86/15 sec, 0.19/0 sec, 4.18/4 sec, 5.03/5 sec, 0.13/0 sec, 12.22/12 sec, 10.46/11 sec, 15.72/16 sec, 6.44/6 sec, 10.29/10 sec, 11.72/12 sec, 10.19/10 sec, 10.44/11 sec, 6.74/6 sec, 6.73/7 sec, 6.32/7 sec, 7.01/7 sec, 5.58/5 sec )
[LOG] Nr of iterations: 7035 (518, 423, 1589, 20, 256, 364, 286, 130, 37, 14, 15, 10, 4, 419, 399, 1481, 15, 253, 340, 285, 111, 32, 12, 11, 8, 3 )
[LOG] Total clause computation time: 59.81/58 sec (0.3/0.3 sec, 0.46/0.46 sec, 2.5/2.5 sec, 0.92/0.92 sec, 1.3/1.3 sec, 1.46/1.46 sec, 1.16/1.16 sec, 2.03/2.03 sec, 7.93/7.93 sec, 0.03/0.03 sec, 2.11/2.11 sec, 1.76/1.76 sec, 0.02/0.02 sec, 4.72/4.72 sec, 0.96/0.96 sec, 3.53/3.53 sec, 5.01/5.01 sec, 0.76/0.76 sec, 1.01/1.01 sec, 1.09/1.09 sec, 4.17/4.17 sec, 4.62/4.62 sec, 2.57/2.57 sec, 2.97/2.97 sec, 2.9/2.9 sec, 3.52/3.52 sec )
[LOG] Total clause minimization time: 155.21/158 sec (2.22/2.22 sec, 3.4/3.4 sec, 13.01/13.01 sec, 0.72/0.72 sec, 8.34/8.34 sec, 12.38/12.38 sec, 11.76/11.76 sec, 9.79/9.79 sec, 6.83/6.83 sec, 0.05/0.05 sec, 1.97/1.97 sec, 3.16/3.16 sec, 0.01/0.01 sec, 7.46/7.46 sec, 9.45/9.45 sec, 12.12/12.12 sec, 1.4/1.4 sec, 9.5/9.5 sec, 10.69/10.69 sec, 9.07/9.07 sec, 6.24/6.24 sec, 2.08/2.08 sec, 4.13/4.13 sec, 3.32/3.32 sec, 4.08/4.08 sec, 2.03/2.03 sec )
[LOG] Total clause size reduction: 1284333 --> 47318 (198011 --> 5514, 156140 --> 2293, 570092 --> 15175, 6251 --> 49, 81090 --> 1148, 111441 --> 1544, 84360 --> 1357, 35088 --> 770, 9756 --> 198, 2600 --> 27, 2730 --> 35, 1746 --> 22, 555 --> 6, 4072 --> 3177, 2053 --> 1725, 13632 --> 9980, 27 --> 27, 1125 --> 1001, 1368 --> 1249, 1357 --> 1208, 598 --> 572, 169 --> 169, 24 --> 24, 24 --> 24, 18 --> 18, 6 --> 6 )
[LOG] Average clause size reduction: 182.563 --> 6.72608 (382.261 --> 10.6448, 369.125 --> 5.4208, 358.774 --> 9.55003, 312.55 --> 2.45, 316.758 --> 4.48438, 306.157 --> 4.24176, 294.965 --> 4.74476, 269.908 --> 5.92308, 263.676 --> 5.35135, 185.714 --> 1.92857, 182 --> 2.33333, 174.6 --> 2.2, 138.75 --> 1.5, 9.71838 --> 7.58234, 5.14536 --> 4.32331, 9.20459 --> 6.73869, 1.8 --> 1.8, 4.44664 --> 3.95652, 4.02353 --> 3.67353, 4.7614 --> 4.2386, 5.38739 --> 5.15315, 5.28125 --> 5.28125, 2 --> 2, 2.18182 --> 2.18182, 2.25 --> 2.25, 2 --> 2 )
[LOG] Overall execution time: 217.18 sec CPU time.
[LOG] Overall execution time: 221 sec real time.
Synthesis time: 220.68 sec (Real time) / 219.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.39 sec (Real time) / 2.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 673.29 sec (Real time) / 672.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 15654 13 43 1 15585
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 533.66 sec CPU time.
[LOG] Relation determinization time: 542 sec real time.
[LOG] Final circuit size: 27659 new AND gates.
[LOG] Size before ABC: 35933 AND gates.
[LOG] Size after ABC: 27659 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 532.74/532 sec (5.67/6 sec, 5.56/5 sec, 40.05/40 sec, 5.4/6 sec, 27.27/27 sec, 22.75/23 sec, 36.79/37 sec, 34.9/34 sec, 17.2/17 sec, 36.21/36 sec, 0.36/0 sec, 0.35/1 sec, 8.2/8 sec, 0.27/0 sec, 35.44/36 sec, 24.66/24 sec, 37.03/37 sec, 13.84/14 sec, 17.76/18 sec, 21.07/21 sec, 18.68/19 sec, 34.8/35 sec, 22.73/22 sec, 15.35/16 sec, 11.92/12 sec, 12.32/12 sec, 13.31/13 sec, 12.85/13 sec )
[LOG] Nr of iterations: 11802 (1071, 376, 3015, 20, 363, 313, 420, 304, 162, 62, 15, 15, 11, 6, 910, 353, 2776, 16, 336, 309, 419, 295, 134, 61, 14, 12, 10, 4 )
[LOG] Total clause computation time: 120.52/118 sec (0.57/0.57 sec, 0.98/0.98 sec, 5.21/5.21 sec, 0.98/0.98 sec, 2.68/2.68 sec, 1.91/1.91 sec, 2.57/2.57 sec, 1.89/1.89 sec, 2.67/2.67 sec, 16.19/16.19 sec, 0.06/0.06 sec, 0.02/0.02 sec, 4.04/4.04 sec, 0.02/0.02 sec, 9.16/9.16 sec, 1.39/1.39 sec, 6.89/6.89 sec, 9.9/9.9 sec, 1.69/1.69 sec, 1.85/1.85 sec, 1.8/1.8 sec, 1.91/1.91 sec, 8.79/8.79 sec, 10.01/10.01 sec, 5.74/5.74 sec, 5.35/5.35 sec, 6.85/6.85 sec, 9.4/9.4 sec )
[LOG] Total clause minimization time: 408.85/412 sec (5.08/5.08 sec, 4.54/4.54 sec, 34.76/34.76 sec, 4.27/4.27 sec, 24.41/24.41 sec, 20.64/20.64 sec, 34.01/34.01 sec, 32.83/32.83 sec, 14.35/14.35 sec, 19.83/19.83 sec, 0.09/0.09 sec, 0.13/0.13 sec, 3.98/3.98 sec, 0.05/0.05 sec, 26.17/26.17 sec, 23.21/23.21 sec, 29.92/29.92 sec, 3.88/3.88 sec, 15.99/15.99 sec, 19.15/19.15 sec, 16.82/16.82 sec, 32.81/32.81 sec, 13.86/13.86 sec, 5.27/5.27 sec, 6.12/6.12 sec, 6.9/6.9 sec, 6.39/6.39 sec, 3.39/3.39 sec )
[LOG] Total clause size reduction: 2479285 --> 88855 (466520 --> 12306, 158625 --> 1918, 1235740 --> 31344, 7163 --> 51, 132492 --> 1584, 110760 --> 1394, 144136 --> 1857, 100899 --> 1317, 49105 --> 1028, 18544 --> 305, 2996 --> 36, 2926 --> 41, 2080 --> 24, 995 --> 12, 9770 --> 7868, 1699 --> 1338, 27776 --> 19939, 33 --> 33, 1383 --> 1244, 1363 --> 1221, 1857 --> 1702, 1251 --> 1141, 770 --> 750, 305 --> 305, 36 --> 36, 29 --> 29, 24 --> 24, 8 --> 8 )
[LOG] Average clause size reduction: 210.073 --> 7.52881 (435.593 --> 11.4902, 421.875 --> 5.10106, 409.864 --> 10.396, 358.15 --> 2.55, 364.992 --> 4.36364, 353.866 --> 4.45367, 343.181 --> 4.42143, 331.905 --> 4.33224, 303.117 --> 6.34568, 299.097 --> 4.91935, 199.733 --> 2.4, 195.067 --> 2.73333, 189.091 --> 2.18182, 165.833 --> 2, 10.7363 --> 8.64615, 4.81303 --> 3.79037, 10.0058 --> 7.18264, 2.0625 --> 2.0625, 4.11607 --> 3.70238, 4.411 --> 3.95146, 4.43198 --> 4.06205, 4.24068 --> 3.8678, 5.74627 --> 5.59701, 5 --> 5, 2.57143 --> 2.57143, 2.41667 --> 2.41667, 2.4 --> 2.4, 2 --> 2 )
[LOG] Overall execution time: 533.66 sec CPU time.
[LOG] Overall execution time: 542 sec real time.
Synthesis time: 542.56 sec (Real time) / 540.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.83 sec (Real time) / 3.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 957.76 sec (Real time) / 957.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 28130 15 47 1 28054
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 1120.14 sec CPU time.
[LOG] Relation determinization time: 1134 sec real time.
[LOG] Final circuit size: 34952 new AND gates.
[LOG] Size before ABC: 45582 AND gates.
[LOG] Size after ABC: 34952 AND gates.
[LOG] Time for optimizing with ABC: 14 seconds.
[LOG] Total time for all control signals: 1118.75/1118 sec (8.78/8 sec, 8.17/9 sec, 68.65/68 sec, 15.06/15 sec, 62.78/63 sec, 57.96/58 sec, 74.03/74 sec, 90.77/91 sec, 58.93/59 sec, 14.48/14 sec, 101.31/102 sec, 0.48/0 sec, 0.52/1 sec, 0.52/0 sec, 0.37/1 sec, 56.76/57 sec, 48.49/48 sec, 72.55/73 sec, 24/24 sec, 32.32/32 sec, 36.71/37 sec, 46.65/46 sec, 35.27/36 sec, 45.99/46 sec, 35.84/36 sec, 33.97/33 sec, 22.51/22 sec, 21.22/21 sec, 22.21/22 sec, 21.45/22 sec )
[LOG] Nr of iterations: 15558 (1132, 406, 4478, 32, 442, 392, 382, 396, 276, 117, 179, 12, 13, 15, 4, 831, 342, 3964, 20, 438, 380, 376, 376, 269, 76, 173, 10, 11, 13, 3 )
[LOG] Total clause computation time: 225.84/218 sec (0.75/0.75 sec, 0.97/0.97 sec, 8.44/8.44 sec, 7.02/7.02 sec, 3.83/3.83 sec, 4.48/4.48 sec, 3.33/3.33 sec, 3.83/3.83 sec, 3.33/3.33 sec, 3.34/3.34 sec, 31.16/31.16 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.03/0.03 sec, 26.02/26.02 sec, 1.91/1.91 sec, 15.51/15.51 sec, 16.78/16.78 sec, 2.92/2.92 sec, 3.1/3.1 sec, 3.36/3.36 sec, 2.61/2.61 sec, 2.7/2.7 sec, 14.05/14.05 sec, 15.16/15.16 sec, 11.49/11.49 sec, 11.57/11.57 sec, 12.79/12.79 sec, 15.16/15.16 sec )
[LOG] Total clause minimization time: 887.48/893 sec (8.01/8.01 sec, 7.15/7.15 sec, 60.11/60.11 sec, 7.82/7.82 sec, 58.72/58.72 sec, 53.23/53.23 sec, 70.4/70.4 sec, 86.68/86.68 sec, 55.33/55.33 sec, 10.87/10.87 sec, 69.88/69.88 sec, 0.14/0.14 sec, 0.17/0.17 sec, 0.15/0.15 sec, 0.05/0.05 sec, 30.6/30.6 sec, 46.48/46.48 sec, 56.33/56.33 sec, 7.14/7.14 sec, 29.32/29.32 sec, 33.5/33.5 sec, 43.18/43.18 sec, 32.57/32.57 sec, 43.2/43.2 sec, 21.71/21.71 sec, 18.72/18.72 sec, 10.92/10.92 sec, 9.57/9.57 sec, 9.33/9.33 sec, 6.2/6.2 sec )
[LOG] Total clause size reduction: 3777994 --> 121138 (558714 --> 13734, 194805 --> 2005, 2086282 --> 49919, 13361 --> 110, 185220 --> 1807, 159919 --> 1710, 151638 --> 1694, 152865 --> 1781, 103400 --> 1215, 39788 --> 726, 60876 --> 1101, 2651 --> 28, 2832 --> 26, 3290 --> 29, 678 --> 5, 8940 --> 7032, 1463 --> 1188, 41943 --> 28511, 36 --> 36, 1776 --> 1568, 1613 --> 1443, 1645 --> 1473, 1607 --> 1478, 1161 --> 1031, 364 --> 361, 1051 --> 1051, 23 --> 23, 22 --> 22, 26 --> 26, 5 --> 5 )
[LOG] Average clause size reduction: 242.833 --> 7.78622 (493.564 --> 12.1325, 479.815 --> 4.93842, 465.896 --> 11.1476, 417.531 --> 3.4375, 419.05 --> 4.08824, 407.957 --> 4.36224, 396.958 --> 4.43455, 386.023 --> 4.49747, 374.638 --> 4.40217, 340.068 --> 6.20513, 340.089 --> 6.15084, 220.917 --> 2.33333, 217.846 --> 2, 219.333 --> 1.93333, 169.5 --> 1.25, 10.7581 --> 8.46209, 4.27778 --> 3.47368, 10.581 --> 7.19248, 1.8 --> 1.8, 4.05479 --> 3.57991, 4.24474 --> 3.79737, 4.375 --> 3.91755, 4.27394 --> 3.93085, 4.31599 --> 3.83271, 4.78947 --> 4.75, 6.07514 --> 6.07514, 2.3 --> 2.3, 2 --> 2, 2 --> 2, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 1120.14 sec CPU time.
[LOG] Overall execution time: 1134 sec real time.
Synthesis time: 1133.90 sec (Real time) / 1129.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.49 sec (Real time) / 4.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2952.47 sec (Real time) / 2951.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 35485 17 52 1 35401
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.06 sec (Real time) / 9965.60 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 9951.47 sec CPU time.
[LOG] Relation determinization time: 9918 sec real time.
[LOG] Final circuit size: 76776 new AND gates.
[LOG] Size before ABC: 104532 AND gates.
[LOG] Size after ABC: 76776 AND gates.
[LOG] Time for optimizing with ABC: 66 seconds.
[LOG] Total time for all control signals: 9945.56/9947 sec (19.61/19 sec, 22.12/22 sec, 334.38/335 sec, 172.09/172 sec, 403.76/404 sec, 421.24/421 sec, 552.51/553 sec, 529.65/530 sec, 633.65/634 sec, 546.04/546 sec, 467.56/468 sec, 377.57/378 sec, 617.61/617 sec, 2.65/2 sec, 161.15/161 sec, 242.23/242 sec, 263.41/264 sec, 1.04/1 sec, 357.4/358 sec, 277.29/277 sec, 467.51/468 sec, 173.43/173 sec, 236.14/236 sec, 213.08/213 sec, 208.25/208 sec, 300.14/301 sec, 241.29/241 sec, 229.16/229 sec, 219.67/220 sec, 287.4/287 sec, 199.84/200 sec, 117.54/118 sec, 138.21/138 sec, 166.62/166 sec, 198.39/199 sec, 145.93/146 sec )
[LOG] Nr of iterations: 34862 (1431, 624, 12485, 32, 566, 569, 542, 521, 578, 438, 393, 578, 115, 34, 25, 18, 31, 5, 1089, 537, 9996, 24, 524, 554, 513, 507, 552, 434, 389, 546, 112, 30, 23, 16, 28, 3 )
[LOG] Total clause computation time: 1827.73/1831 sec (2.18/2.18 sec, 2.91/2.91 sec, 41.97/41.97 sec, 70.64/70.64 sec, 19.53/19.53 sec, 19.51/19.51 sec, 15.42/15.42 sec, 23.06/23.06 sec, 23.13/23.13 sec, 20.14/20.14 sec, 13.77/13.77 sec, 30.64/30.64 sec, 267.44/267.44 sec, 0.61/0.61 sec, 81.87/81.87 sec, 60.89/60.89 sec, 39.31/39.31 sec, 0.16/0.16 sec, 173.54/173.54 sec, 9.1/9.1 sec, 73.03/73.03 sec, 141.33/141.33 sec, 13.69/13.69 sec, 15.2/15.2 sec, 17.49/17.49 sec, 14.33/14.33 sec, 14.09/14.09 sec, 13.55/13.55 sec, 10.57/10.57 sec, 117.77/117.77 sec, 124.68/124.68 sec, 44.73/44.73 sec, 68.66/68.66 sec, 61.5/61.5 sec, 77.96/77.96 sec, 103.33/103.33 sec )
[LOG] Total clause minimization time: 8092.12/8084 sec (17.38/17.38 sec, 19.12/19.12 sec, 292.03/292.03 sec, 100.9/100.9 sec, 383.71/383.71 sec, 401.2/401.2 sec, 536.48/536.48 sec, 506/506 sec, 609.83/609.83 sec, 525.17/525.17 sec, 453.15/453.15 sec, 346.34/346.34 sec, 349.52/349.52 sec, 1.33/1.33 sec, 78.61/78.61 sec, 180.64/180.64 sec, 223.36/223.36 sec, 0.24/0.24 sec, 183.54/183.54 sec, 267.9/267.9 sec, 383.4/383.4 sec, 31.93/31.93 sec, 222.14/222.14 sec, 197.62/197.62 sec, 190.47/190.47 sec, 285.5/285.5 sec, 226.95/226.95 sec, 215.34/215.34 sec, 208.88/208.88 sec, 169.33/169.33 sec, 74.89/74.89 sec, 72.55/72.55 sec, 69.29/69.29 sec, 104.89/104.89 sec, 120.16/120.16 sec, 42.33/42.33 sec )
[LOG] Total clause size reduction: 11206200 --> 304661 (909480 --> 17954, 388129 --> 3331, 7540336 --> 158432, 17391 --> 76, 310750 --> 2358, 306152 --> 2428, 285648 --> 2380, 268840 --> 2305, 291962 --> 2561, 216315 --> 1886, 189728 --> 1722, 251572 --> 4143, 49590 --> 678, 9768 --> 82, 6888 --> 63, 4794 --> 42, 8430 --> 99, 1084 --> 11, 12129 --> 9775, 2476 --> 2062, 115509 --> 74824, 40 --> 40, 2040 --> 1828, 2296 --> 2000, 2123 --> 1927, 2182 --> 1914, 2345 --> 2047, 1856 --> 1667, 1695 --> 1588, 3750 --> 3541, 652 --> 648, 64 --> 63, 58 --> 58, 38 --> 38, 84 --> 84, 6 --> 6 )
[LOG] Average clause size reduction: 321.445 --> 8.73906 (635.556 --> 12.5465, 622.002 --> 5.33814, 603.952 --> 12.6898, 543.469 --> 2.375, 549.028 --> 4.16608, 538.053 --> 4.26714, 527.026 --> 4.39114, 516.008 --> 4.42418, 505.125 --> 4.4308, 493.87 --> 4.30594, 482.768 --> 4.38168, 435.246 --> 7.16782, 431.217 --> 5.89565, 287.294 --> 2.41176, 275.52 --> 2.52, 266.333 --> 2.33333, 271.935 --> 3.19355, 216.8 --> 2.2, 11.1377 --> 8.97612, 4.6108 --> 3.83985, 11.5555 --> 7.48539, 1.66667 --> 1.66667, 3.89313 --> 3.48855, 4.1444 --> 3.61011, 4.1384 --> 3.75634, 4.30375 --> 3.77515, 4.24819 --> 3.70833, 4.2765 --> 3.84101, 4.35733 --> 4.08226, 6.86813 --> 6.48535, 5.82143 --> 5.78571, 2.13333 --> 2.1, 2.52174 --> 2.52174, 2.375 --> 2.375, 3 --> 3, 2 --> 2 )
[LOG] Overall execution time: 9951.48 sec CPU time.
[LOG] Overall execution time: 9918 sec real time.
Synthesis time: 9917.40 sec (Real time) / 9992.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.49 sec (Real time) / 14.38 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.05 sec (Real time) / 9998.96 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 77459 21 61 1 77359
=====================  amba10c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9982.45 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 5.36 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1783 new AND gates.
[LOG] Size before ABC: 2211 AND gates.
[LOG] Size after ABC: 1782 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.31/5 sec (0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.11/0 sec, 0.01/0 sec, 0.92/1 sec, 0.47/0 sec, 0.3/1 sec, 0.31/0 sec, 0.39/0 sec, 0.43/1 sec, 0.59/0 sec, 0.5/1 sec, 0.72/1 sec, 0.5/0 sec )
[LOG] Nr of iterations: 746 (6, 7, 5, 8, 28, 5, 258, 69, 4, 4, 4, 6, 18, 4, 252, 68 )
[LOG] Total clause computation time: 1.91/1 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.19/0.19 sec, 0.1/0.1 sec, 0.2/0.2 sec, 0.27/0.27 sec, 0.18/0.18 sec, 0.2/0.2 sec, 0.17/0.17 sec, 0.34/0.34 sec, 0.09/0.09 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 3.36/4 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0/0 sec, 0.72/0.72 sec, 0.37/0.37 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.21/0.21 sec, 0.23/0.23 sec, 0.42/0.42 sec, 0.16/0.16 sec, 0.63/0.63 sec, 0.37/0.37 sec )
[LOG] Total clause size reduction: 53290 --> 4463 (990 --> 10, 1176 --> 23, 748 --> 9, 1078 --> 15, 3861 --> 83, 536 --> 12, 34181 --> 1847, 8500 --> 339, 7 --> 7, 12 --> 12, 9 --> 9, 12 --> 12, 41 --> 41, 12 --> 12, 1788 --> 1693, 339 --> 339 )
[LOG] Average clause size reduction: 71.4343 --> 5.98257 (165 --> 1.66667, 168 --> 3.28571, 149.6 --> 1.8, 134.75 --> 1.875, 137.893 --> 2.96429, 107.2 --> 2.4, 132.484 --> 7.15891, 123.188 --> 4.91304, 1.75 --> 1.75, 3 --> 3, 2.25 --> 2.25, 2 --> 2, 2.27778 --> 2.27778, 3 --> 3, 7.09524 --> 6.71825, 4.98529 --> 4.98529 )
[LOG] Overall execution time: 5.36 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.86 sec (Real time) / 5.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.87 sec (Real time) / 0.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.08 sec (Real time) / 10.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2017 7 31 1 1972
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 23 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 3984 new AND gates.
[LOG] Size before ABC: 5315 AND gates.
[LOG] Size after ABC: 3984 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 22.85/23 sec (0.01/0 sec, 0.04/0 sec, 0.01/0 sec, 0.4/0 sec, 0.02/0 sec, 1/1 sec, 0.9/1 sec, 2.67/3 sec, 3.45/3 sec, 1.37/2 sec, 1.35/1 sec, 0.81/1 sec, 0.95/1 sec, 1.26/1 sec, 0.98/1 sec, 1.41/1 sec, 1.76/2 sec, 1.48/2 sec, 1.81/1 sec, 1.17/2 sec )
[LOG] Nr of iterations: 2057 (12, 6, 10, 95, 14, 249, 146, 256, 189, 90, 6, 4, 7, 68, 8, 247, 126, 250, 188, 86 )
[LOG] Total clause computation time: 6.57/5 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0.15/0.15 sec, 0.13/0.13 sec, 0.22/0.22 sec, 0.71/0.71 sec, 0.36/0.36 sec, 0.67/0.67 sec, 0.56/0.56 sec, 0.52/0.52 sec, 0.49/0.49 sec, 0.55/0.55 sec, 0.18/0.18 sec, 0.57/0.57 sec, 0.15/0.15 sec, 0.54/0.54 sec, 0.71/0.71 sec )
[LOG] Total clause minimization time: 16.04/17 sec (0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.34/0.34 sec, 0.01/0.01 sec, 0.82/0.82 sec, 0.76/0.76 sec, 2.42/2.42 sec, 2.73/2.73 sec, 0.99/0.99 sec, 0.67/0.67 sec, 0.23/0.23 sec, 0.42/0.42 sec, 0.75/0.75 sec, 0.42/0.42 sec, 1.22/1.22 sec, 1.19/1.19 sec, 1.31/1.31 sec, 1.27/1.27 sec, 0.45/0.45 sec )
[LOG] Total clause size reduction: 170102 --> 11351 (2673 --> 37, 1205 --> 15, 1737 --> 22, 17108 --> 675, 2314 --> 36, 41416 --> 1293, 22475 --> 841, 36720 --> 1330, 26884 --> 1238, 12015 --> 669, 12 --> 12, 10 --> 10, 14 --> 14, 395 --> 376, 16 --> 16, 1282 --> 1104, 668 --> 640, 1285 --> 1154, 1238 --> 1234, 635 --> 635 )
[LOG] Average clause size reduction: 82.6942 --> 5.51823 (222.75 --> 3.08333, 200.833 --> 2.5, 173.7 --> 2.2, 180.084 --> 7.10526, 165.286 --> 2.57143, 166.329 --> 5.19277, 153.938 --> 5.76027, 143.438 --> 5.19531, 142.243 --> 6.55026, 133.5 --> 7.43333, 2 --> 2, 2.5 --> 2.5, 2 --> 2, 5.80882 --> 5.52941, 2 --> 2, 5.19028 --> 4.46964, 5.30159 --> 5.07937, 5.14 --> 4.616, 6.58511 --> 6.56383, 7.38372 --> 7.38372 )
[LOG] Overall execution time: 23 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 23.89 sec (Real time) / 23.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.64 sec (Real time) / 1.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 73.49 sec (Real time) / 73.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 4270 9 36 1 4215
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 4858 sec CPU time.
[LOG] Relation determinization time: 4867 sec real time.
[LOG] Final circuit size: 31709 new AND gates.
[LOG] Size before ABC: 47620 AND gates.
[LOG] Size after ABC: 31709 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 4857.11/4857 sec (0.03/0 sec, 0.47/1 sec, 0.05/0 sec, 0.51/0 sec, 0.04/0 sec, 2.54/3 sec, 0.14/0 sec, 38.34/39 sec, 167.91/167 sec, 359.02/359 sec, 210.62/211 sec, 273.2/273 sec, 248.05/248 sec, 254.52/255 sec, 203.1/203 sec, 280.02/280 sec, 215.63/216 sec, 354.68/354 sec, 195.21/196 sec, 1600.5/1600 sec, 206.31/206 sec, 246.22/246 sec )
[LOG] Nr of iterations: 11993 (5, 13, 10, 11, 4, 52, 36, 1274, 2302, 1974, 480, 3, 5, 6, 5, 3, 28, 33, 1260, 2143, 1867, 479 )
[LOG] Total clause computation time: 1619.59/1605 sec (0.01/0.01 sec, 0.25/0.25 sec, 0/0 sec, 0.48/0.48 sec, 0/0 sec, 0.45/0.45 sec, 0.04/0.04 sec, 2.82/2.82 sec, 6.95/6.95 sec, 39.01/39.01 sec, 79.11/79.11 sec, 220.8/220.8 sec, 226.88/226.88 sec, 172.99/172.99 sec, 123.47/123.47 sec, 134.59/134.59 sec, 109.51/109.51 sec, 260.83/260.83 sec, 12.57/12.57 sec, 9.77/9.77 sec, 16.87/16.87 sec, 202.19/202.19 sec )
[LOG] Total clause minimization time: 3234.78/3247 sec (0.01/0.01 sec, 0.2/0.2 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 2.07/2.07 sec, 0.08/0.08 sec, 35.47/35.47 sec, 160.86/160.86 sec, 319.81/319.81 sec, 131.31/131.31 sec, 52.33/52.33 sec, 21.06/21.06 sec, 81.44/81.44 sec, 79.52/79.52 sec, 145.34/145.34 sec, 106.01/106.01 sec, 93.74/93.74 sec, 182.4/182.4 sec, 1590.28/1590.28 sec, 188.93/188.93 sec, 43.86/43.86 sec )
[LOG] Total clause size reduction: 1105684 --> 104402 (1220 --> 9, 3600 --> 69, 2106 --> 28, 2210 --> 26, 651 --> 6, 10506 --> 147, 6685 --> 144, 229140 --> 11367, 388869 --> 20861, 331464 --> 20419, 76640 --> 3832, 5 --> 5, 12 --> 12, 14 --> 14, 7 --> 7, 6 --> 6, 57 --> 46, 129 --> 129, 11155 --> 9996, 18653 --> 16045, 18723 --> 17402, 3832 --> 3832 )
[LOG] Average clause size reduction: 92.1941 --> 8.70524 (244 --> 1.8, 276.923 --> 5.30769, 210.6 --> 2.8, 200.909 --> 2.36364, 162.75 --> 1.5, 202.038 --> 2.82692, 185.694 --> 4, 179.859 --> 8.92229, 168.927 --> 9.06212, 167.915 --> 10.344, 159.667 --> 7.98333, 1.66667 --> 1.66667, 2.4 --> 2.4, 2.33333 --> 2.33333, 1.4 --> 1.4, 2 --> 2, 2.03571 --> 1.64286, 3.90909 --> 3.90909, 8.85317 --> 7.93333, 8.70415 --> 7.48717, 10.0284 --> 9.32084, 8 --> 8 )
[LOG] Overall execution time: 4858 sec CPU time.
[LOG] Overall execution time: 4867 sec real time.
Synthesis time: 4867.10 sec (Real time) / 4854.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.32 sec (Real time) / 5.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4724.76 sec (Real time) / 4723.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 32059 11 42 1 31995
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 1054.62 sec CPU time.
[LOG] Relation determinization time: 1067 sec real time.
[LOG] Final circuit size: 29631 new AND gates.
[LOG] Size before ABC: 39763 AND gates.
[LOG] Size after ABC: 29631 AND gates.
[LOG] Time for optimizing with ABC: 12 seconds.
[LOG] Total time for all control signals: 1053.68/1054 sec (13.69/13 sec, 31.85/32 sec, 99.8/100 sec, 6.26/6 sec, 73.15/73 sec, 130.77/131 sec, 129.62/130 sec, 48.48/48 sec, 95.99/96 sec, 0.55/1 sec, 11.39/11 sec, 39.76/40 sec, 0.43/1 sec, 65.89/66 sec, 29.33/29 sec, 44.91/45 sec, 16.37/16 sec, 29.37/30 sec, 44.3/44 sec, 33.83/34 sec, 23.03/23 sec, 20.06/20 sec, 12.75/13 sec, 14.08/14 sec, 20.54/20 sec, 17.48/18 sec )
[LOG] Nr of iterations: 12909 (2974, 451, 2388, 14, 380, 383, 409, 171, 102, 15, 18, 10, 5, 1611, 407, 2226, 12, 358, 365, 350, 121, 99, 13, 15, 9, 3 )
[LOG] Total clause computation time: 175.6/185 sec (0.9/0.9 sec, 3.89/3.89 sec, 14.5/14.5 sec, 5.84/5.84 sec, 3.96/3.96 sec, 3.99/3.99 sec, 3.31/3.31 sec, 9.52/9.52 sec, 23.16/23.16 sec, 0.05/0.05 sec, 10.64/10.64 sec, 7.59/7.59 sec, 0.02/0.02 sec, 11.11/11.11 sec, 1.9/1.9 sec, 9.57/9.57 sec, 12.84/12.84 sec, 2.54/2.54 sec, 2.19/2.19 sec, 2.35/2.35 sec, 7.05/7.05 sec, 9.99/9.99 sec, 5/5 sec, 6.19/6.19 sec, 6.8/6.8 sec, 10.7/10.7 sec )
[LOG] Total clause minimization time: 872.9/861 sec (12.73/12.73 sec, 27.82/27.82 sec, 85.1/85.1 sec, 0.16/0.16 sec, 68.91/68.91 sec, 126.47/126.47 sec, 126.05/126.05 sec, 38.68/38.68 sec, 72.45/72.45 sec, 0.19/0.19 sec, 0.44/0.44 sec, 31.85/31.85 sec, 0.07/0.07 sec, 54.31/54.31 sec, 27.36/27.36 sec, 34.94/34.94 sec, 3.46/3.46 sec, 26.73/26.73 sec, 42.03/42.03 sec, 31.4/31.4 sec, 15.91/15.91 sec, 9.99/9.99 sec, 7.67/7.67 sec, 7.82/7.82 sec, 13.66/13.66 sec, 6.7/6.7 sec )
[LOG] Total clause size reduction: 2677969 --> 114949 (1147578 --> 40925, 167850 --> 2422, 864094 --> 24726, 4316 --> 24, 121659 --> 1754, 118420 --> 1791, 121992 --> 1937, 46750 --> 1091, 27674 --> 658, 2702 --> 33, 3196 --> 46, 1683 --> 22, 712 --> 15, 19069 --> 15231, 1998 --> 1694, 22157 --> 17159, 19 --> 19, 1579 --> 1363, 1640 --> 1404, 1515 --> 1318, 643 --> 604, 633 --> 623, 28 --> 28, 34 --> 34, 22 --> 22, 6 --> 6 )
[LOG] Average clause size reduction: 207.45 --> 8.90456 (385.87 --> 13.7609, 372.173 --> 5.37029, 361.848 --> 10.3543, 308.286 --> 1.71429, 320.155 --> 4.61579, 309.191 --> 4.67624, 298.269 --> 4.73594, 273.392 --> 6.38012, 271.314 --> 6.45098, 180.133 --> 2.2, 177.556 --> 2.55556, 168.3 --> 2.2, 142.4 --> 3, 11.8367 --> 9.45438, 4.90909 --> 4.16216, 9.95373 --> 7.70845, 1.58333 --> 1.58333, 4.41061 --> 3.80726, 4.49315 --> 3.84658, 4.32857 --> 3.76571, 5.31405 --> 4.99174, 6.39394 --> 6.29293, 2.15385 --> 2.15385, 2.26667 --> 2.26667, 2.44444 --> 2.44444, 2 --> 2 )
[LOG] Overall execution time: 1054.62 sec CPU time.
[LOG] Overall execution time: 1067 sec real time.
Synthesis time: 1066.89 sec (Real time) / 1063.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.18 sec (Real time) / 4.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2749.31 sec (Real time) / 2748.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 30048 13 47 1 29975
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 6784.54 sec CPU time.
[LOG] Relation determinization time: 6861 sec real time.
[LOG] Final circuit size: 79082 new AND gates.
[LOG] Size before ABC: 115354 AND gates.
[LOG] Size after ABC: 79082 AND gates.
[LOG] Time for optimizing with ABC: 77 seconds.
[LOG] Total time for all control signals: 6782.32/6783 sec (36.53/37 sec, 189.07/189 sec, 686.35/686 sec, 28.62/28 sec, 613.87/614 sec, 520.71/521 sec, 749.5/749 sec, 829.24/830 sec, 316.61/316 sec, 462.62/463 sec, 1.57/2 sec, 1.34/1 sec, 85.84/86 sec, 1.38/2 sec, 635.68/635 sec, 146.47/147 sec, 237.17/237 sec, 107.54/108 sec, 139.94/140 sec, 122.25/122 sec, 152.26/152 sec, 161.79/162 sec, 126.12/126 sec, 99.55/100 sec, 83.43/83 sec, 82.49/83 sec, 83.27/83 sec, 81.11/81 sec )
[LOG] Nr of iterations: 27993 (6801, 585, 5191, 17, 488, 456, 542, 483, 197, 91, 11, 9, 11, 9, 5800, 557, 4534, 15, 477, 442, 540, 465, 159, 81, 9, 8, 8, 7 )
[LOG] Total clause computation time: 982.11/996 sec (2.94/2.94 sec, 13.68/13.68 sec, 75.28/75.28 sec, 27.25/27.25 sec, 21.69/21.69 sec, 16.8/16.8 sec, 22.05/22.05 sec, 15.99/15.99 sec, 43.7/43.7 sec, 180.57/180.57 sec, 0.21/0.21 sec, 0.19/0.19 sec, 42.16/42.16 sec, 0.17/0.17 sec, 54.44/54.44 sec, 8.37/8.37 sec, 54.54/54.54 sec, 88.16/88.16 sec, 10.61/10.61 sec, 10.31/10.31 sec, 10.04/10.04 sec, 7.66/7.66 sec, 38.45/38.45 sec, 61.17/61.17 sec, 43.14/43.14 sec, 38.52/38.52 sec, 47.13/47.13 sec, 46.89/46.89 sec )
[LOG] Total clause minimization time: 5780.69/5770 sec (33.45/33.45 sec, 175.06/175.06 sec, 610.46/610.46 sec, 0.65/0.65 sec, 591.41/591.41 sec, 503.07/503.07 sec, 726.6/726.6 sec, 812.39/812.39 sec, 272.07/272.07 sec, 281.14/281.14 sec, 0.44/0.44 sec, 0.3/0.3 sec, 42.81/42.81 sec, 0.33/0.33 sec, 576.95/576.95 sec, 137.83/137.83 sec, 180.54/180.54 sec, 19.18/19.18 sec, 129.09/129.09 sec, 111.72/111.72 sec, 141.97/141.97 sec, 153.9/153.9 sec, 87.44/87.44 sec, 38.16/38.16 sec, 40.07/40.07 sec, 43.75/43.75 sec, 35.93/35.93 sec, 33.98/33.98 sec )
[LOG] Total clause size reduction: 6290577 --> 296313 (2971600 --> 105256, 247616 --> 3148, 2133090 --> 61552, 6048 --> 35, 178729 --> 2238, 161980 --> 2130, 186645 --> 2671, 160988 --> 2334, 59976 --> 1199, 27450 --> 594, 2100 --> 25, 1640 --> 16, 2040 --> 33, 1560 --> 19, 85216 --> 66763, 2863 --> 2413, 50596 --> 37055, 29 --> 29, 2145 --> 1797, 2009 --> 1691, 2658 --> 2142, 2177 --> 1808, 863 --> 810, 488 --> 484, 21 --> 21, 16 --> 16, 20 --> 20, 14 --> 14 )
[LOG] Average clause size reduction: 224.72 --> 10.5853 (436.936 --> 15.4765, 423.275 --> 5.3812, 410.921 --> 11.8574, 355.765 --> 2.05882, 366.248 --> 4.58607, 355.219 --> 4.67105, 344.363 --> 4.92804, 333.308 --> 4.8323, 304.447 --> 6.08629, 301.648 --> 6.52747, 190.909 --> 2.27273, 182.222 --> 1.77778, 185.455 --> 3, 173.333 --> 2.11111, 14.6924 --> 11.5109, 5.14004 --> 4.33214, 11.1592 --> 8.1727, 1.93333 --> 1.93333, 4.49686 --> 3.7673, 4.54525 --> 3.82579, 4.92222 --> 3.96667, 4.68172 --> 3.88817, 5.42767 --> 5.09434, 6.02469 --> 5.97531, 2.33333 --> 2.33333, 2 --> 2, 2.5 --> 2.5, 2 --> 2 )
[LOG] Overall execution time: 6784.54 sec CPU time.
[LOG] Overall execution time: 6861 sec real time.
Synthesis time: 6860.73 sec (Real time) / 6840.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.96 sec (Real time) / 13.86 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.09 sec (Real time) / 9997.88 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 79554 15 52 1 79473
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9983.26 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 6
Synthesis time: 4540.29 sec (Real time) / 4534.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Command terminated by signal 6
Synthesis time: 5925.25 sec (Real time) / 5918.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 4.79 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1447 new AND gates.
[LOG] Size before ABC: 1838 AND gates.
[LOG] Size after ABC: 1447 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.75/5 sec (0.01/0 sec, 0.02/0 sec, 0.04/0 sec, 0.01/0 sec, 0.08/0 sec, 0.03/0 sec, 0.78/1 sec, 0.47/1 sec, 0.29/0 sec, 0.22/0 sec, 0.41/1 sec, 0.38/0 sec, 0.48/0 sec, 0.45/1 sec, 0.6/1 sec, 0.48/0 sec )
[LOG] Nr of iterations: 734 (5, 7, 11, 7, 26, 19, 246, 75, 4, 3, 7, 4, 15, 15, 219, 71 )
[LOG] Total clause computation time: 1.55/2 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.18/0.18 sec, 0.16/0.16 sec, 0.15/0.15 sec, 0.15/0.15 sec, 0.28/0.28 sec, 0.13/0.13 sec, 0.1/0.1 sec )
[LOG] Total clause minimization time: 3.13/3 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.68/0.68 sec, 0.35/0.35 sec, 0.14/0.14 sec, 0.04/0.04 sec, 0.25/0.25 sec, 0.22/0.22 sec, 0.32/0.32 sec, 0.16/0.16 sec, 0.46/0.46 sec, 0.38/0.38 sec )
[LOG] Total clause size reduction: 53147 --> 3954 (760 --> 8, 1128 --> 22, 1790 --> 33, 906 --> 22, 3500 --> 80, 2358 --> 64, 31850 --> 1630, 9028 --> 349, 8 --> 8, 7 --> 7, 17 --> 17, 7 --> 7, 35 --> 34, 46 --> 45, 1383 --> 1304, 324 --> 324 )
[LOG] Average clause size reduction: 72.4074 --> 5.38692 (152 --> 1.6, 161.143 --> 3.14286, 162.727 --> 3, 129.429 --> 3.14286, 134.615 --> 3.07692, 124.105 --> 3.36842, 129.472 --> 6.62602, 120.373 --> 4.65333, 2 --> 2, 2.33333 --> 2.33333, 2.42857 --> 2.42857, 1.75 --> 1.75, 2.33333 --> 2.26667, 3.06667 --> 3, 6.31507 --> 5.95434, 4.56338 --> 4.56338 )
[LOG] Overall execution time: 4.79 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.23 sec (Real time) / 5.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.66 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.00 sec (Real time) / 6.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1674 7 31 1 1628
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 180.9 sec CPU time.
[LOG] Relation determinization time: 183 sec real time.
[LOG] Final circuit size: 9479 new AND gates.
[LOG] Size before ABC: 13040 AND gates.
[LOG] Size after ABC: 9479 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 180.54/181 sec (0.03/1 sec, 0.49/0 sec, 0.05/0 sec, 0.99/1 sec, 0.05/0 sec, 4.47/5 sec, 3.27/3 sec, 16.62/16 sec, 29.7/30 sec, 10.81/11 sec, 11.04/11 sec, 9.13/9 sec, 7.21/7 sec, 11.94/12 sec, 7.87/8 sec, 10.17/10 sec, 13.13/14 sec, 12.21/12 sec, 22.6/22 sec, 8.76/9 sec )
[LOG] Nr of iterations: 4254 (10, 5, 21, 92, 12, 429, 140, 548, 696, 235, 3, 3, 15, 81, 8, 418, 99, 515, 694, 230 )
[LOG] Total clause computation time: 52.34/51 sec (0/0 sec, 0.12/0.12 sec, 0/0 sec, 0.12/0.12 sec, 0.01/0.01 sec, 0.68/0.68 sec, 0.78/0.78 sec, 1.15/1.15 sec, 5.24/5.24 sec, 3.57/3.57 sec, 6.78/6.78 sec, 6.73/6.73 sec, 4.09/4.09 sec, 3.46/3.46 sec, 4.29/4.29 sec, 1.07/1.07 sec, 4.84/4.84 sec, 1.02/1.02 sec, 3.22/3.22 sec, 5.17/5.17 sec )
[LOG] Total clause minimization time: 127.49/130 sec (0.02/0.02 sec, 0.36/0.36 sec, 0.04/0.04 sec, 0.86/0.86 sec, 0.03/0.03 sec, 3.76/3.76 sec, 2.47/2.47 sec, 15.44/15.44 sec, 24.42/24.42 sec, 7.17/7.17 sec, 4.24/4.24 sec, 2.38/2.38 sec, 3.09/3.09 sec, 8.44/8.44 sec, 3.56/3.56 sec, 9.04/9.04 sec, 8.26/8.26 sec, 11.09/11.09 sec, 19.26/19.26 sec, 3.56/3.56 sec )
[LOG] Total clause size reduction: 352919 --> 27733 (2178 --> 31, 960 --> 9, 3960 --> 58, 17017 --> 600, 2013 --> 27, 73616 --> 2878, 22240 --> 796, 81503 --> 3630, 102860 --> 5106, 32760 --> 1681, 6 --> 6, 6 --> 6, 30 --> 30, 494 --> 484, 16 --> 16, 2761 --> 2501, 471 --> 445, 3304 --> 2769, 5094 --> 5030, 1630 --> 1630 )
[LOG] Average clause size reduction: 82.9617 --> 6.51928 (217.8 --> 3.1, 192 --> 1.8, 188.571 --> 2.7619, 184.967 --> 6.52174, 167.75 --> 2.25, 171.599 --> 6.70862, 158.857 --> 5.68571, 148.728 --> 6.62409, 147.787 --> 7.33621, 139.404 --> 7.15319, 2 --> 2, 2 --> 2, 2 --> 2, 6.09877 --> 5.97531, 2 --> 2, 6.60526 --> 5.98325, 4.75758 --> 4.49495, 6.41553 --> 5.3767, 7.34006 --> 7.24784, 7.08696 --> 7.08696 )
[LOG] Overall execution time: 180.9 sec CPU time.
[LOG] Overall execution time: 183 sec real time.
Synthesis time: 182.87 sec (Real time) / 182.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.25 sec (Real time) / 2.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 374.42 sec (Real time) / 374.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 9764 9 37 1 9708
=====================  amba4f25y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9967.61 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9975.13 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9977.50 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
