module adder(
input logic [3:0] input_1;
input logic [3:0] input_2;
output logic [3:0] outut;

output=input_1 + input_2;




endmodule