m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/rubeng/Documents/UAlinux/LSD/lsd-project/project/phase1/simulation/modelsim
Ereginput
Z1 w1685052806
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z5 8/home/rubeng/Documents/UAlinux/LSD/lsd-project/project/phase1/RegInput.vhd
Z6 F/home/rubeng/Documents/UAlinux/LSD/lsd-project/project/phase1/RegInput.vhd
l0
L5 1
Vic4IenOHYlYfeHoH2^fX13
!s100 PzDB;`n1chVolEmY=fdVO0
Z7 OV;C;2020.1;71
33
Z8 !s110 1685053180
!i10b 1
Z9 !s108 1685053180.000000
Z10 !s90 -reportprogress|300|-2008|-work|work|/home/rubeng/Documents/UAlinux/LSD/lsd-project/project/phase1/RegInput.vhd|
!s107 /home/rubeng/Documents/UAlinux/LSD/lsd-project/project/phase1/RegInput.vhd|
!i113 1
Z11 o-2008 -work work
Z12 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
DEx4 work 8 reginput 0 22 ic4IenOHYlYfeHoH2^fX13
!i122 0
l27
L23 37
VB_`M;i5Q95n[Gk`XWV8oz1
!s100 `eUhQ87AfnkVlf>Ao;[3h2
R7
33
R8
!i10b 1
R9
R10
Z13 !s107 /home/rubeng/Documents/UAlinux/LSD/lsd-project/project/phase1/RegInput.vhd|
!i113 1
R11
R12
