// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1_HH_
#define _conv_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_dcmp_64ns_64nlbW.h"
#include "cnn_mac_muladd_5nmb6.h"
#include "cnn_mul_mul_8s_14ncg.h"
#include "cnn_mul_mul_9s_14ocq.h"
#include "conv_1_conv_1_weibkb.h"
#include "conv_1_conv_1_weicud.h"
#include "conv_1_conv_1_weidEe.h"
#include "conv_1_conv_1_weieOg.h"
#include "conv_1_conv_1_weifYi.h"
#include "conv_1_conv_1_weig8j.h"
#include "conv_1_conv_1_weihbi.h"
#include "conv_1_conv_1_weiibs.h"
#include "conv_1_conv_1_weijbC.h"
#include "conv_1_conv_1_biakbM.h"

namespace ap_rtl {

struct conv_1 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > input_V_address0;
    sc_out< sc_logic > input_V_ce0;
    sc_in< sc_lv<14> > input_V_q0;
    sc_out< sc_lv<10> > input_V_address1;
    sc_out< sc_logic > input_V_ce1;
    sc_in< sc_lv<14> > input_V_q1;
    sc_out< sc_lv<12> > conv_out_V_address0;
    sc_out< sc_logic > conv_out_V_ce0;
    sc_out< sc_logic > conv_out_V_we0;
    sc_out< sc_lv<14> > conv_out_V_d0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<64> > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv_1(sc_module_name name);
    SC_HAS_PROCESS(conv_1);

    ~conv_1();

    sc_trace_file* mVcdFile;

    conv_1_conv_1_weibkb* conv_1_weights_V_0_0_U;
    conv_1_conv_1_weicud* conv_1_weights_V_0_1_U;
    conv_1_conv_1_weidEe* conv_1_weights_V_0_2_U;
    conv_1_conv_1_weieOg* conv_1_weights_V_1_0_U;
    conv_1_conv_1_weifYi* conv_1_weights_V_1_1_U;
    conv_1_conv_1_weig8j* conv_1_weights_V_1_2_U;
    conv_1_conv_1_weihbi* conv_1_weights_V_2_0_U;
    conv_1_conv_1_weiibs* conv_1_weights_V_2_1_U;
    conv_1_conv_1_weijbC* conv_1_weights_V_2_2_U;
    conv_1_conv_1_biakbM* conv_1_bias_V_U;
    cnn_dcmp_64ns_64nlbW<1,2,64,64,1>* cnn_dcmp_64ns_64nlbW_U1;
    cnn_mac_muladd_5nmb6<1,1,5,6,5,10>* cnn_mac_muladd_5nmb6_U2;
    cnn_mul_mul_8s_14ncg<1,1,8,14,22>* cnn_mul_mul_8s_14ncg_U3;
    cnn_mul_mul_8s_14ncg<1,1,8,14,22>* cnn_mul_mul_8s_14ncg_U4;
    cnn_mul_mul_9s_14ocq<1,1,9,14,23>* cnn_mul_mul_9s_14ocq_U5;
    cnn_mul_mul_9s_14ocq<1,1,9,14,23>* cnn_mul_mul_9s_14ocq_U6;
    cnn_mul_mul_8s_14ncg<1,1,8,14,22>* cnn_mul_mul_8s_14ncg_U7;
    cnn_mul_mul_9s_14ocq<1,1,9,14,23>* cnn_mul_mul_9s_14ocq_U8;
    cnn_mul_mul_9s_14ocq<1,1,9,14,23>* cnn_mul_mul_9s_14ocq_U9;
    cnn_mul_mul_9s_14ocq<1,1,9,14,23>* cnn_mul_mul_9s_14ocq_U10;
    cnn_mul_mul_9s_14ocq<1,1,9,14,23>* cnn_mul_mul_9s_14ocq_U11;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > conv_1_weights_V_0_0_address0;
    sc_signal< sc_logic > conv_1_weights_V_0_0_ce0;
    sc_signal< sc_lv<8> > conv_1_weights_V_0_0_q0;
    sc_signal< sc_lv<3> > conv_1_weights_V_0_1_address0;
    sc_signal< sc_logic > conv_1_weights_V_0_1_ce0;
    sc_signal< sc_lv<8> > conv_1_weights_V_0_1_q0;
    sc_signal< sc_lv<3> > conv_1_weights_V_0_2_address0;
    sc_signal< sc_logic > conv_1_weights_V_0_2_ce0;
    sc_signal< sc_lv<9> > conv_1_weights_V_0_2_q0;
    sc_signal< sc_lv<3> > conv_1_weights_V_1_0_address0;
    sc_signal< sc_logic > conv_1_weights_V_1_0_ce0;
    sc_signal< sc_lv<9> > conv_1_weights_V_1_0_q0;
    sc_signal< sc_lv<3> > conv_1_weights_V_1_1_address0;
    sc_signal< sc_logic > conv_1_weights_V_1_1_ce0;
    sc_signal< sc_lv<8> > conv_1_weights_V_1_1_q0;
    sc_signal< sc_lv<3> > conv_1_weights_V_1_2_address0;
    sc_signal< sc_logic > conv_1_weights_V_1_2_ce0;
    sc_signal< sc_lv<9> > conv_1_weights_V_1_2_q0;
    sc_signal< sc_lv<3> > conv_1_weights_V_2_0_address0;
    sc_signal< sc_logic > conv_1_weights_V_2_0_ce0;
    sc_signal< sc_lv<9> > conv_1_weights_V_2_0_q0;
    sc_signal< sc_lv<3> > conv_1_weights_V_2_1_address0;
    sc_signal< sc_logic > conv_1_weights_V_2_1_ce0;
    sc_signal< sc_lv<9> > conv_1_weights_V_2_1_q0;
    sc_signal< sc_lv<3> > conv_1_weights_V_2_2_address0;
    sc_signal< sc_logic > conv_1_weights_V_2_2_ce0;
    sc_signal< sc_lv<9> > conv_1_weights_V_2_2_q0;
    sc_signal< sc_lv<3> > conv_1_bias_V_address0;
    sc_signal< sc_logic > conv_1_bias_V_ce0;
    sc_signal< sc_lv<7> > conv_1_bias_V_q0;
    sc_signal< sc_lv<12> > indvar_flatten30_reg_395;
    sc_signal< sc_lv<5> > r_0_reg_406;
    sc_signal< sc_lv<8> > indvar_flatten_reg_417;
    sc_signal< sc_lv<5> > c_0_reg_428;
    sc_signal< sc_lv<3> > f_0_reg_439;
    sc_signal< sc_lv<5> > r_fu_466_p2;
    sc_signal< sc_lv<5> > r_reg_1657;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln8_fu_484_p2;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1662;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1662_pp0_iter1_reg;
    sc_signal< sc_lv<12> > add_ln8_fu_490_p2;
    sc_signal< sc_lv<12> > add_ln8_reg_1666;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln11_fu_496_p2;
    sc_signal< sc_lv<1> > icmp_ln11_reg_1671;
    sc_signal< sc_lv<5> > select_ln32_1_fu_510_p3;
    sc_signal< sc_lv<5> > select_ln32_1_reg_1677;
    sc_signal< sc_lv<11> > sub_ln1117_fu_546_p2;
    sc_signal< sc_lv<11> > sub_ln1117_reg_1682;
    sc_signal< sc_lv<5> > add_ln23_fu_552_p2;
    sc_signal< sc_lv<5> > add_ln23_reg_1687;
    sc_signal< sc_lv<5> > add_ln32_fu_566_p2;
    sc_signal< sc_lv<5> > add_ln32_reg_1692;
    sc_signal< sc_lv<3> > select_ln32_6_fu_618_p3;
    sc_signal< sc_lv<3> > select_ln32_6_reg_1698;
    sc_signal< sc_lv<5> > select_ln32_7_fu_626_p3;
    sc_signal< sc_lv<5> > select_ln32_7_reg_1704;
    sc_signal< sc_lv<11> > zext_ln32_1_fu_638_p1;
    sc_signal< sc_lv<11> > zext_ln32_1_reg_1709;
    sc_signal< sc_lv<10> > grp_fu_1586_p3;
    sc_signal< sc_lv<10> > add_ln203_reg_1720;
    sc_signal< sc_lv<11> > zext_ln32_2_fu_667_p1;
    sc_signal< sc_lv<11> > zext_ln32_2_reg_1726;
    sc_signal< sc_lv<5> > select_ln32_9_fu_688_p3;
    sc_signal< sc_lv<5> > select_ln32_9_reg_1737;
    sc_signal< sc_lv<8> > add_ln11_fu_710_p2;
    sc_signal< sc_lv<8> > add_ln11_reg_1792;
    sc_signal< sc_lv<11> > sub_ln1117_1_fu_745_p2;
    sc_signal< sc_lv<11> > sub_ln1117_1_reg_1797;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<11> > zext_ln32_3_fu_761_p1;
    sc_signal< sc_lv<11> > zext_ln32_3_reg_1808;
    sc_signal< sc_lv<9> > conv_1_weights_V_0_2_2_reg_1819;
    sc_signal< sc_lv<14> > tmp_9_reg_1824;
    sc_signal< sc_lv<9> > conv_1_weights_V_1_0_2_reg_1829;
    sc_signal< sc_lv<8> > conv_1_weights_V_1_1_2_reg_1834;
    sc_signal< sc_lv<9> > conv_1_weights_V_1_2_2_reg_1839;
    sc_signal< sc_lv<9> > conv_1_weights_V_2_0_2_reg_1844;
    sc_signal< sc_lv<9> > conv_1_weights_V_2_1_2_reg_1849;
    sc_signal< sc_lv<9> > conv_1_weights_V_2_2_2_reg_1854;
    sc_signal< sc_lv<7> > p_Val2_s_reg_1859;
    sc_signal< sc_lv<11> > add_ln1117_3_fu_862_p2;
    sc_signal< sc_lv<11> > add_ln1117_3_reg_1864;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<11> > add_ln1117_6_fu_876_p2;
    sc_signal< sc_lv<11> > add_ln1117_6_reg_1874;
    sc_signal< sc_lv<11> > add_ln1117_9_fu_890_p2;
    sc_signal< sc_lv<11> > add_ln1117_9_reg_1884;
    sc_signal< sc_lv<14> > tmp_11_reg_1889;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<14> > tmp_13_reg_1904;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<12> > conv_out_V_addr_reg_1914;
    sc_signal< sc_lv<14> > tmp_15_reg_1919;
    sc_signal< sc_lv<3> > f_fu_1194_p2;
    sc_signal< sc_lv<3> > f_reg_1924;
    sc_signal< sc_lv<8> > select_ln11_fu_1199_p3;
    sc_signal< sc_lv<8> > select_ln11_reg_1929;
    sc_signal< sc_lv<14> > p_Val2_28_fu_1249_p2;
    sc_signal< sc_lv<14> > p_Val2_28_reg_1934;
    sc_signal< sc_lv<1> > icmp_ln885_fu_1255_p2;
    sc_signal< sc_lv<1> > icmp_ln885_reg_1941;
    sc_signal< sc_lv<14> > tmp_V_fu_1261_p2;
    sc_signal< sc_lv<14> > tmp_V_reg_1945;
    sc_signal< sc_lv<1> > p_Result_32_fu_1267_p3;
    sc_signal< sc_lv<1> > p_Result_32_reg_1950;
    sc_signal< sc_lv<63> > m_s_reg_1955;
    sc_signal< sc_lv<1> > tmp_23_reg_1960;
    sc_signal< sc_lv<11> > trunc_ln893_fu_1506_p1;
    sc_signal< sc_lv<11> > trunc_ln893_reg_1965;
    sc_signal< sc_lv<52> > trunc_ln7_reg_1970;
    sc_signal< sc_lv<1> > icmp_ln924_fu_1565_p2;
    sc_signal< sc_lv<1> > icmp_ln924_reg_1980;
    sc_signal< sc_lv<1> > icmp_ln924_2_fu_1571_p2;
    sc_signal< sc_lv<1> > icmp_ln924_2_reg_1985;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_lv<12> > ap_phi_mux_indvar_flatten30_phi_fu_399_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_r_0_phi_fu_410_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_421_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_c_0_phi_fu_432_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_f_0_phi_fu_443_p4;
    sc_signal< sc_lv<14> > ap_phi_mux_storemerge_phi_fu_453_p4;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter1_storemerge_reg_450;
    sc_signal< sc_lv<1> > and_ln924_fu_1580_p2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln1117_10_fu_648_p1;
    sc_signal< sc_lv<64> > zext_ln1117_12_fu_677_p1;
    sc_signal< sc_lv<64> > zext_ln23_fu_696_p1;
    sc_signal< sc_lv<64> > zext_ln1117_11_fu_756_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln1117_14_fu_769_p1;
    sc_signal< sc_lv<64> > zext_ln1117_13_fu_871_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln1117_15_fu_885_p1;
    sc_signal< sc_lv<64> > sext_ln1117_fu_978_p1;
    sc_signal< sc_lv<64> > sext_ln1117_1_fu_982_p1;
    sc_signal< sc_lv<64> > zext_ln1117_16_fu_1093_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln203_15_fu_1106_p1;
    sc_signal< sc_lv<64> > grp_fu_461_p0;
    sc_signal< sc_lv<10> > tmp_fu_522_p3;
    sc_signal< sc_lv<7> > tmp_16_fu_534_p3;
    sc_signal< sc_lv<11> > zext_ln1117_fu_530_p1;
    sc_signal< sc_lv<11> > zext_ln1117_5_fu_542_p1;
    sc_signal< sc_lv<5> > select_ln32_3_fu_558_p3;
    sc_signal< sc_lv<5> > c_fu_472_p2;
    sc_signal< sc_lv<5> > add_ln23_1_fu_478_p2;
    sc_signal< sc_lv<1> > icmp_ln14_fu_594_p2;
    sc_signal< sc_lv<1> > xor_ln32_fu_588_p2;
    sc_signal< sc_lv<5> > select_ln32_fu_502_p3;
    sc_signal< sc_lv<1> > and_ln32_fu_600_p2;
    sc_signal< sc_lv<1> > or_ln32_fu_612_p2;
    sc_signal< sc_lv<5> > add_ln23_3_fu_606_p2;
    sc_signal< sc_lv<11> > add_ln1117_fu_642_p2;
    sc_signal< sc_lv<5> > add_ln23_4_fu_653_p2;
    sc_signal< sc_lv<5> > select_ln32_4_fu_572_p3;
    sc_signal< sc_lv<5> > select_ln32_8_fu_659_p3;
    sc_signal< sc_lv<11> > add_ln1117_4_fu_671_p2;
    sc_signal< sc_lv<5> > add_ln23_5_fu_682_p2;
    sc_signal< sc_lv<5> > select_ln32_5_fu_580_p3;
    sc_signal< sc_lv<5> > select_ln32_2_fu_716_p3;
    sc_signal< sc_lv<10> > tmp_17_fu_721_p3;
    sc_signal< sc_lv<7> > tmp_18_fu_733_p3;
    sc_signal< sc_lv<11> > zext_ln1117_6_fu_729_p1;
    sc_signal< sc_lv<11> > zext_ln1117_7_fu_741_p1;
    sc_signal< sc_lv<11> > add_ln1117_2_fu_751_p2;
    sc_signal< sc_lv<11> > add_ln1117_7_fu_764_p2;
    sc_signal< sc_lv<22> > mul_ln1118_1_fu_1601_p2;
    sc_signal< sc_lv<22> > mul_ln1118_fu_1594_p2;
    sc_signal< sc_lv<14> > tmp_8_fu_793_p4;
    sc_signal< sc_lv<22> > shl_ln_fu_802_p3;
    sc_signal< sc_lv<23> > sext_ln1118_3_fu_790_p1;
    sc_signal< sc_lv<24> > zext_ln703_fu_810_p1;
    sc_signal< sc_lv<24> > zext_ln1192_fu_814_p1;
    sc_signal< sc_lv<24> > add_ln1192_fu_818_p2;
    sc_signal< sc_lv<10> > tmp_s_fu_834_p3;
    sc_signal< sc_lv<7> > tmp_6_fu_845_p3;
    sc_signal< sc_lv<11> > zext_ln1117_8_fu_841_p1;
    sc_signal< sc_lv<11> > zext_ln1117_9_fu_852_p1;
    sc_signal< sc_lv<11> > sub_ln1117_2_fu_856_p2;
    sc_signal< sc_lv<11> > add_ln1117_5_fu_867_p2;
    sc_signal< sc_lv<11> > add_ln1117_8_fu_881_p2;
    sc_signal< sc_lv<23> > mul_ln1118_2_fu_1608_p2;
    sc_signal< sc_lv<22> > shl_ln728_1_fu_905_p3;
    sc_signal< sc_lv<24> > sext_ln1118_5_fu_902_p1;
    sc_signal< sc_lv<25> > zext_ln703_2_fu_912_p1;
    sc_signal< sc_lv<25> > zext_ln1192_1_fu_916_p1;
    sc_signal< sc_lv<23> > mul_ln1118_3_fu_1615_p2;
    sc_signal< sc_lv<25> > add_ln1192_1_fu_920_p2;
    sc_signal< sc_lv<14> > tmp_10_fu_936_p4;
    sc_signal< sc_lv<22> > shl_ln728_2_fu_946_p3;
    sc_signal< sc_lv<24> > sext_ln1118_7_fu_933_p1;
    sc_signal< sc_lv<25> > zext_ln703_3_fu_954_p1;
    sc_signal< sc_lv<25> > zext_ln1192_2_fu_958_p1;
    sc_signal< sc_lv<25> > add_ln1192_2_fu_962_p2;
    sc_signal< sc_lv<22> > mul_ln1118_4_fu_1622_p2;
    sc_signal< sc_lv<22> > shl_ln728_3_fu_996_p3;
    sc_signal< sc_lv<23> > sext_ln1118_9_fu_993_p1;
    sc_signal< sc_lv<24> > zext_ln703_4_fu_1003_p1;
    sc_signal< sc_lv<24> > zext_ln1192_3_fu_1007_p1;
    sc_signal< sc_lv<23> > mul_ln1118_5_fu_1629_p2;
    sc_signal< sc_lv<24> > add_ln1192_3_fu_1011_p2;
    sc_signal< sc_lv<14> > tmp_12_fu_1027_p4;
    sc_signal< sc_lv<22> > shl_ln728_4_fu_1037_p3;
    sc_signal< sc_lv<24> > sext_ln1118_11_fu_1024_p1;
    sc_signal< sc_lv<25> > zext_ln703_5_fu_1045_p1;
    sc_signal< sc_lv<25> > zext_ln1192_4_fu_1049_p1;
    sc_signal< sc_lv<25> > add_ln1192_4_fu_1053_p2;
    sc_signal< sc_lv<11> > tmp_19_fu_1076_p3;
    sc_signal< sc_lv<13> > p_shl_cast_fu_1069_p3;
    sc_signal< sc_lv<13> > zext_ln203_13_fu_1083_p1;
    sc_signal< sc_lv<13> > zext_ln203_14_fu_1097_p1;
    sc_signal< sc_lv<13> > sub_ln203_fu_1087_p2;
    sc_signal< sc_lv<13> > add_ln203_7_fu_1100_p2;
    sc_signal< sc_lv<23> > mul_ln1118_6_fu_1636_p2;
    sc_signal< sc_lv<22> > shl_ln728_5_fu_1121_p3;
    sc_signal< sc_lv<24> > sext_ln1118_13_fu_1118_p1;
    sc_signal< sc_lv<25> > zext_ln703_6_fu_1128_p1;
    sc_signal< sc_lv<25> > zext_ln1192_5_fu_1132_p1;
    sc_signal< sc_lv<23> > mul_ln1118_7_fu_1643_p2;
    sc_signal< sc_lv<25> > add_ln1192_5_fu_1136_p2;
    sc_signal< sc_lv<14> > tmp_14_fu_1152_p4;
    sc_signal< sc_lv<22> > shl_ln728_6_fu_1162_p3;
    sc_signal< sc_lv<24> > sext_ln1118_15_fu_1149_p1;
    sc_signal< sc_lv<25> > zext_ln703_7_fu_1170_p1;
    sc_signal< sc_lv<25> > zext_ln1192_6_fu_1174_p1;
    sc_signal< sc_lv<25> > add_ln1192_6_fu_1178_p2;
    sc_signal< sc_lv<23> > mul_ln1118_8_fu_1650_p2;
    sc_signal< sc_lv<22> > shl_ln728_7_fu_1215_p3;
    sc_signal< sc_lv<24> > sext_ln1118_17_fu_1212_p1;
    sc_signal< sc_lv<25> > zext_ln703_8_fu_1222_p1;
    sc_signal< sc_lv<25> > zext_ln1192_7_fu_1226_p1;
    sc_signal< sc_lv<25> > add_ln1192_7_fu_1230_p2;
    sc_signal< sc_lv<14> > sext_ln1265_fu_1246_p1;
    sc_signal< sc_lv<14> > trunc_ln708_8_fu_1236_p4;
    sc_signal< sc_lv<14> > tmp_V_8_fu_1274_p3;
    sc_signal< sc_lv<14> > p_Result_s_fu_1280_p4;
    sc_signal< sc_lv<32> > p_Result_33_fu_1290_p3;
    sc_signal< sc_lv<32> > l_fu_1298_p3;
    sc_signal< sc_lv<32> > sub_ln894_fu_1306_p2;
    sc_signal< sc_lv<32> > lsb_index_fu_1316_p2;
    sc_signal< sc_lv<31> > tmp_21_fu_1322_p4;
    sc_signal< sc_lv<4> > trunc_ln897_fu_1338_p1;
    sc_signal< sc_lv<4> > sub_ln897_fu_1342_p2;
    sc_signal< sc_lv<14> > zext_ln897_fu_1348_p1;
    sc_signal< sc_lv<14> > lshr_ln897_fu_1352_p2;
    sc_signal< sc_lv<14> > p_Result_29_fu_1358_p2;
    sc_signal< sc_lv<1> > icmp_ln897_fu_1332_p2;
    sc_signal< sc_lv<1> > icmp_ln897_2_fu_1364_p2;
    sc_signal< sc_lv<1> > tmp_22_fu_1376_p3;
    sc_signal< sc_lv<14> > trunc_ln894_fu_1312_p1;
    sc_signal< sc_lv<14> > add_ln899_fu_1390_p2;
    sc_signal< sc_lv<1> > p_Result_30_fu_1396_p3;
    sc_signal< sc_lv<1> > xor_ln899_fu_1384_p2;
    sc_signal< sc_lv<1> > and_ln899_fu_1404_p2;
    sc_signal< sc_lv<1> > a_fu_1370_p2;
    sc_signal< sc_lv<1> > or_ln899_fu_1410_p2;
    sc_signal< sc_lv<32> > zext_ln907_2_fu_1428_p1;
    sc_signal< sc_lv<32> > add_ln908_fu_1438_p2;
    sc_signal< sc_lv<32> > lshr_ln908_fu_1444_p2;
    sc_signal< sc_lv<32> > sub_ln908_fu_1454_p2;
    sc_signal< sc_lv<64> > m_fu_1424_p1;
    sc_signal< sc_lv<64> > zext_ln908_2_fu_1460_p1;
    sc_signal< sc_lv<1> > icmp_ln908_fu_1432_p2;
    sc_signal< sc_lv<64> > zext_ln908_fu_1450_p1;
    sc_signal< sc_lv<64> > shl_ln908_fu_1464_p2;
    sc_signal< sc_lv<32> > or_ln_fu_1416_p3;
    sc_signal< sc_lv<64> > zext_ln911_fu_1478_p1;
    sc_signal< sc_lv<64> > m_7_fu_1470_p3;
    sc_signal< sc_lv<64> > m_8_fu_1482_p2;
    sc_signal< sc_lv<11> > sub_ln915_fu_1530_p2;
    sc_signal< sc_lv<11> > select_ln915_fu_1523_p3;
    sc_signal< sc_lv<11> > add_ln915_fu_1535_p2;
    sc_signal< sc_lv<64> > m_11_fu_1520_p1;
    sc_signal< sc_lv<12> > tmp_7_fu_1541_p3;
    sc_signal< sc_lv<64> > p_Result_34_fu_1548_p5;
    sc_signal< sc_lv<1> > or_ln924_fu_1576_p2;
    sc_signal< sc_lv<1> > grp_fu_461_p2;
    sc_signal< sc_lv<5> > grp_fu_1586_p0;
    sc_signal< sc_lv<6> > grp_fu_1586_p1;
    sc_signal< sc_lv<5> > grp_fu_1586_p2;
    sc_signal< bool > ap_block_pp0_stage2_00001;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<10> > grp_fu_1586_p00;
    sc_signal< sc_lv<10> > grp_fu_1586_p20;
    sc_signal< bool > ap_condition_379;
    sc_signal< bool > ap_condition_387;
    sc_signal< bool > ap_condition_384;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state11;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<12> ap_const_lv12_FD8;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<8> ap_const_lv8_9C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<18> ap_const_lv18_3FFFF;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_FFFFFFCB;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<14> ap_const_lv14_3FFF;
    static const sc_lv<14> ap_const_lv14_3FCB;
    static const sc_lv<32> ap_const_lv32_FFFFFFCA;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<11> ap_const_lv11_3FE;
    static const sc_lv<11> ap_const_lv11_6;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_a_fu_1370_p2();
    void thread_add_ln1117_2_fu_751_p2();
    void thread_add_ln1117_3_fu_862_p2();
    void thread_add_ln1117_4_fu_671_p2();
    void thread_add_ln1117_5_fu_867_p2();
    void thread_add_ln1117_6_fu_876_p2();
    void thread_add_ln1117_7_fu_764_p2();
    void thread_add_ln1117_8_fu_881_p2();
    void thread_add_ln1117_9_fu_890_p2();
    void thread_add_ln1117_fu_642_p2();
    void thread_add_ln1192_1_fu_920_p2();
    void thread_add_ln1192_2_fu_962_p2();
    void thread_add_ln1192_3_fu_1011_p2();
    void thread_add_ln1192_4_fu_1053_p2();
    void thread_add_ln1192_5_fu_1136_p2();
    void thread_add_ln1192_6_fu_1178_p2();
    void thread_add_ln1192_7_fu_1230_p2();
    void thread_add_ln1192_fu_818_p2();
    void thread_add_ln11_fu_710_p2();
    void thread_add_ln203_7_fu_1100_p2();
    void thread_add_ln23_1_fu_478_p2();
    void thread_add_ln23_3_fu_606_p2();
    void thread_add_ln23_4_fu_653_p2();
    void thread_add_ln23_5_fu_682_p2();
    void thread_add_ln23_fu_552_p2();
    void thread_add_ln32_fu_566_p2();
    void thread_add_ln899_fu_1390_p2();
    void thread_add_ln8_fu_490_p2();
    void thread_add_ln908_fu_1438_p2();
    void thread_add_ln915_fu_1535_p2();
    void thread_and_ln32_fu_600_p2();
    void thread_and_ln899_fu_1404_p2();
    void thread_and_ln924_fu_1580_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_00001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_379();
    void thread_ap_condition_384();
    void thread_ap_condition_387();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_432_p4();
    void thread_ap_phi_mux_f_0_phi_fu_443_p4();
    void thread_ap_phi_mux_indvar_flatten30_phi_fu_399_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_421_p4();
    void thread_ap_phi_mux_r_0_phi_fu_410_p4();
    void thread_ap_phi_mux_storemerge_phi_fu_453_p4();
    void thread_ap_phi_reg_pp0_iter1_storemerge_reg_450();
    void thread_ap_ready();
    void thread_c_fu_472_p2();
    void thread_conv_1_bias_V_address0();
    void thread_conv_1_bias_V_ce0();
    void thread_conv_1_weights_V_0_0_address0();
    void thread_conv_1_weights_V_0_0_ce0();
    void thread_conv_1_weights_V_0_1_address0();
    void thread_conv_1_weights_V_0_1_ce0();
    void thread_conv_1_weights_V_0_2_address0();
    void thread_conv_1_weights_V_0_2_ce0();
    void thread_conv_1_weights_V_1_0_address0();
    void thread_conv_1_weights_V_1_0_ce0();
    void thread_conv_1_weights_V_1_1_address0();
    void thread_conv_1_weights_V_1_1_ce0();
    void thread_conv_1_weights_V_1_2_address0();
    void thread_conv_1_weights_V_1_2_ce0();
    void thread_conv_1_weights_V_2_0_address0();
    void thread_conv_1_weights_V_2_0_ce0();
    void thread_conv_1_weights_V_2_1_address0();
    void thread_conv_1_weights_V_2_1_ce0();
    void thread_conv_1_weights_V_2_2_address0();
    void thread_conv_1_weights_V_2_2_ce0();
    void thread_conv_out_V_address0();
    void thread_conv_out_V_ce0();
    void thread_conv_out_V_d0();
    void thread_conv_out_V_we0();
    void thread_f_fu_1194_p2();
    void thread_grp_fu_1586_p0();
    void thread_grp_fu_1586_p00();
    void thread_grp_fu_1586_p1();
    void thread_grp_fu_1586_p2();
    void thread_grp_fu_1586_p20();
    void thread_grp_fu_461_p0();
    void thread_icmp_ln11_fu_496_p2();
    void thread_icmp_ln14_fu_594_p2();
    void thread_icmp_ln885_fu_1255_p2();
    void thread_icmp_ln897_2_fu_1364_p2();
    void thread_icmp_ln897_fu_1332_p2();
    void thread_icmp_ln8_fu_484_p2();
    void thread_icmp_ln908_fu_1432_p2();
    void thread_icmp_ln924_2_fu_1571_p2();
    void thread_icmp_ln924_fu_1565_p2();
    void thread_input_V_address0();
    void thread_input_V_address1();
    void thread_input_V_ce0();
    void thread_input_V_ce1();
    void thread_l_fu_1298_p3();
    void thread_lsb_index_fu_1316_p2();
    void thread_lshr_ln897_fu_1352_p2();
    void thread_lshr_ln908_fu_1444_p2();
    void thread_m_11_fu_1520_p1();
    void thread_m_7_fu_1470_p3();
    void thread_m_8_fu_1482_p2();
    void thread_m_fu_1424_p1();
    void thread_or_ln32_fu_612_p2();
    void thread_or_ln899_fu_1410_p2();
    void thread_or_ln924_fu_1576_p2();
    void thread_or_ln_fu_1416_p3();
    void thread_p_Result_29_fu_1358_p2();
    void thread_p_Result_30_fu_1396_p3();
    void thread_p_Result_32_fu_1267_p3();
    void thread_p_Result_33_fu_1290_p3();
    void thread_p_Result_34_fu_1548_p5();
    void thread_p_Result_s_fu_1280_p4();
    void thread_p_Val2_28_fu_1249_p2();
    void thread_p_shl_cast_fu_1069_p3();
    void thread_r_fu_466_p2();
    void thread_select_ln11_fu_1199_p3();
    void thread_select_ln32_1_fu_510_p3();
    void thread_select_ln32_2_fu_716_p3();
    void thread_select_ln32_3_fu_558_p3();
    void thread_select_ln32_4_fu_572_p3();
    void thread_select_ln32_5_fu_580_p3();
    void thread_select_ln32_6_fu_618_p3();
    void thread_select_ln32_7_fu_626_p3();
    void thread_select_ln32_8_fu_659_p3();
    void thread_select_ln32_9_fu_688_p3();
    void thread_select_ln32_fu_502_p3();
    void thread_select_ln915_fu_1523_p3();
    void thread_sext_ln1117_1_fu_982_p1();
    void thread_sext_ln1117_fu_978_p1();
    void thread_sext_ln1118_11_fu_1024_p1();
    void thread_sext_ln1118_13_fu_1118_p1();
    void thread_sext_ln1118_15_fu_1149_p1();
    void thread_sext_ln1118_17_fu_1212_p1();
    void thread_sext_ln1118_3_fu_790_p1();
    void thread_sext_ln1118_5_fu_902_p1();
    void thread_sext_ln1118_7_fu_933_p1();
    void thread_sext_ln1118_9_fu_993_p1();
    void thread_sext_ln1265_fu_1246_p1();
    void thread_shl_ln728_1_fu_905_p3();
    void thread_shl_ln728_2_fu_946_p3();
    void thread_shl_ln728_3_fu_996_p3();
    void thread_shl_ln728_4_fu_1037_p3();
    void thread_shl_ln728_5_fu_1121_p3();
    void thread_shl_ln728_6_fu_1162_p3();
    void thread_shl_ln728_7_fu_1215_p3();
    void thread_shl_ln908_fu_1464_p2();
    void thread_shl_ln_fu_802_p3();
    void thread_sub_ln1117_1_fu_745_p2();
    void thread_sub_ln1117_2_fu_856_p2();
    void thread_sub_ln1117_fu_546_p2();
    void thread_sub_ln203_fu_1087_p2();
    void thread_sub_ln894_fu_1306_p2();
    void thread_sub_ln897_fu_1342_p2();
    void thread_sub_ln908_fu_1454_p2();
    void thread_sub_ln915_fu_1530_p2();
    void thread_tmp_10_fu_936_p4();
    void thread_tmp_12_fu_1027_p4();
    void thread_tmp_14_fu_1152_p4();
    void thread_tmp_16_fu_534_p3();
    void thread_tmp_17_fu_721_p3();
    void thread_tmp_18_fu_733_p3();
    void thread_tmp_19_fu_1076_p3();
    void thread_tmp_21_fu_1322_p4();
    void thread_tmp_22_fu_1376_p3();
    void thread_tmp_6_fu_845_p3();
    void thread_tmp_7_fu_1541_p3();
    void thread_tmp_8_fu_793_p4();
    void thread_tmp_V_8_fu_1274_p3();
    void thread_tmp_V_fu_1261_p2();
    void thread_tmp_fu_522_p3();
    void thread_tmp_s_fu_834_p3();
    void thread_trunc_ln708_8_fu_1236_p4();
    void thread_trunc_ln893_fu_1506_p1();
    void thread_trunc_ln894_fu_1312_p1();
    void thread_trunc_ln897_fu_1338_p1();
    void thread_xor_ln32_fu_588_p2();
    void thread_xor_ln899_fu_1384_p2();
    void thread_zext_ln1117_10_fu_648_p1();
    void thread_zext_ln1117_11_fu_756_p1();
    void thread_zext_ln1117_12_fu_677_p1();
    void thread_zext_ln1117_13_fu_871_p1();
    void thread_zext_ln1117_14_fu_769_p1();
    void thread_zext_ln1117_15_fu_885_p1();
    void thread_zext_ln1117_16_fu_1093_p1();
    void thread_zext_ln1117_5_fu_542_p1();
    void thread_zext_ln1117_6_fu_729_p1();
    void thread_zext_ln1117_7_fu_741_p1();
    void thread_zext_ln1117_8_fu_841_p1();
    void thread_zext_ln1117_9_fu_852_p1();
    void thread_zext_ln1117_fu_530_p1();
    void thread_zext_ln1192_1_fu_916_p1();
    void thread_zext_ln1192_2_fu_958_p1();
    void thread_zext_ln1192_3_fu_1007_p1();
    void thread_zext_ln1192_4_fu_1049_p1();
    void thread_zext_ln1192_5_fu_1132_p1();
    void thread_zext_ln1192_6_fu_1174_p1();
    void thread_zext_ln1192_7_fu_1226_p1();
    void thread_zext_ln1192_fu_814_p1();
    void thread_zext_ln203_13_fu_1083_p1();
    void thread_zext_ln203_14_fu_1097_p1();
    void thread_zext_ln203_15_fu_1106_p1();
    void thread_zext_ln23_fu_696_p1();
    void thread_zext_ln32_1_fu_638_p1();
    void thread_zext_ln32_2_fu_667_p1();
    void thread_zext_ln32_3_fu_761_p1();
    void thread_zext_ln703_2_fu_912_p1();
    void thread_zext_ln703_3_fu_954_p1();
    void thread_zext_ln703_4_fu_1003_p1();
    void thread_zext_ln703_5_fu_1045_p1();
    void thread_zext_ln703_6_fu_1128_p1();
    void thread_zext_ln703_7_fu_1170_p1();
    void thread_zext_ln703_8_fu_1222_p1();
    void thread_zext_ln703_fu_810_p1();
    void thread_zext_ln897_fu_1348_p1();
    void thread_zext_ln907_2_fu_1428_p1();
    void thread_zext_ln908_2_fu_1460_p1();
    void thread_zext_ln908_fu_1450_p1();
    void thread_zext_ln911_fu_1478_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
