<stg><name>activation_accelerator</name>


<trans_list>

<trans id="165" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="1" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="1" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="!0"/>
<literal name="stage_read" val="!1"/>
<literal name="stage_read" val="!2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="1" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="6"/>
</and_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="5"/>
</and_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="4"/>
</and_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="3"/>
</and_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="2"/>
</and_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="1"/>
</and_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="1" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="!0"/>
<literal name="config_r_read" val="!1"/>
<literal name="config_r_read" val="!2"/>
<literal name="config_r_read" val="!3"/>
<literal name="config_r_read" val="!4"/>
<literal name="config_r_read" val="!5"/>
<literal name="config_r_read" val="!6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="9" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="6"/>
</and_exp><and_exp><literal name="config_r_read" val="5"/>
</and_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp><and_exp><literal name="config_r_read" val="1"/>
</and_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="6"/>
</and_exp><and_exp><literal name="config_r_read" val="5"/>
</and_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp><and_exp><literal name="config_r_read" val="1"/>
</and_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="12" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln1290 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10

]]></Node>
<StgValue><ssdm name="spectopmodule_ln1290"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 49152, void @empty_13, void @empty_14, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 49152, void @empty_4, void @empty_14, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 49152, void @empty_16, void @empty_14, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_18, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_25, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_21, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_25, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_22, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_25, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stage

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_23, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_25, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_2, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_25, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %config_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_r

]]></Node>
<StgValue><ssdm name="config_r_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21 %stage_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stage

]]></Node>
<StgValue><ssdm name="stage_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:22 %out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_r_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:23 %in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1

]]></Node>
<StgValue><ssdm name="in1_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:24 %in0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in0

]]></Node>
<StgValue><ssdm name="in0_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %x = alloca i64 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %x_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %x_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
entry:28 %x_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
entry:29 %x_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
entry:30 %x_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_5"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
entry:31 %x_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_6"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
entry:32 %x_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_7"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
entry:33 %x_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_8"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %x_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_9"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
entry:35 %x_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_10"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
entry:36 %x_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_11"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
entry:37 %x_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_12"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
entry:38 %x_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_13"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
entry:39 %x_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_14"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
entry:40 %x_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_15"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
entry:41 %y = alloca i64 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
entry:42 %y_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
entry:43 %y_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
entry:44 %y_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
entry:45 %y_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
entry:46 %y_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
entry:47 %y_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="y_6"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
entry:48 %y_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="y_7"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
entry:49 %y_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="y_8"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
entry:50 %y_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="y_9"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
entry:51 %y_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="y_10"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
entry:52 %y_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="y_11"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
entry:53 %y_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="y_12"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
entry:54 %y_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="y_13"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
entry:55 %y_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="y_14"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
entry:56 %y_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="y_15"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
entry:57 %switch_ln1303 = switch i32 %stage_read, void %if.end76, i32 0, void %stage_0_load0, i32 1, void %if.then17, i32 2, void %stage_2_store

]]></Node>
<StgValue><ssdm name="switch_ln1303"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
stage_2_store:0 %trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %out_r_read, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
if.then17:0 %switch_ln1315 = switch i32 %config_r_read, void %if.end54, i32 0, void %for.inc.i.preheader, i32 1, void %for.inc.i23.preheader, i32 2, void %for.inc.i33.preheader, i32 3, void %for.inc.i53.preheader, i32 4, void %for.inc.i63.preheader, i32 5, void %for.inc.i73.preheader, i32 6, void %for.inc.i83.preheader

]]></Node>
<StgValue><ssdm name="switch_ln1315"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16">
<![CDATA[
for.inc.i83.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop11, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16">
<![CDATA[
for.inc.i73.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop10, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16">
<![CDATA[
for.inc.i63.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop9, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16">
<![CDATA[
for.inc.i53.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop8, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16">
<![CDATA[
for.inc.i33.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop6, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16">
<![CDATA[
for.inc.i33.preheader:1 %call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop7, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %buf1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16">
<![CDATA[
for.inc.i23.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop5, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16">
<![CDATA[
for.inc.i.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16">
<![CDATA[
for.inc.i.preheader:1 %call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop4, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %buf1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
stage_0_load0:0 %trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in0_read, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
stage_0_load0:5 %trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in1_read, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="63">
<![CDATA[
stage_2_store:1 %sext_ln1361 = sext i63 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln1361"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
stage_2_store:2 %gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln1361

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
stage_2_store:3 %empty_114 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem2_addr, i32 49152

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="96" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="0">
<![CDATA[
stage_2_store:4 %call_ln1361 = call void @activation_accelerator_Pipeline_stage_2_store, i16 %gmem2, i63 %trunc_ln2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15

]]></Node>
<StgValue><ssdm name="call_ln1361"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="97" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="0">
<![CDATA[
stage_2_store:4 %call_ln1361 = call void @activation_accelerator_Pipeline_stage_2_store, i16 %gmem2, i63 %trunc_ln2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15

]]></Node>
<StgValue><ssdm name="call_ln1361"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
stage_2_store:5 %empty_115 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="99" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
stage_2_store:5 %empty_115 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="100" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
stage_2_store:5 %empty_115 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
stage_2_store:5 %empty_115 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
stage_2_store:5 %empty_115 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
stage_2_store:6 %br_ln1365 = br void %if.end76

]]></Node>
<StgValue><ssdm name="br_ln1365"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16">
<![CDATA[
for.inc.i83.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop11, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16">
<![CDATA[
for.inc.i73.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop10, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16">
<![CDATA[
for.inc.i63.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop9, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16">
<![CDATA[
for.inc.i53.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop8, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16">
<![CDATA[
for.inc.i33.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop6, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16">
<![CDATA[
for.inc.i33.preheader:1 %call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop7, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %buf1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16">
<![CDATA[
for.inc.i23.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop5, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16">
<![CDATA[
for.inc.i.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16">
<![CDATA[
for.inc.i.preheader:1 %call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop4, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %buf1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="113" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="0" op_34_bw="0">
<![CDATA[
for.inc.i83.preheader:1 %call_ln1355 = call void @float_layer_norm3, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15

]]></Node>
<StgValue><ssdm name="call_ln1355"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="0" op_34_bw="0">
<![CDATA[
for.inc.i73.preheader:1 %call_ln1351 = call void @float_rms_norm3, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15

]]></Node>
<StgValue><ssdm name="call_ln1351"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="0" op_34_bw="0">
<![CDATA[
for.inc.i63.preheader:1 %call_ln1347 = call void @float_silu2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15

]]></Node>
<StgValue><ssdm name="call_ln1347"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="0" op_34_bw="0">
<![CDATA[
for.inc.i53.preheader:1 %call_ln1343 = call void @float_gelu2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15

]]></Node>
<StgValue><ssdm name="call_ln1343"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="0" op_50_bw="0" op_51_bw="0">
<![CDATA[
for.inc.i33.preheader:2 %call_ln1335 = call void @float_Multiply2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15

]]></Node>
<StgValue><ssdm name="call_ln1335"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="0" op_34_bw="0">
<![CDATA[
for.inc.i23.preheader:1 %call_ln1326 = call void @float_safe_softmax3, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15

]]></Node>
<StgValue><ssdm name="call_ln1326"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="0" op_50_bw="0" op_51_bw="0">
<![CDATA[
for.inc.i.preheader:2 %call_ln1318 = call void @float_add2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15

]]></Node>
<StgValue><ssdm name="call_ln1318"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="120" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="0" op_34_bw="0">
<![CDATA[
for.inc.i83.preheader:1 %call_ln1355 = call void @float_layer_norm3, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15

]]></Node>
<StgValue><ssdm name="call_ln1355"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i83.preheader:2 %br_ln1356 = br void %if.end54

]]></Node>
<StgValue><ssdm name="br_ln1356"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="0" op_34_bw="0">
<![CDATA[
for.inc.i73.preheader:1 %call_ln1351 = call void @float_rms_norm3, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15

]]></Node>
<StgValue><ssdm name="call_ln1351"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i73.preheader:2 %br_ln1352 = br void %if.end55

]]></Node>
<StgValue><ssdm name="br_ln1352"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="0" op_34_bw="0">
<![CDATA[
for.inc.i63.preheader:1 %call_ln1347 = call void @float_silu2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15

]]></Node>
<StgValue><ssdm name="call_ln1347"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i63.preheader:2 %br_ln1348 = br void %if.end56

]]></Node>
<StgValue><ssdm name="br_ln1348"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="0" op_34_bw="0">
<![CDATA[
for.inc.i53.preheader:1 %call_ln1343 = call void @float_gelu2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15

]]></Node>
<StgValue><ssdm name="call_ln1343"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i53.preheader:2 %br_ln1344 = br void %if.end57

]]></Node>
<StgValue><ssdm name="br_ln1344"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="0" op_50_bw="0" op_51_bw="0">
<![CDATA[
for.inc.i33.preheader:2 %call_ln1335 = call void @float_Multiply2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15

]]></Node>
<StgValue><ssdm name="call_ln1335"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i33.preheader:3 %br_ln1340 = br void %if.end58

]]></Node>
<StgValue><ssdm name="br_ln1340"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="0" op_34_bw="0">
<![CDATA[
for.inc.i23.preheader:1 %call_ln1326 = call void @float_safe_softmax3, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15

]]></Node>
<StgValue><ssdm name="call_ln1326"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i23.preheader:2 %br_ln1331 = br void %if.end59

]]></Node>
<StgValue><ssdm name="br_ln1331"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="0" op_50_bw="0" op_51_bw="0">
<![CDATA[
for.inc.i.preheader:2 %call_ln1318 = call void @float_add2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15

]]></Node>
<StgValue><ssdm name="call_ln1318"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.preheader:3 %br_ln1323 = br void %if.end60

]]></Node>
<StgValue><ssdm name="br_ln1323"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="!0"/>
<literal name="config_r_read" val="!1"/>
<literal name="config_r_read" val="!2"/>
<literal name="config_r_read" val="!3"/>
<literal name="config_r_read" val="!4"/>
<literal name="config_r_read" val="!5"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
if.end54:0 %br_ln0 = br void %if.end55

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="!0"/>
<literal name="config_r_read" val="!1"/>
<literal name="config_r_read" val="!2"/>
<literal name="config_r_read" val="!3"/>
<literal name="config_r_read" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
if.end55:0 %br_ln0 = br void %if.end56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="!0"/>
<literal name="config_r_read" val="!1"/>
<literal name="config_r_read" val="!2"/>
<literal name="config_r_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
if.end56:0 %br_ln0 = br void %if.end57

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="!0"/>
<literal name="config_r_read" val="!1"/>
<literal name="config_r_read" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
if.end57:0 %br_ln0 = br void %if.end58

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="!0"/>
<literal name="config_r_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
if.end58:0 %br_ln0 = br void %if.end59

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
if.end59:0 %br_ln0 = br void %if.end60

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
if.end60:0 %br_ln1359 = br void %if.end76

]]></Node>
<StgValue><ssdm name="br_ln1359"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="63">
<![CDATA[
stage_0_load0:1 %sext_ln1305 = sext i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln1305"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
stage_0_load0:2 %gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln1305

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
stage_0_load0:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="63">
<![CDATA[
stage_0_load0:6 %sext_ln1309 = sext i63 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln1309"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
stage_0_load0:7 %gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln1309

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
stage_0_load0:8 %empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 49152

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="147" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
stage_0_load0:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
stage_0_load0:8 %empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 49152

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="149" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
stage_0_load0:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
stage_0_load0:8 %empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 49152

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="151" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
stage_0_load0:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
stage_0_load0:8 %empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 49152

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="153" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
stage_0_load0:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
stage_0_load0:8 %empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 49152

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="155" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
stage_0_load0:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
stage_0_load0:8 %empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 49152

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="157" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
stage_0_load0:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
stage_0_load0:8 %empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 49152

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="159" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="0">
<![CDATA[
stage_0_load0:4 %call_ln1305 = call void @activation_accelerator_Pipeline_stage_0_load0, i16 %gmem0, i63 %trunc_ln, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln1305"/></StgValue>
</operation>

<operation id="160" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="0">
<![CDATA[
stage_0_load0:9 %call_ln1309 = call void @activation_accelerator_Pipeline_stage_0_load1, i16 %gmem1, i63 %trunc_ln1, i16 %buf1

]]></Node>
<StgValue><ssdm name="call_ln1309"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="161" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="0">
<![CDATA[
stage_0_load0:4 %call_ln1305 = call void @activation_accelerator_Pipeline_stage_0_load0, i16 %gmem0, i63 %trunc_ln, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln1305"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="0">
<![CDATA[
stage_0_load0:9 %call_ln1309 = call void @activation_accelerator_Pipeline_stage_0_load1, i16 %gmem1, i63 %trunc_ln1, i16 %buf1

]]></Node>
<StgValue><ssdm name="call_ln1309"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
stage_0_load0:10 %br_ln0 = br void %if.end76

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0">
<![CDATA[
if.end76:0 %ret_ln1365 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1365"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
