|RISC_Pipeline
clk => IFIDReg:IFID.clk
clk => IDORReg:IDOR.clk
clk => Register_File:R_file.clk
clk => Multiple_Reg:Multiple_Counter.clk
clk => OREXReg:OREX.clk
clk => EXMMReg:EXMM.clk
clk => data_memory:Dmemory.clk
clk => MMWBReg:MMWB.clk
reset => reset_im.IN1
reset => pc_in_sel[1].IN1
reset => pc_in_sel[0].IN1
reset => reset1.IN1
reset => WR_E1.IN1
reset => reset2.IN1
reset => WR_E2.IN1
reset => WR_E_M.IN1
reset => reset3.IN1
reset => WR_E3.IN1
reset => reset4.IN1
reset => WR_E4.IN1
reset => WR_MD.IN1
reset => WR_E5.IN1
reset => WR_E_R_file.IN1
reset => PC_write.IN1
reset => Register_File:R_file.reset
reset => data_memory:Dmemory.reset
reset => MMWBReg:MMWB.reset
mem_0[0] << data_memory:Dmemory.mem_0[0]
mem_0[1] << data_memory:Dmemory.mem_0[1]
mem_0[2] << data_memory:Dmemory.mem_0[2]
mem_0[3] << data_memory:Dmemory.mem_0[3]
mem_0[4] << data_memory:Dmemory.mem_0[4]
mem_0[5] << data_memory:Dmemory.mem_0[5]
mem_0[6] << data_memory:Dmemory.mem_0[6]
mem_0[7] << data_memory:Dmemory.mem_0[7]
mem_0[8] << data_memory:Dmemory.mem_0[8]
mem_0[9] << data_memory:Dmemory.mem_0[9]
mem_0[10] << data_memory:Dmemory.mem_0[10]
mem_0[11] << data_memory:Dmemory.mem_0[11]
mem_0[12] << data_memory:Dmemory.mem_0[12]
mem_0[13] << data_memory:Dmemory.mem_0[13]
mem_0[14] << data_memory:Dmemory.mem_0[14]
mem_0[15] << data_memory:Dmemory.mem_0[15]
mem_1[0] << data_memory:Dmemory.mem_1[0]
mem_1[1] << data_memory:Dmemory.mem_1[1]
mem_1[2] << data_memory:Dmemory.mem_1[2]
mem_1[3] << data_memory:Dmemory.mem_1[3]
mem_1[4] << data_memory:Dmemory.mem_1[4]
mem_1[5] << data_memory:Dmemory.mem_1[5]
mem_1[6] << data_memory:Dmemory.mem_1[6]
mem_1[7] << data_memory:Dmemory.mem_1[7]
mem_1[8] << data_memory:Dmemory.mem_1[8]
mem_1[9] << data_memory:Dmemory.mem_1[9]
mem_1[10] << data_memory:Dmemory.mem_1[10]
mem_1[11] << data_memory:Dmemory.mem_1[11]
mem_1[12] << data_memory:Dmemory.mem_1[12]
mem_1[13] << data_memory:Dmemory.mem_1[13]
mem_1[14] << data_memory:Dmemory.mem_1[14]
mem_1[15] << data_memory:Dmemory.mem_1[15]
mem_2[0] << data_memory:Dmemory.mem_2[0]
mem_2[1] << data_memory:Dmemory.mem_2[1]
mem_2[2] << data_memory:Dmemory.mem_2[2]
mem_2[3] << data_memory:Dmemory.mem_2[3]
mem_2[4] << data_memory:Dmemory.mem_2[4]
mem_2[5] << data_memory:Dmemory.mem_2[5]
mem_2[6] << data_memory:Dmemory.mem_2[6]
mem_2[7] << data_memory:Dmemory.mem_2[7]
mem_2[8] << data_memory:Dmemory.mem_2[8]
mem_2[9] << data_memory:Dmemory.mem_2[9]
mem_2[10] << data_memory:Dmemory.mem_2[10]
mem_2[11] << data_memory:Dmemory.mem_2[11]
mem_2[12] << data_memory:Dmemory.mem_2[12]
mem_2[13] << data_memory:Dmemory.mem_2[13]
mem_2[14] << data_memory:Dmemory.mem_2[14]
mem_2[15] << data_memory:Dmemory.mem_2[15]
mem_3[0] << data_memory:Dmemory.mem_3[0]
mem_3[1] << data_memory:Dmemory.mem_3[1]
mem_3[2] << data_memory:Dmemory.mem_3[2]
mem_3[3] << data_memory:Dmemory.mem_3[3]
mem_3[4] << data_memory:Dmemory.mem_3[4]
mem_3[5] << data_memory:Dmemory.mem_3[5]
mem_3[6] << data_memory:Dmemory.mem_3[6]
mem_3[7] << data_memory:Dmemory.mem_3[7]
mem_3[8] << data_memory:Dmemory.mem_3[8]
mem_3[9] << data_memory:Dmemory.mem_3[9]
mem_3[10] << data_memory:Dmemory.mem_3[10]
mem_3[11] << data_memory:Dmemory.mem_3[11]
mem_3[12] << data_memory:Dmemory.mem_3[12]
mem_3[13] << data_memory:Dmemory.mem_3[13]
mem_3[14] << data_memory:Dmemory.mem_3[14]
mem_3[15] << data_memory:Dmemory.mem_3[15]


|RISC_Pipeline|instruction_memory:IM
mem_add[0] => addr[0].DATAIN
mem_add[1] => addr[1].DATAIN
mem_add[2] => addr[2].DATAIN
mem_add[3] => addr[3].DATAIN
mem_add[4] => addr[4].DATAIN
mem_add[5] => ~NO_FANOUT~
mem_add[6] => ~NO_FANOUT~
mem_add[7] => ~NO_FANOUT~
mem_add[8] => ~NO_FANOUT~
mem_add[9] => ~NO_FANOUT~
mem_add[10] => ~NO_FANOUT~
mem_add[11] => ~NO_FANOUT~
mem_add[12] => ~NO_FANOUT~
mem_add[13] => ~NO_FANOUT~
mem_add[14] => ~NO_FANOUT~
mem_add[15] => ~NO_FANOUT~
reset => mem_out.OUTPUTSELECT
reset => mem_out.OUTPUTSELECT
reset => mem_out.OUTPUTSELECT
reset => mem_out.OUTPUTSELECT
reset => mem_out.OUTPUTSELECT
reset => mem_out.OUTPUTSELECT
reset => mem_out.OUTPUTSELECT
reset => mem_out.OUTPUTSELECT
reset => mem_out.OUTPUTSELECT
reset => mem_out.OUTPUTSELECT
reset => mem_out.OUTPUTSELECT
reset => mem_out.OUTPUTSELECT
reset => mem_out.OUTPUTSELECT
reset => mem_out.OUTPUTSELECT
reset => mem_out.OUTPUTSELECT
reset => mem_out.OUTPUTSELECT
reset => addr[0].LATCH_ENABLE
reset => addr[2].LATCH_ENABLE
reset => addr[3].LATCH_ENABLE
reset => addr[4].LATCH_ENABLE
reset => addr[1].LATCH_ENABLE
mem_out[0] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[1] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[2] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[3] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[4] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[5] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[6] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[7] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[8] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[9] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[10] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[11] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[12] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[13] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[14] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[15] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|ALU2:ALU2_inst
PC[0] => temp_sum.IN0
PC[0] => carry.IN0
PC[0] => PCout[0].DATAIN
PC[1] => temp_sum.IN1
PC[1] => carry.IN1
PC[2] => temp_sum.IN1
PC[2] => carry.IN1
PC[3] => temp_sum.IN1
PC[3] => carry.IN1
PC[4] => temp_sum.IN1
PC[4] => carry.IN1
PC[5] => temp_sum.IN1
PC[5] => carry.IN1
PC[6] => temp_sum.IN1
PC[6] => carry.IN1
PC[7] => temp_sum.IN1
PC[7] => carry.IN1
PC[8] => temp_sum.IN1
PC[8] => carry.IN1
PC[9] => temp_sum.IN1
PC[9] => carry.IN1
PC[10] => temp_sum.IN1
PC[10] => carry.IN1
PC[11] => temp_sum.IN1
PC[11] => carry.IN1
PC[12] => temp_sum.IN1
PC[12] => carry.IN1
PC[13] => temp_sum.IN1
PC[13] => carry.IN1
PC[14] => temp_sum.IN1
PC[14] => carry.IN1
PC[15] => temp_sum.IN1
PCout[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PCout[1] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCout[2] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCout[3] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCout[4] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCout[5] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCout[6] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCout[7] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCout[8] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCout[9] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCout[10] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCout[11] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCout[12] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCout[13] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCout[14] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCout[15] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|mux_4_1:pc_in_mux
three[0] => Mux15.IN0
three[1] => Mux14.IN0
three[2] => Mux13.IN0
three[3] => Mux12.IN0
three[4] => Mux11.IN0
three[5] => Mux10.IN0
three[6] => Mux9.IN0
three[7] => Mux8.IN0
three[8] => Mux7.IN0
three[9] => Mux6.IN0
three[10] => Mux5.IN0
three[11] => Mux4.IN0
three[12] => Mux3.IN0
three[13] => Mux2.IN0
three[14] => Mux1.IN0
three[15] => Mux0.IN0
two[0] => Mux15.IN1
two[1] => Mux14.IN1
two[2] => Mux13.IN1
two[3] => Mux12.IN1
two[4] => Mux11.IN1
two[5] => Mux10.IN1
two[6] => Mux9.IN1
two[7] => Mux8.IN1
two[8] => Mux7.IN1
two[9] => Mux6.IN1
two[10] => Mux5.IN1
two[11] => Mux4.IN1
two[12] => Mux3.IN1
two[13] => Mux2.IN1
two[14] => Mux1.IN1
two[15] => Mux0.IN1
one[0] => Mux15.IN2
one[1] => Mux14.IN2
one[2] => Mux13.IN2
one[3] => Mux12.IN2
one[4] => Mux11.IN2
one[5] => Mux10.IN2
one[6] => Mux9.IN2
one[7] => Mux8.IN2
one[8] => Mux7.IN2
one[9] => Mux6.IN2
one[10] => Mux5.IN2
one[11] => Mux4.IN2
one[12] => Mux3.IN2
one[13] => Mux2.IN2
one[14] => Mux1.IN2
one[15] => Mux0.IN2
zero[0] => Mux15.IN3
zero[1] => Mux14.IN3
zero[2] => Mux13.IN3
zero[3] => Mux12.IN3
zero[4] => Mux11.IN3
zero[5] => Mux10.IN3
zero[6] => Mux9.IN3
zero[7] => Mux8.IN3
zero[8] => Mux7.IN3
zero[9] => Mux6.IN3
zero[10] => Mux5.IN3
zero[11] => Mux4.IN3
zero[12] => Mux3.IN3
zero[13] => Mux2.IN3
zero[14] => Mux1.IN3
zero[15] => Mux0.IN3
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4


|RISC_Pipeline|R0PCForwardingUnit:R0_PC_Fwd_Unit
EX_dest_reg_add[0] => Equal0.IN2
EX_dest_reg_add[1] => Equal0.IN1
EX_dest_reg_add[2] => Equal0.IN0
MM_dest_reg_add[0] => Equal1.IN2
MM_dest_reg_add[1] => Equal1.IN1
MM_dest_reg_add[2] => Equal1.IN0
PC_selected_without_fwd[0] => Mux15.IN0
PC_selected_without_fwd[0] => Mux15.IN1
PC_selected_without_fwd[0] => Mux15.IN2
PC_selected_without_fwd[0] => Mux15.IN3
PC_selected_without_fwd[0] => Mux15.IN4
PC_selected_without_fwd[0] => Mux15.IN5
PC_selected_without_fwd[0] => Mux15.IN6
PC_selected_without_fwd[0] => Mux15.IN7
PC_selected_without_fwd[0] => Mux15.IN8
PC_selected_without_fwd[0] => Mux15.IN9
PC_selected_without_fwd[0] => Mux32.IN0
PC_selected_without_fwd[0] => Mux32.IN1
PC_selected_without_fwd[0] => Mux32.IN2
PC_selected_without_fwd[0] => Mux32.IN3
PC_selected_without_fwd[0] => Mux32.IN4
PC_selected_without_fwd[0] => Mux32.IN5
PC_selected_without_fwd[0] => Mux32.IN6
PC_selected_without_fwd[0] => pc_out.DATAA
PC_selected_without_fwd[1] => Mux14.IN0
PC_selected_without_fwd[1] => Mux14.IN1
PC_selected_without_fwd[1] => Mux14.IN2
PC_selected_without_fwd[1] => Mux14.IN3
PC_selected_without_fwd[1] => Mux14.IN4
PC_selected_without_fwd[1] => Mux14.IN5
PC_selected_without_fwd[1] => Mux14.IN6
PC_selected_without_fwd[1] => Mux14.IN7
PC_selected_without_fwd[1] => Mux14.IN8
PC_selected_without_fwd[1] => Mux14.IN9
PC_selected_without_fwd[1] => Mux31.IN0
PC_selected_without_fwd[1] => Mux31.IN1
PC_selected_without_fwd[1] => Mux31.IN2
PC_selected_without_fwd[1] => Mux31.IN3
PC_selected_without_fwd[1] => Mux31.IN4
PC_selected_without_fwd[1] => Mux31.IN5
PC_selected_without_fwd[1] => Mux31.IN6
PC_selected_without_fwd[1] => pc_out.DATAA
PC_selected_without_fwd[2] => Mux13.IN0
PC_selected_without_fwd[2] => Mux13.IN1
PC_selected_without_fwd[2] => Mux13.IN2
PC_selected_without_fwd[2] => Mux13.IN3
PC_selected_without_fwd[2] => Mux13.IN4
PC_selected_without_fwd[2] => Mux13.IN5
PC_selected_without_fwd[2] => Mux13.IN6
PC_selected_without_fwd[2] => Mux13.IN7
PC_selected_without_fwd[2] => Mux13.IN8
PC_selected_without_fwd[2] => Mux13.IN9
PC_selected_without_fwd[2] => Mux30.IN0
PC_selected_without_fwd[2] => Mux30.IN1
PC_selected_without_fwd[2] => Mux30.IN2
PC_selected_without_fwd[2] => Mux30.IN3
PC_selected_without_fwd[2] => Mux30.IN4
PC_selected_without_fwd[2] => Mux30.IN5
PC_selected_without_fwd[2] => Mux30.IN6
PC_selected_without_fwd[2] => pc_out.DATAA
PC_selected_without_fwd[3] => Mux12.IN0
PC_selected_without_fwd[3] => Mux12.IN1
PC_selected_without_fwd[3] => Mux12.IN2
PC_selected_without_fwd[3] => Mux12.IN3
PC_selected_without_fwd[3] => Mux12.IN4
PC_selected_without_fwd[3] => Mux12.IN5
PC_selected_without_fwd[3] => Mux12.IN6
PC_selected_without_fwd[3] => Mux12.IN7
PC_selected_without_fwd[3] => Mux12.IN8
PC_selected_without_fwd[3] => Mux12.IN9
PC_selected_without_fwd[3] => Mux29.IN0
PC_selected_without_fwd[3] => Mux29.IN1
PC_selected_without_fwd[3] => Mux29.IN2
PC_selected_without_fwd[3] => Mux29.IN3
PC_selected_without_fwd[3] => Mux29.IN4
PC_selected_without_fwd[3] => Mux29.IN5
PC_selected_without_fwd[3] => Mux29.IN6
PC_selected_without_fwd[3] => pc_out.DATAA
PC_selected_without_fwd[4] => Mux11.IN0
PC_selected_without_fwd[4] => Mux11.IN1
PC_selected_without_fwd[4] => Mux11.IN2
PC_selected_without_fwd[4] => Mux11.IN3
PC_selected_without_fwd[4] => Mux11.IN4
PC_selected_without_fwd[4] => Mux11.IN5
PC_selected_without_fwd[4] => Mux11.IN6
PC_selected_without_fwd[4] => Mux11.IN7
PC_selected_without_fwd[4] => Mux11.IN8
PC_selected_without_fwd[4] => Mux11.IN9
PC_selected_without_fwd[4] => Mux28.IN0
PC_selected_without_fwd[4] => Mux28.IN1
PC_selected_without_fwd[4] => Mux28.IN2
PC_selected_without_fwd[4] => Mux28.IN3
PC_selected_without_fwd[4] => Mux28.IN4
PC_selected_without_fwd[4] => Mux28.IN5
PC_selected_without_fwd[4] => Mux28.IN6
PC_selected_without_fwd[4] => pc_out.DATAA
PC_selected_without_fwd[5] => Mux10.IN0
PC_selected_without_fwd[5] => Mux10.IN1
PC_selected_without_fwd[5] => Mux10.IN2
PC_selected_without_fwd[5] => Mux10.IN3
PC_selected_without_fwd[5] => Mux10.IN4
PC_selected_without_fwd[5] => Mux10.IN5
PC_selected_without_fwd[5] => Mux10.IN6
PC_selected_without_fwd[5] => Mux10.IN7
PC_selected_without_fwd[5] => Mux10.IN8
PC_selected_without_fwd[5] => Mux10.IN9
PC_selected_without_fwd[5] => Mux27.IN0
PC_selected_without_fwd[5] => Mux27.IN1
PC_selected_without_fwd[5] => Mux27.IN2
PC_selected_without_fwd[5] => Mux27.IN3
PC_selected_without_fwd[5] => Mux27.IN4
PC_selected_without_fwd[5] => Mux27.IN5
PC_selected_without_fwd[5] => Mux27.IN6
PC_selected_without_fwd[5] => pc_out.DATAA
PC_selected_without_fwd[6] => Mux9.IN0
PC_selected_without_fwd[6] => Mux9.IN1
PC_selected_without_fwd[6] => Mux9.IN2
PC_selected_without_fwd[6] => Mux9.IN3
PC_selected_without_fwd[6] => Mux9.IN4
PC_selected_without_fwd[6] => Mux9.IN5
PC_selected_without_fwd[6] => Mux9.IN6
PC_selected_without_fwd[6] => Mux9.IN7
PC_selected_without_fwd[6] => Mux9.IN8
PC_selected_without_fwd[6] => Mux9.IN9
PC_selected_without_fwd[6] => Mux26.IN0
PC_selected_without_fwd[6] => Mux26.IN1
PC_selected_without_fwd[6] => Mux26.IN2
PC_selected_without_fwd[6] => Mux26.IN3
PC_selected_without_fwd[6] => Mux26.IN4
PC_selected_without_fwd[6] => Mux26.IN5
PC_selected_without_fwd[6] => Mux26.IN6
PC_selected_without_fwd[6] => pc_out.DATAA
PC_selected_without_fwd[7] => Mux8.IN0
PC_selected_without_fwd[7] => Mux8.IN1
PC_selected_without_fwd[7] => Mux8.IN2
PC_selected_without_fwd[7] => Mux8.IN3
PC_selected_without_fwd[7] => Mux8.IN4
PC_selected_without_fwd[7] => Mux8.IN5
PC_selected_without_fwd[7] => Mux8.IN6
PC_selected_without_fwd[7] => Mux8.IN7
PC_selected_without_fwd[7] => Mux8.IN8
PC_selected_without_fwd[7] => Mux8.IN9
PC_selected_without_fwd[7] => Mux25.IN0
PC_selected_without_fwd[7] => Mux25.IN1
PC_selected_without_fwd[7] => Mux25.IN2
PC_selected_without_fwd[7] => Mux25.IN3
PC_selected_without_fwd[7] => Mux25.IN4
PC_selected_without_fwd[7] => Mux25.IN5
PC_selected_without_fwd[7] => Mux25.IN6
PC_selected_without_fwd[7] => pc_out.DATAA
PC_selected_without_fwd[8] => Mux7.IN0
PC_selected_without_fwd[8] => Mux7.IN1
PC_selected_without_fwd[8] => Mux7.IN2
PC_selected_without_fwd[8] => Mux7.IN3
PC_selected_without_fwd[8] => Mux7.IN4
PC_selected_without_fwd[8] => Mux7.IN5
PC_selected_without_fwd[8] => Mux7.IN6
PC_selected_without_fwd[8] => Mux7.IN7
PC_selected_without_fwd[8] => Mux7.IN8
PC_selected_without_fwd[8] => Mux7.IN9
PC_selected_without_fwd[8] => Mux24.IN0
PC_selected_without_fwd[8] => Mux24.IN1
PC_selected_without_fwd[8] => Mux24.IN2
PC_selected_without_fwd[8] => Mux24.IN3
PC_selected_without_fwd[8] => Mux24.IN4
PC_selected_without_fwd[8] => Mux24.IN5
PC_selected_without_fwd[8] => Mux24.IN6
PC_selected_without_fwd[8] => pc_out.DATAA
PC_selected_without_fwd[9] => Mux6.IN0
PC_selected_without_fwd[9] => Mux6.IN1
PC_selected_without_fwd[9] => Mux6.IN2
PC_selected_without_fwd[9] => Mux6.IN3
PC_selected_without_fwd[9] => Mux6.IN4
PC_selected_without_fwd[9] => Mux6.IN5
PC_selected_without_fwd[9] => Mux6.IN6
PC_selected_without_fwd[9] => Mux6.IN7
PC_selected_without_fwd[9] => Mux6.IN8
PC_selected_without_fwd[9] => Mux6.IN9
PC_selected_without_fwd[9] => Mux23.IN0
PC_selected_without_fwd[9] => Mux23.IN1
PC_selected_without_fwd[9] => Mux23.IN2
PC_selected_without_fwd[9] => Mux23.IN3
PC_selected_without_fwd[9] => Mux23.IN4
PC_selected_without_fwd[9] => Mux23.IN5
PC_selected_without_fwd[9] => Mux23.IN6
PC_selected_without_fwd[9] => pc_out.DATAA
PC_selected_without_fwd[10] => Mux5.IN0
PC_selected_without_fwd[10] => Mux5.IN1
PC_selected_without_fwd[10] => Mux5.IN2
PC_selected_without_fwd[10] => Mux5.IN3
PC_selected_without_fwd[10] => Mux5.IN4
PC_selected_without_fwd[10] => Mux5.IN5
PC_selected_without_fwd[10] => Mux5.IN6
PC_selected_without_fwd[10] => Mux5.IN7
PC_selected_without_fwd[10] => Mux5.IN8
PC_selected_without_fwd[10] => Mux5.IN9
PC_selected_without_fwd[10] => Mux22.IN0
PC_selected_without_fwd[10] => Mux22.IN1
PC_selected_without_fwd[10] => Mux22.IN2
PC_selected_without_fwd[10] => Mux22.IN3
PC_selected_without_fwd[10] => Mux22.IN4
PC_selected_without_fwd[10] => Mux22.IN5
PC_selected_without_fwd[10] => Mux22.IN6
PC_selected_without_fwd[10] => pc_out.DATAA
PC_selected_without_fwd[11] => Mux4.IN0
PC_selected_without_fwd[11] => Mux4.IN1
PC_selected_without_fwd[11] => Mux4.IN2
PC_selected_without_fwd[11] => Mux4.IN3
PC_selected_without_fwd[11] => Mux4.IN4
PC_selected_without_fwd[11] => Mux4.IN5
PC_selected_without_fwd[11] => Mux4.IN6
PC_selected_without_fwd[11] => Mux4.IN7
PC_selected_without_fwd[11] => Mux4.IN8
PC_selected_without_fwd[11] => Mux4.IN9
PC_selected_without_fwd[11] => Mux21.IN0
PC_selected_without_fwd[11] => Mux21.IN1
PC_selected_without_fwd[11] => Mux21.IN2
PC_selected_without_fwd[11] => Mux21.IN3
PC_selected_without_fwd[11] => Mux21.IN4
PC_selected_without_fwd[11] => Mux21.IN5
PC_selected_without_fwd[11] => Mux21.IN6
PC_selected_without_fwd[11] => pc_out.DATAA
PC_selected_without_fwd[12] => Mux3.IN0
PC_selected_without_fwd[12] => Mux3.IN1
PC_selected_without_fwd[12] => Mux3.IN2
PC_selected_without_fwd[12] => Mux3.IN3
PC_selected_without_fwd[12] => Mux3.IN4
PC_selected_without_fwd[12] => Mux3.IN5
PC_selected_without_fwd[12] => Mux3.IN6
PC_selected_without_fwd[12] => Mux3.IN7
PC_selected_without_fwd[12] => Mux3.IN8
PC_selected_without_fwd[12] => Mux3.IN9
PC_selected_without_fwd[12] => Mux20.IN0
PC_selected_without_fwd[12] => Mux20.IN1
PC_selected_without_fwd[12] => Mux20.IN2
PC_selected_without_fwd[12] => Mux20.IN3
PC_selected_without_fwd[12] => Mux20.IN4
PC_selected_without_fwd[12] => Mux20.IN5
PC_selected_without_fwd[12] => Mux20.IN6
PC_selected_without_fwd[12] => pc_out.DATAA
PC_selected_without_fwd[13] => Mux2.IN0
PC_selected_without_fwd[13] => Mux2.IN1
PC_selected_without_fwd[13] => Mux2.IN2
PC_selected_without_fwd[13] => Mux2.IN3
PC_selected_without_fwd[13] => Mux2.IN4
PC_selected_without_fwd[13] => Mux2.IN5
PC_selected_without_fwd[13] => Mux2.IN6
PC_selected_without_fwd[13] => Mux2.IN7
PC_selected_without_fwd[13] => Mux2.IN8
PC_selected_without_fwd[13] => Mux2.IN9
PC_selected_without_fwd[13] => Mux19.IN0
PC_selected_without_fwd[13] => Mux19.IN1
PC_selected_without_fwd[13] => Mux19.IN2
PC_selected_without_fwd[13] => Mux19.IN3
PC_selected_without_fwd[13] => Mux19.IN4
PC_selected_without_fwd[13] => Mux19.IN5
PC_selected_without_fwd[13] => Mux19.IN6
PC_selected_without_fwd[13] => pc_out.DATAA
PC_selected_without_fwd[14] => Mux1.IN0
PC_selected_without_fwd[14] => Mux1.IN1
PC_selected_without_fwd[14] => Mux1.IN2
PC_selected_without_fwd[14] => Mux1.IN3
PC_selected_without_fwd[14] => Mux1.IN4
PC_selected_without_fwd[14] => Mux1.IN5
PC_selected_without_fwd[14] => Mux1.IN6
PC_selected_without_fwd[14] => Mux1.IN7
PC_selected_without_fwd[14] => Mux1.IN8
PC_selected_without_fwd[14] => Mux1.IN9
PC_selected_without_fwd[14] => Mux18.IN0
PC_selected_without_fwd[14] => Mux18.IN1
PC_selected_without_fwd[14] => Mux18.IN2
PC_selected_without_fwd[14] => Mux18.IN3
PC_selected_without_fwd[14] => Mux18.IN4
PC_selected_without_fwd[14] => Mux18.IN5
PC_selected_without_fwd[14] => Mux18.IN6
PC_selected_without_fwd[14] => pc_out.DATAA
PC_selected_without_fwd[15] => Mux0.IN0
PC_selected_without_fwd[15] => Mux0.IN1
PC_selected_without_fwd[15] => Mux0.IN2
PC_selected_without_fwd[15] => Mux0.IN3
PC_selected_without_fwd[15] => Mux0.IN4
PC_selected_without_fwd[15] => Mux0.IN5
PC_selected_without_fwd[15] => Mux0.IN6
PC_selected_without_fwd[15] => Mux0.IN7
PC_selected_without_fwd[15] => Mux0.IN8
PC_selected_without_fwd[15] => Mux0.IN9
PC_selected_without_fwd[15] => Mux17.IN0
PC_selected_without_fwd[15] => Mux17.IN1
PC_selected_without_fwd[15] => Mux17.IN2
PC_selected_without_fwd[15] => Mux17.IN3
PC_selected_without_fwd[15] => Mux17.IN4
PC_selected_without_fwd[15] => Mux17.IN5
PC_selected_without_fwd[15] => Mux17.IN6
PC_selected_without_fwd[15] => pc_out.DATAA
EX_aluc[0] => Mux15.IN10
EX_aluc[0] => Mux15.IN11
EX_aluc[0] => Mux15.IN12
EX_aluc[0] => Mux15.IN13
EX_aluc[0] => Mux15.IN14
EX_aluc[1] => Mux14.IN10
EX_aluc[1] => Mux14.IN11
EX_aluc[1] => Mux14.IN12
EX_aluc[1] => Mux14.IN13
EX_aluc[1] => Mux14.IN14
EX_aluc[2] => Mux13.IN10
EX_aluc[2] => Mux13.IN11
EX_aluc[2] => Mux13.IN12
EX_aluc[2] => Mux13.IN13
EX_aluc[2] => Mux13.IN14
EX_aluc[3] => Mux12.IN10
EX_aluc[3] => Mux12.IN11
EX_aluc[3] => Mux12.IN12
EX_aluc[3] => Mux12.IN13
EX_aluc[3] => Mux12.IN14
EX_aluc[4] => Mux11.IN10
EX_aluc[4] => Mux11.IN11
EX_aluc[4] => Mux11.IN12
EX_aluc[4] => Mux11.IN13
EX_aluc[4] => Mux11.IN14
EX_aluc[5] => Mux10.IN10
EX_aluc[5] => Mux10.IN11
EX_aluc[5] => Mux10.IN12
EX_aluc[5] => Mux10.IN13
EX_aluc[5] => Mux10.IN14
EX_aluc[6] => Mux9.IN10
EX_aluc[6] => Mux9.IN11
EX_aluc[6] => Mux9.IN12
EX_aluc[6] => Mux9.IN13
EX_aluc[6] => Mux9.IN14
EX_aluc[7] => Mux8.IN10
EX_aluc[7] => Mux8.IN11
EX_aluc[7] => Mux8.IN12
EX_aluc[7] => Mux8.IN13
EX_aluc[7] => Mux8.IN14
EX_aluc[8] => Mux7.IN10
EX_aluc[8] => Mux7.IN11
EX_aluc[8] => Mux7.IN12
EX_aluc[8] => Mux7.IN13
EX_aluc[8] => Mux7.IN14
EX_aluc[9] => Mux6.IN10
EX_aluc[9] => Mux6.IN11
EX_aluc[9] => Mux6.IN12
EX_aluc[9] => Mux6.IN13
EX_aluc[9] => Mux6.IN14
EX_aluc[10] => Mux5.IN10
EX_aluc[10] => Mux5.IN11
EX_aluc[10] => Mux5.IN12
EX_aluc[10] => Mux5.IN13
EX_aluc[10] => Mux5.IN14
EX_aluc[11] => Mux4.IN10
EX_aluc[11] => Mux4.IN11
EX_aluc[11] => Mux4.IN12
EX_aluc[11] => Mux4.IN13
EX_aluc[11] => Mux4.IN14
EX_aluc[12] => Mux3.IN10
EX_aluc[12] => Mux3.IN11
EX_aluc[12] => Mux3.IN12
EX_aluc[12] => Mux3.IN13
EX_aluc[12] => Mux3.IN14
EX_aluc[13] => Mux2.IN10
EX_aluc[13] => Mux2.IN11
EX_aluc[13] => Mux2.IN12
EX_aluc[13] => Mux2.IN13
EX_aluc[13] => Mux2.IN14
EX_aluc[14] => Mux1.IN10
EX_aluc[14] => Mux1.IN11
EX_aluc[14] => Mux1.IN12
EX_aluc[14] => Mux1.IN13
EX_aluc[14] => Mux1.IN14
EX_aluc[15] => Mux0.IN10
EX_aluc[15] => Mux0.IN11
EX_aluc[15] => Mux0.IN12
EX_aluc[15] => Mux0.IN13
EX_aluc[15] => Mux0.IN14
EX_Imm9_16bit[0] => Mux15.IN15
EX_Imm9_16bit[1] => Mux14.IN15
EX_Imm9_16bit[2] => Mux13.IN15
EX_Imm9_16bit[3] => Mux12.IN15
EX_Imm9_16bit[4] => Mux11.IN15
EX_Imm9_16bit[5] => Mux10.IN15
EX_Imm9_16bit[6] => Mux9.IN15
EX_Imm9_16bit[7] => Mux8.IN15
EX_Imm9_16bit[8] => Mux7.IN15
EX_Imm9_16bit[9] => Mux6.IN15
EX_Imm9_16bit[10] => Mux5.IN15
EX_Imm9_16bit[11] => Mux4.IN15
EX_Imm9_16bit[12] => Mux3.IN15
EX_Imm9_16bit[13] => Mux2.IN15
EX_Imm9_16bit[14] => Mux1.IN15
EX_Imm9_16bit[15] => Mux0.IN15
MM_mem_out[0] => Mux32.IN7
MM_mem_out[1] => Mux31.IN7
MM_mem_out[2] => Mux30.IN7
MM_mem_out[3] => Mux29.IN7
MM_mem_out[4] => Mux28.IN7
MM_mem_out[5] => Mux27.IN7
MM_mem_out[6] => Mux26.IN7
MM_mem_out[7] => Mux25.IN7
MM_mem_out[8] => Mux24.IN7
MM_mem_out[9] => Mux23.IN7
MM_mem_out[10] => Mux22.IN7
MM_mem_out[11] => Mux21.IN7
MM_mem_out[12] => Mux20.IN7
MM_mem_out[13] => Mux19.IN7
MM_mem_out[14] => Mux18.IN7
MM_mem_out[15] => Mux17.IN7
EX_opcode[0] => Mux0.IN19
EX_opcode[0] => Mux1.IN19
EX_opcode[0] => Mux2.IN19
EX_opcode[0] => Mux3.IN19
EX_opcode[0] => Mux4.IN19
EX_opcode[0] => Mux5.IN19
EX_opcode[0] => Mux6.IN19
EX_opcode[0] => Mux7.IN19
EX_opcode[0] => Mux8.IN19
EX_opcode[0] => Mux9.IN19
EX_opcode[0] => Mux10.IN19
EX_opcode[0] => Mux11.IN19
EX_opcode[0] => Mux12.IN19
EX_opcode[0] => Mux13.IN19
EX_opcode[0] => Mux14.IN19
EX_opcode[0] => Mux15.IN19
EX_opcode[1] => Mux0.IN18
EX_opcode[1] => Mux1.IN18
EX_opcode[1] => Mux2.IN18
EX_opcode[1] => Mux3.IN18
EX_opcode[1] => Mux4.IN18
EX_opcode[1] => Mux5.IN18
EX_opcode[1] => Mux6.IN18
EX_opcode[1] => Mux7.IN18
EX_opcode[1] => Mux8.IN18
EX_opcode[1] => Mux9.IN18
EX_opcode[1] => Mux10.IN18
EX_opcode[1] => Mux11.IN18
EX_opcode[1] => Mux12.IN18
EX_opcode[1] => Mux13.IN18
EX_opcode[1] => Mux14.IN18
EX_opcode[1] => Mux15.IN18
EX_opcode[1] => Mux16.IN10
EX_opcode[2] => Mux0.IN17
EX_opcode[2] => Mux1.IN17
EX_opcode[2] => Mux2.IN17
EX_opcode[2] => Mux3.IN17
EX_opcode[2] => Mux4.IN17
EX_opcode[2] => Mux5.IN17
EX_opcode[2] => Mux6.IN17
EX_opcode[2] => Mux7.IN17
EX_opcode[2] => Mux8.IN17
EX_opcode[2] => Mux9.IN17
EX_opcode[2] => Mux10.IN17
EX_opcode[2] => Mux11.IN17
EX_opcode[2] => Mux12.IN17
EX_opcode[2] => Mux13.IN17
EX_opcode[2] => Mux14.IN17
EX_opcode[2] => Mux15.IN17
EX_opcode[2] => Mux16.IN9
EX_opcode[3] => Mux0.IN16
EX_opcode[3] => Mux1.IN16
EX_opcode[3] => Mux2.IN16
EX_opcode[3] => Mux3.IN16
EX_opcode[3] => Mux4.IN16
EX_opcode[3] => Mux5.IN16
EX_opcode[3] => Mux6.IN16
EX_opcode[3] => Mux7.IN16
EX_opcode[3] => Mux8.IN16
EX_opcode[3] => Mux9.IN16
EX_opcode[3] => Mux10.IN16
EX_opcode[3] => Mux11.IN16
EX_opcode[3] => Mux12.IN16
EX_opcode[3] => Mux13.IN16
EX_opcode[3] => Mux14.IN16
EX_opcode[3] => Mux15.IN16
EX_opcode[3] => Mux16.IN8
MM_opcode[0] => Mux17.IN10
MM_opcode[0] => Mux18.IN10
MM_opcode[0] => Mux19.IN10
MM_opcode[0] => Mux20.IN10
MM_opcode[0] => Mux21.IN10
MM_opcode[0] => Mux22.IN10
MM_opcode[0] => Mux23.IN10
MM_opcode[0] => Mux24.IN10
MM_opcode[0] => Mux25.IN10
MM_opcode[0] => Mux26.IN10
MM_opcode[0] => Mux27.IN10
MM_opcode[0] => Mux28.IN10
MM_opcode[0] => Mux29.IN10
MM_opcode[0] => Mux30.IN10
MM_opcode[0] => Mux31.IN10
MM_opcode[0] => Mux32.IN10
MM_opcode[0] => Mux33.IN10
MM_opcode[1] => ~NO_FANOUT~
MM_opcode[2] => Mux17.IN9
MM_opcode[2] => Mux18.IN9
MM_opcode[2] => Mux19.IN9
MM_opcode[2] => Mux20.IN9
MM_opcode[2] => Mux21.IN9
MM_opcode[2] => Mux22.IN9
MM_opcode[2] => Mux23.IN9
MM_opcode[2] => Mux24.IN9
MM_opcode[2] => Mux25.IN9
MM_opcode[2] => Mux26.IN9
MM_opcode[2] => Mux27.IN9
MM_opcode[2] => Mux28.IN9
MM_opcode[2] => Mux29.IN9
MM_opcode[2] => Mux30.IN9
MM_opcode[2] => Mux31.IN9
MM_opcode[2] => Mux32.IN9
MM_opcode[2] => Mux33.IN9
MM_opcode[3] => Mux17.IN8
MM_opcode[3] => Mux18.IN8
MM_opcode[3] => Mux19.IN8
MM_opcode[3] => Mux20.IN8
MM_opcode[3] => Mux21.IN8
MM_opcode[3] => Mux22.IN8
MM_opcode[3] => Mux23.IN8
MM_opcode[3] => Mux24.IN8
MM_opcode[3] => Mux25.IN8
MM_opcode[3] => Mux26.IN8
MM_opcode[3] => Mux27.IN8
MM_opcode[3] => Mux28.IN8
MM_opcode[3] => Mux29.IN8
MM_opcode[3] => Mux30.IN8
MM_opcode[3] => Mux31.IN8
MM_opcode[3] => Mux32.IN8
MM_opcode[3] => Mux33.IN8
EX_instr_wr_reg => process_0.IN1
MM_instr_wr_reg => process_0.IN1
pc_out[0] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
flush_id_or_ex <= flush_id_or_ex.DB_MAX_OUTPUT_PORT_TYPE
flush_mem <= flush_mem.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|IFIDReg:IFID
clk => PCout[0]~reg0.CLK
clk => PCout[1]~reg0.CLK
clk => PCout[2]~reg0.CLK
clk => PCout[3]~reg0.CLK
clk => PCout[4]~reg0.CLK
clk => PCout[5]~reg0.CLK
clk => PCout[6]~reg0.CLK
clk => PCout[7]~reg0.CLK
clk => PCout[8]~reg0.CLK
clk => PCout[9]~reg0.CLK
clk => PCout[10]~reg0.CLK
clk => PCout[11]~reg0.CLK
clk => PCout[12]~reg0.CLK
clk => PCout[13]~reg0.CLK
clk => PCout[14]~reg0.CLK
clk => PCout[15]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[15]~reg0.CLK
PCin[0] => PCout.DATAB
PCin[1] => PCout.DATAB
PCin[2] => PCout.DATAB
PCin[3] => PCout.DATAB
PCin[4] => PCout.DATAB
PCin[5] => PCout.DATAB
PCin[6] => PCout.DATAB
PCin[7] => PCout.DATAB
PCin[8] => PCout.DATAB
PCin[9] => PCout.DATAB
PCin[10] => PCout.DATAB
PCin[11] => PCout.DATAB
PCin[12] => PCout.DATAB
PCin[13] => PCout.DATAB
PCin[14] => PCout.DATAB
PCin[15] => PCout.DATAB
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
Iin[0] => Iout.DATAB
Iin[1] => Iout.DATAB
Iin[2] => Iout.DATAB
Iin[3] => Iout.DATAB
Iin[4] => Iout.DATAB
Iin[5] => Iout.DATAB
Iin[6] => Iout.DATAB
Iin[7] => Iout.DATAB
Iin[8] => Iout.DATAB
Iin[9] => Iout.DATAB
Iin[10] => Iout.DATAB
Iin[11] => Iout.DATAB
Iin[12] => Iout.DATAB
Iin[13] => Iout.DATAB
Iin[14] => Iout.DATAB
Iin[15] => Iout.DATAB
PCout[0] <= PCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[1] <= PCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[2] <= PCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[3] <= PCout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[4] <= PCout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[5] <= PCout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[6] <= PCout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[7] <= PCout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[8] <= PCout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[9] <= PCout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[10] <= PCout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[11] <= PCout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[12] <= PCout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[13] <= PCout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[14] <= PCout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[15] <= PCout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|Decoder:Decoder1
Iin[0] => Mux1.IN18
Iin[0] => Mux1.IN19
Iin[0] => Mux17.IN13
Iin[0] => Mux17.IN14
Iin[0] => Mux17.IN15
Iin[0] => Mux17.IN16
Iin[0] => Mux17.IN17
Iin[0] => Mux17.IN18
Iin[0] => Mux17.IN19
Iin[0] => Mux26.IN15
Iin[0] => Mux26.IN16
Iin[0] => Mux26.IN17
Iin[0] => Mux26.IN18
Iin[0] => Mux26.IN19
Iin[1] => Mux0.IN18
Iin[1] => Mux0.IN19
Iin[1] => Mux16.IN13
Iin[1] => Mux16.IN14
Iin[1] => Mux16.IN15
Iin[1] => Mux16.IN16
Iin[1] => Mux16.IN17
Iin[1] => Mux16.IN18
Iin[1] => Mux16.IN19
Iin[1] => Mux25.IN15
Iin[1] => Mux25.IN16
Iin[1] => Mux25.IN17
Iin[1] => Mux25.IN18
Iin[1] => Mux25.IN19
Iin[2] => Mux2.IN18
Iin[2] => Mux2.IN19
Iin[2] => Mux15.IN13
Iin[2] => Mux15.IN14
Iin[2] => Mux15.IN15
Iin[2] => Mux15.IN16
Iin[2] => Mux15.IN17
Iin[2] => Mux15.IN18
Iin[2] => Mux15.IN19
Iin[2] => Mux24.IN15
Iin[2] => Mux24.IN16
Iin[2] => Mux24.IN17
Iin[2] => Mux24.IN18
Iin[2] => Mux24.IN19
Iin[3] => Mux11.IN18
Iin[3] => Mux11.IN19
Iin[3] => Mux14.IN13
Iin[3] => Mux14.IN14
Iin[3] => Mux14.IN15
Iin[3] => Mux14.IN16
Iin[3] => Mux14.IN17
Iin[3] => Mux14.IN18
Iin[3] => Mux14.IN19
Iin[3] => Mux23.IN15
Iin[3] => Mux23.IN16
Iin[3] => Mux23.IN17
Iin[3] => Mux23.IN18
Iin[3] => Mux23.IN19
Iin[4] => Mux10.IN18
Iin[4] => Mux10.IN19
Iin[4] => Mux13.IN13
Iin[4] => Mux13.IN14
Iin[4] => Mux13.IN15
Iin[4] => Mux13.IN16
Iin[4] => Mux13.IN17
Iin[4] => Mux13.IN18
Iin[4] => Mux13.IN19
Iin[4] => Mux22.IN15
Iin[4] => Mux22.IN16
Iin[4] => Mux22.IN17
Iin[4] => Mux22.IN18
Iin[4] => Mux22.IN19
Iin[5] => Mux9.IN18
Iin[5] => Mux9.IN19
Iin[5] => Mux12.IN13
Iin[5] => Mux12.IN14
Iin[5] => Mux12.IN15
Iin[5] => Mux12.IN16
Iin[5] => Mux12.IN17
Iin[5] => Mux12.IN18
Iin[5] => Mux12.IN19
Iin[5] => Mux21.IN15
Iin[5] => Mux21.IN16
Iin[5] => Mux21.IN17
Iin[5] => Mux21.IN18
Iin[5] => Mux21.IN19
Iin[6] => Mux8.IN11
Iin[6] => Mux8.IN12
Iin[6] => Mux8.IN13
Iin[6] => Mux8.IN14
Iin[6] => Mux8.IN15
Iin[6] => Mux8.IN16
Iin[6] => Mux8.IN17
Iin[6] => Mux8.IN18
Iin[6] => Mux8.IN19
Iin[6] => Mux20.IN15
Iin[6] => Mux20.IN16
Iin[6] => Mux20.IN17
Iin[6] => Mux20.IN18
Iin[6] => Mux20.IN19
Iin[7] => Mux7.IN11
Iin[7] => Mux7.IN12
Iin[7] => Mux7.IN13
Iin[7] => Mux7.IN14
Iin[7] => Mux7.IN15
Iin[7] => Mux7.IN16
Iin[7] => Mux7.IN17
Iin[7] => Mux7.IN18
Iin[7] => Mux7.IN19
Iin[7] => Mux19.IN15
Iin[7] => Mux19.IN16
Iin[7] => Mux19.IN17
Iin[7] => Mux19.IN18
Iin[7] => Mux19.IN19
Iin[8] => Mux6.IN11
Iin[8] => Mux6.IN12
Iin[8] => Mux6.IN13
Iin[8] => Mux6.IN14
Iin[8] => Mux6.IN15
Iin[8] => Mux6.IN16
Iin[8] => Mux6.IN17
Iin[8] => Mux6.IN18
Iin[8] => Mux6.IN19
Iin[8] => Mux18.IN15
Iin[8] => Mux18.IN16
Iin[8] => Mux18.IN17
Iin[8] => Mux18.IN18
Iin[8] => Mux18.IN19
Iin[9] => Mux5.IN6
Iin[9] => Mux5.IN7
Iin[9] => Mux5.IN8
Iin[9] => Mux5.IN9
Iin[9] => Mux5.IN10
Iin[9] => Mux5.IN11
Iin[9] => Mux5.IN12
Iin[9] => Mux5.IN13
Iin[9] => Mux5.IN14
Iin[9] => Mux5.IN15
Iin[9] => Mux5.IN16
Iin[9] => Mux5.IN17
Iin[9] => Mux5.IN18
Iin[9] => Mux5.IN19
Iin[10] => Mux4.IN6
Iin[10] => Mux4.IN7
Iin[10] => Mux4.IN8
Iin[10] => Mux4.IN9
Iin[10] => Mux4.IN10
Iin[10] => Mux4.IN11
Iin[10] => Mux4.IN12
Iin[10] => Mux4.IN13
Iin[10] => Mux4.IN14
Iin[10] => Mux4.IN15
Iin[10] => Mux4.IN16
Iin[10] => Mux4.IN17
Iin[10] => Mux4.IN18
Iin[10] => Mux4.IN19
Iin[11] => Mux3.IN6
Iin[11] => Mux3.IN7
Iin[11] => Mux3.IN8
Iin[11] => Mux3.IN9
Iin[11] => Mux3.IN10
Iin[11] => Mux3.IN11
Iin[11] => Mux3.IN12
Iin[11] => Mux3.IN13
Iin[11] => Mux3.IN14
Iin[11] => Mux3.IN15
Iin[11] => Mux3.IN16
Iin[11] => Mux3.IN17
Iin[11] => Mux3.IN18
Iin[11] => Mux3.IN19
Iin[12] => Mux0.IN17
Iin[12] => Mux1.IN17
Iin[12] => Mux2.IN17
Iin[12] => Mux3.IN5
Iin[12] => Mux4.IN5
Iin[12] => Mux5.IN5
Iin[12] => Mux6.IN10
Iin[12] => Mux7.IN10
Iin[12] => Mux8.IN10
Iin[12] => Mux9.IN17
Iin[12] => Mux10.IN17
Iin[12] => Mux11.IN17
Iin[12] => Mux12.IN12
Iin[12] => Mux13.IN12
Iin[12] => Mux14.IN12
Iin[12] => Mux15.IN12
Iin[12] => Mux16.IN12
Iin[12] => Mux17.IN12
Iin[12] => Mux18.IN14
Iin[12] => Mux19.IN14
Iin[12] => Mux20.IN14
Iin[12] => Mux21.IN14
Iin[12] => Mux22.IN14
Iin[12] => Mux23.IN14
Iin[12] => Mux24.IN14
Iin[12] => Mux25.IN14
Iin[12] => Mux26.IN14
Iin[12] => opcode[0].DATAIN
Iin[13] => Mux0.IN16
Iin[13] => Mux1.IN16
Iin[13] => Mux2.IN16
Iin[13] => Mux3.IN4
Iin[13] => Mux4.IN4
Iin[13] => Mux5.IN4
Iin[13] => Mux6.IN9
Iin[13] => Mux7.IN9
Iin[13] => Mux8.IN9
Iin[13] => Mux9.IN16
Iin[13] => Mux10.IN16
Iin[13] => Mux11.IN16
Iin[13] => Mux12.IN11
Iin[13] => Mux13.IN11
Iin[13] => Mux14.IN11
Iin[13] => Mux15.IN11
Iin[13] => Mux16.IN11
Iin[13] => Mux17.IN11
Iin[13] => Mux18.IN13
Iin[13] => Mux19.IN13
Iin[13] => Mux20.IN13
Iin[13] => Mux21.IN13
Iin[13] => Mux22.IN13
Iin[13] => Mux23.IN13
Iin[13] => Mux24.IN13
Iin[13] => Mux25.IN13
Iin[13] => Mux26.IN13
Iin[13] => opcode[1].DATAIN
Iin[14] => Mux0.IN15
Iin[14] => Mux1.IN15
Iin[14] => Mux2.IN15
Iin[14] => Mux3.IN3
Iin[14] => Mux4.IN3
Iin[14] => Mux5.IN3
Iin[14] => Mux6.IN8
Iin[14] => Mux7.IN8
Iin[14] => Mux8.IN8
Iin[14] => Mux9.IN15
Iin[14] => Mux10.IN15
Iin[14] => Mux11.IN15
Iin[14] => Mux12.IN10
Iin[14] => Mux13.IN10
Iin[14] => Mux14.IN10
Iin[14] => Mux15.IN10
Iin[14] => Mux16.IN10
Iin[14] => Mux17.IN10
Iin[14] => Mux18.IN12
Iin[14] => Mux19.IN12
Iin[14] => Mux20.IN12
Iin[14] => Mux21.IN12
Iin[14] => Mux22.IN12
Iin[14] => Mux23.IN12
Iin[14] => Mux24.IN12
Iin[14] => Mux25.IN12
Iin[14] => Mux26.IN12
Iin[14] => opcode[2].DATAIN
Iin[15] => Mux0.IN14
Iin[15] => Mux1.IN14
Iin[15] => Mux2.IN14
Iin[15] => Mux3.IN2
Iin[15] => Mux4.IN2
Iin[15] => Mux5.IN2
Iin[15] => Mux6.IN7
Iin[15] => Mux7.IN7
Iin[15] => Mux8.IN7
Iin[15] => Mux9.IN14
Iin[15] => Mux10.IN14
Iin[15] => Mux11.IN14
Iin[15] => Mux12.IN9
Iin[15] => Mux13.IN9
Iin[15] => Mux14.IN9
Iin[15] => Mux15.IN9
Iin[15] => Mux16.IN9
Iin[15] => Mux17.IN9
Iin[15] => Mux18.IN11
Iin[15] => Mux19.IN11
Iin[15] => Mux20.IN11
Iin[15] => Mux21.IN11
Iin[15] => Mux22.IN11
Iin[15] => Mux23.IN11
Iin[15] => Mux24.IN11
Iin[15] => Mux25.IN11
Iin[15] => Mux26.IN11
Iin[15] => opcode[3].DATAIN
opcode[0] <= Iin[12].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= Iin[13].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= Iin[14].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= Iin[15].DB_MAX_OUTPUT_PORT_TYPE
RA[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
RA[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
RA[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
RB[0] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
RB[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
RB[2] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
RC[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
RC[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
RC[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Compbit <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
SelAlu[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
SelAlu[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Imm6[0] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Imm6[1] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Imm6[2] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Imm6[3] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Imm6[4] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Imm6[5] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Imm9[0] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Imm9[1] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Imm9[2] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Imm9[3] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Imm9[4] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Imm9[5] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Imm9[6] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Imm9[7] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Imm9[8] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|SE6:SE6_inst
Imm6in[0] => Imm6out[0].DATAIN
Imm6in[1] => Imm6out[1].DATAIN
Imm6in[2] => Imm6out[2].DATAIN
Imm6in[3] => Imm6out[3].DATAIN
Imm6in[4] => Imm6out[4].DATAIN
Imm6in[5] => Imm6out[5].DATAIN
Imm6in[5] => Imm6out[15].DATAIN
Imm6in[5] => Imm6out[14].DATAIN
Imm6in[5] => Imm6out[13].DATAIN
Imm6in[5] => Imm6out[12].DATAIN
Imm6in[5] => Imm6out[11].DATAIN
Imm6in[5] => Imm6out[10].DATAIN
Imm6in[5] => Imm6out[9].DATAIN
Imm6in[5] => Imm6out[8].DATAIN
Imm6in[5] => Imm6out[7].DATAIN
Imm6in[5] => Imm6out[6].DATAIN
Imm6out[0] <= Imm6in[0].DB_MAX_OUTPUT_PORT_TYPE
Imm6out[1] <= Imm6in[1].DB_MAX_OUTPUT_PORT_TYPE
Imm6out[2] <= Imm6in[2].DB_MAX_OUTPUT_PORT_TYPE
Imm6out[3] <= Imm6in[3].DB_MAX_OUTPUT_PORT_TYPE
Imm6out[4] <= Imm6in[4].DB_MAX_OUTPUT_PORT_TYPE
Imm6out[5] <= Imm6in[5].DB_MAX_OUTPUT_PORT_TYPE
Imm6out[6] <= Imm6in[5].DB_MAX_OUTPUT_PORT_TYPE
Imm6out[7] <= Imm6in[5].DB_MAX_OUTPUT_PORT_TYPE
Imm6out[8] <= Imm6in[5].DB_MAX_OUTPUT_PORT_TYPE
Imm6out[9] <= Imm6in[5].DB_MAX_OUTPUT_PORT_TYPE
Imm6out[10] <= Imm6in[5].DB_MAX_OUTPUT_PORT_TYPE
Imm6out[11] <= Imm6in[5].DB_MAX_OUTPUT_PORT_TYPE
Imm6out[12] <= Imm6in[5].DB_MAX_OUTPUT_PORT_TYPE
Imm6out[13] <= Imm6in[5].DB_MAX_OUTPUT_PORT_TYPE
Imm6out[14] <= Imm6in[5].DB_MAX_OUTPUT_PORT_TYPE
Imm6out[15] <= Imm6in[5].DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|SE9:SE9_inst
Imm9in[0] => Imm9out[0].DATAIN
Imm9in[1] => Imm9out[1].DATAIN
Imm9in[2] => Imm9out[2].DATAIN
Imm9in[3] => Imm9out[3].DATAIN
Imm9in[4] => Imm9out[4].DATAIN
Imm9in[5] => Imm9out[5].DATAIN
Imm9in[5] => Imm9out[15].DATAIN
Imm9in[5] => Imm9out[14].DATAIN
Imm9in[5] => Imm9out[13].DATAIN
Imm9in[5] => Imm9out[12].DATAIN
Imm9in[5] => Imm9out[11].DATAIN
Imm9in[5] => Imm9out[10].DATAIN
Imm9in[5] => Imm9out[9].DATAIN
Imm9in[6] => Imm9out[6].DATAIN
Imm9in[7] => Imm9out[7].DATAIN
Imm9in[8] => Imm9out[8].DATAIN
Imm9out[0] <= Imm9in[0].DB_MAX_OUTPUT_PORT_TYPE
Imm9out[1] <= Imm9in[1].DB_MAX_OUTPUT_PORT_TYPE
Imm9out[2] <= Imm9in[2].DB_MAX_OUTPUT_PORT_TYPE
Imm9out[3] <= Imm9in[3].DB_MAX_OUTPUT_PORT_TYPE
Imm9out[4] <= Imm9in[4].DB_MAX_OUTPUT_PORT_TYPE
Imm9out[5] <= Imm9in[5].DB_MAX_OUTPUT_PORT_TYPE
Imm9out[6] <= Imm9in[6].DB_MAX_OUTPUT_PORT_TYPE
Imm9out[7] <= Imm9in[7].DB_MAX_OUTPUT_PORT_TYPE
Imm9out[8] <= Imm9in[8].DB_MAX_OUTPUT_PORT_TYPE
Imm9out[9] <= Imm9in[5].DB_MAX_OUTPUT_PORT_TYPE
Imm9out[10] <= Imm9in[5].DB_MAX_OUTPUT_PORT_TYPE
Imm9out[11] <= Imm9in[5].DB_MAX_OUTPUT_PORT_TYPE
Imm9out[12] <= Imm9in[5].DB_MAX_OUTPUT_PORT_TYPE
Imm9out[13] <= Imm9in[5].DB_MAX_OUTPUT_PORT_TYPE
Imm9out[14] <= Imm9in[5].DB_MAX_OUTPUT_PORT_TYPE
Imm9out[15] <= Imm9in[5].DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|IDORReg:IDOR
clk => Imm9out[0]~reg0.CLK
clk => Imm9out[1]~reg0.CLK
clk => Imm9out[2]~reg0.CLK
clk => Imm9out[3]~reg0.CLK
clk => Imm9out[4]~reg0.CLK
clk => Imm9out[5]~reg0.CLK
clk => Imm9out[6]~reg0.CLK
clk => Imm9out[7]~reg0.CLK
clk => Imm9out[8]~reg0.CLK
clk => Imm9out[9]~reg0.CLK
clk => Imm9out[10]~reg0.CLK
clk => Imm9out[11]~reg0.CLK
clk => Imm9out[12]~reg0.CLK
clk => Imm9out[13]~reg0.CLK
clk => Imm9out[14]~reg0.CLK
clk => Imm9out[15]~reg0.CLK
clk => Imm6out[0]~reg0.CLK
clk => Imm6out[1]~reg0.CLK
clk => Imm6out[2]~reg0.CLK
clk => Imm6out[3]~reg0.CLK
clk => Imm6out[4]~reg0.CLK
clk => Imm6out[5]~reg0.CLK
clk => Imm6out[6]~reg0.CLK
clk => Imm6out[7]~reg0.CLK
clk => Imm6out[8]~reg0.CLK
clk => Imm6out[9]~reg0.CLK
clk => Imm6out[10]~reg0.CLK
clk => Imm6out[11]~reg0.CLK
clk => Imm6out[12]~reg0.CLK
clk => Imm6out[13]~reg0.CLK
clk => Imm6out[14]~reg0.CLK
clk => Imm6out[15]~reg0.CLK
clk => SelAluout[0]~reg0.CLK
clk => SelAluout[1]~reg0.CLK
clk => Compbitout~reg0.CLK
clk => aRCout[0]~reg0.CLK
clk => aRCout[1]~reg0.CLK
clk => aRCout[2]~reg0.CLK
clk => aRBout[0]~reg0.CLK
clk => aRBout[1]~reg0.CLK
clk => aRBout[2]~reg0.CLK
clk => aRAout[0]~reg0.CLK
clk => aRAout[1]~reg0.CLK
clk => aRAout[2]~reg0.CLK
clk => opcode[0]~reg0.CLK
clk => opcode[1]~reg0.CLK
clk => opcode[2]~reg0.CLK
clk => opcode[3]~reg0.CLK
clk => PCout[0]~reg0.CLK
clk => PCout[1]~reg0.CLK
clk => PCout[2]~reg0.CLK
clk => PCout[3]~reg0.CLK
clk => PCout[4]~reg0.CLK
clk => PCout[5]~reg0.CLK
clk => PCout[6]~reg0.CLK
clk => PCout[7]~reg0.CLK
clk => PCout[8]~reg0.CLK
clk => PCout[9]~reg0.CLK
clk => PCout[10]~reg0.CLK
clk => PCout[11]~reg0.CLK
clk => PCout[12]~reg0.CLK
clk => PCout[13]~reg0.CLK
clk => PCout[14]~reg0.CLK
clk => PCout[15]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[15]~reg0.CLK
PCin[0] => PCout.DATAB
PCin[1] => PCout.DATAB
PCin[2] => PCout.DATAB
PCin[3] => PCout.DATAB
PCin[4] => PCout.DATAB
PCin[5] => PCout.DATAB
PCin[6] => PCout.DATAB
PCin[7] => PCout.DATAB
PCin[8] => PCout.DATAB
PCin[9] => PCout.DATAB
PCin[10] => PCout.DATAB
PCin[11] => PCout.DATAB
PCin[12] => PCout.DATAB
PCin[13] => PCout.DATAB
PCin[14] => PCout.DATAB
PCin[15] => PCout.DATAB
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => opcode.OUTPUTSELECT
WR_E => opcode.OUTPUTSELECT
WR_E => opcode.OUTPUTSELECT
WR_E => opcode.OUTPUTSELECT
WR_E => aRAout.OUTPUTSELECT
WR_E => aRAout.OUTPUTSELECT
WR_E => aRAout.OUTPUTSELECT
WR_E => aRBout.OUTPUTSELECT
WR_E => aRBout.OUTPUTSELECT
WR_E => aRBout.OUTPUTSELECT
WR_E => aRCout.OUTPUTSELECT
WR_E => aRCout.OUTPUTSELECT
WR_E => aRCout.OUTPUTSELECT
WR_E => Compbitout.OUTPUTSELECT
WR_E => SelAluout.OUTPUTSELECT
WR_E => SelAluout.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => aRAout.OUTPUTSELECT
reset => aRAout.OUTPUTSELECT
reset => aRAout.OUTPUTSELECT
reset => aRBout.OUTPUTSELECT
reset => aRBout.OUTPUTSELECT
reset => aRBout.OUTPUTSELECT
reset => aRCout.OUTPUTSELECT
reset => aRCout.OUTPUTSELECT
reset => aRCout.OUTPUTSELECT
reset => Compbitout.OUTPUTSELECT
reset => SelAluout.OUTPUTSELECT
reset => SelAluout.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
Iin[0] => Iout.DATAB
Iin[1] => Iout.DATAB
Iin[2] => Iout.DATAB
Iin[3] => Iout.DATAB
Iin[4] => Iout.DATAB
Iin[5] => Iout.DATAB
Iin[6] => Iout.DATAB
Iin[7] => Iout.DATAB
Iin[8] => Iout.DATAB
Iin[9] => Iout.DATAB
Iin[10] => Iout.DATAB
Iin[11] => Iout.DATAB
Iin[12] => Iout.DATAB
Iin[13] => Iout.DATAB
Iin[14] => Iout.DATAB
Iin[15] => Iout.DATAB
opcodein[0] => opcode.DATAB
opcodein[1] => opcode.DATAB
opcodein[2] => opcode.DATAB
opcodein[3] => opcode.DATAB
aRAin[0] => aRAout.DATAB
aRAin[1] => aRAout.DATAB
aRAin[2] => aRAout.DATAB
aRBin[0] => aRBout.DATAB
aRBin[1] => aRBout.DATAB
aRBin[2] => aRBout.DATAB
aRCin[0] => aRCout.DATAB
aRCin[1] => aRCout.DATAB
aRCin[2] => aRCout.DATAB
Compbitin => Compbitout.DATAB
SelAluin[0] => SelAluout.DATAB
SelAluin[1] => SelAluout.DATAB
Imm6in[0] => Imm6out.DATAB
Imm6in[1] => Imm6out.DATAB
Imm6in[2] => Imm6out.DATAB
Imm6in[3] => Imm6out.DATAB
Imm6in[4] => Imm6out.DATAB
Imm6in[5] => Imm6out.DATAB
Imm6in[6] => Imm6out.DATAB
Imm6in[7] => Imm6out.DATAB
Imm6in[8] => Imm6out.DATAB
Imm6in[9] => Imm6out.DATAB
Imm6in[10] => Imm6out.DATAB
Imm6in[11] => Imm6out.DATAB
Imm6in[12] => Imm6out.DATAB
Imm6in[13] => Imm6out.DATAB
Imm6in[14] => Imm6out.DATAB
Imm6in[15] => Imm6out.DATAB
Imm9in[0] => Imm9out.DATAB
Imm9in[1] => Imm9out.DATAB
Imm9in[2] => Imm9out.DATAB
Imm9in[3] => Imm9out.DATAB
Imm9in[4] => Imm9out.DATAB
Imm9in[5] => Imm9out.DATAB
Imm9in[6] => Imm9out.DATAB
Imm9in[7] => Imm9out.DATAB
Imm9in[8] => Imm9out.DATAB
Imm9in[9] => Imm9out.DATAB
Imm9in[10] => Imm9out.DATAB
Imm9in[11] => Imm9out.DATAB
Imm9in[12] => Imm9out.DATAB
Imm9in[13] => Imm9out.DATAB
Imm9in[14] => Imm9out.DATAB
Imm9in[15] => Imm9out.DATAB
PCout[0] <= PCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[1] <= PCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[2] <= PCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[3] <= PCout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[4] <= PCout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[5] <= PCout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[6] <= PCout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[7] <= PCout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[8] <= PCout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[9] <= PCout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[10] <= PCout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[11] <= PCout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[12] <= PCout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[13] <= PCout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[14] <= PCout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[15] <= PCout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRAout[0] <= aRAout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRAout[1] <= aRAout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRAout[2] <= aRAout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRBout[0] <= aRBout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRBout[1] <= aRBout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRBout[2] <= aRBout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRCout[0] <= aRCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRCout[1] <= aRCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRCout[2] <= aRCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Compbitout <= Compbitout~reg0.DB_MAX_OUTPUT_PORT_TYPE
SelAluout[0] <= SelAluout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SelAluout[1] <= SelAluout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[0] <= Imm6out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[1] <= Imm6out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[2] <= Imm6out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[3] <= Imm6out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[4] <= Imm6out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[5] <= Imm6out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[6] <= Imm6out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[7] <= Imm6out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[8] <= Imm6out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[9] <= Imm6out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[10] <= Imm6out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[11] <= Imm6out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[12] <= Imm6out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[13] <= Imm6out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[14] <= Imm6out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[15] <= Imm6out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[0] <= Imm9out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[1] <= Imm9out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[2] <= Imm9out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[3] <= Imm9out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[4] <= Imm9out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[5] <= Imm9out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[6] <= Imm9out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[7] <= Imm9out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[8] <= Imm9out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[9] <= Imm9out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[10] <= Imm9out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[11] <= Imm9out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[12] <= Imm9out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[13] <= Imm9out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[14] <= Imm9out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[15] <= Imm9out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|Register_File:R_file
A1[0] => Equal8.IN2
A1[0] => Equal9.IN2
A1[0] => Equal10.IN1
A1[0] => Equal11.IN2
A1[0] => Equal12.IN1
A1[0] => Equal13.IN2
A1[0] => Equal14.IN0
A1[0] => Equal15.IN2
A1[1] => Equal8.IN1
A1[1] => Equal9.IN1
A1[1] => Equal10.IN2
A1[1] => Equal11.IN1
A1[1] => Equal12.IN0
A1[1] => Equal13.IN0
A1[1] => Equal14.IN2
A1[1] => Equal15.IN1
A1[2] => Equal8.IN0
A1[2] => Equal9.IN0
A1[2] => Equal10.IN0
A1[2] => Equal11.IN0
A1[2] => Equal12.IN2
A1[2] => Equal13.IN1
A1[2] => Equal14.IN1
A1[2] => Equal15.IN0
A2[0] => Equal16.IN2
A2[0] => Equal17.IN2
A2[0] => Equal18.IN1
A2[0] => Equal19.IN2
A2[0] => Equal20.IN1
A2[0] => Equal21.IN2
A2[0] => Equal22.IN0
A2[0] => Equal23.IN2
A2[1] => Equal16.IN1
A2[1] => Equal17.IN1
A2[1] => Equal18.IN2
A2[1] => Equal19.IN1
A2[1] => Equal20.IN0
A2[1] => Equal21.IN0
A2[1] => Equal22.IN2
A2[1] => Equal23.IN1
A2[2] => Equal16.IN0
A2[2] => Equal17.IN0
A2[2] => Equal18.IN0
A2[2] => Equal19.IN0
A2[2] => Equal20.IN2
A2[2] => Equal21.IN1
A2[2] => Equal22.IN1
A2[2] => Equal23.IN0
A3[0] => Equal0.IN2
A3[0] => Equal1.IN2
A3[0] => Equal2.IN1
A3[0] => Equal3.IN2
A3[0] => Equal4.IN1
A3[0] => Equal5.IN2
A3[0] => Equal6.IN0
A3[0] => Equal7.IN2
A3[1] => Equal0.IN1
A3[1] => Equal1.IN1
A3[1] => Equal2.IN2
A3[1] => Equal3.IN1
A3[1] => Equal4.IN0
A3[1] => Equal5.IN0
A3[1] => Equal6.IN2
A3[1] => Equal7.IN1
A3[2] => Equal0.IN0
A3[2] => Equal1.IN0
A3[2] => Equal2.IN0
A3[2] => Equal3.IN0
A3[2] => Equal4.IN2
A3[2] => Equal5.IN1
A3[2] => Equal6.IN1
A3[2] => Equal7.IN0
D3[0] => R0.DATAB
D3[0] => R1.DATAB
D3[0] => R2.DATAB
D3[0] => R3.DATAB
D3[0] => R4.DATAB
D3[0] => R5.DATAB
D3[0] => R6.DATAB
D3[0] => R7.DATAB
D3[1] => R0.DATAB
D3[1] => R1.DATAB
D3[1] => R2.DATAB
D3[1] => R3.DATAB
D3[1] => R4.DATAB
D3[1] => R5.DATAB
D3[1] => R6.DATAB
D3[1] => R7.DATAB
D3[2] => R0.DATAB
D3[2] => R1.DATAB
D3[2] => R2.DATAB
D3[2] => R3.DATAB
D3[2] => R4.DATAB
D3[2] => R5.DATAB
D3[2] => R6.DATAB
D3[2] => R7.DATAB
D3[3] => R0.DATAB
D3[3] => R1.DATAB
D3[3] => R2.DATAB
D3[3] => R3.DATAB
D3[3] => R4.DATAB
D3[3] => R5.DATAB
D3[3] => R6.DATAB
D3[3] => R7.DATAB
D3[4] => R0.DATAB
D3[4] => R1.DATAB
D3[4] => R2.DATAB
D3[4] => R3.DATAB
D3[4] => R4.DATAB
D3[4] => R5.DATAB
D3[4] => R6.DATAB
D3[4] => R7.DATAB
D3[5] => R0.DATAB
D3[5] => R1.DATAB
D3[5] => R2.DATAB
D3[5] => R3.DATAB
D3[5] => R4.DATAB
D3[5] => R5.DATAB
D3[5] => R6.DATAB
D3[5] => R7.DATAB
D3[6] => R0.DATAB
D3[6] => R1.DATAB
D3[6] => R2.DATAB
D3[6] => R3.DATAB
D3[6] => R4.DATAB
D3[6] => R5.DATAB
D3[6] => R6.DATAB
D3[6] => R7.DATAB
D3[7] => R0.DATAB
D3[7] => R1.DATAB
D3[7] => R2.DATAB
D3[7] => R3.DATAB
D3[7] => R4.DATAB
D3[7] => R5.DATAB
D3[7] => R6.DATAB
D3[7] => R7.DATAB
D3[8] => R0.DATAB
D3[8] => R1.DATAB
D3[8] => R2.DATAB
D3[8] => R3.DATAB
D3[8] => R4.DATAB
D3[8] => R5.DATAB
D3[8] => R6.DATAB
D3[8] => R7.DATAB
D3[9] => R0.DATAB
D3[9] => R1.DATAB
D3[9] => R2.DATAB
D3[9] => R3.DATAB
D3[9] => R4.DATAB
D3[9] => R5.DATAB
D3[9] => R6.DATAB
D3[9] => R7.DATAB
D3[10] => R0.DATAB
D3[10] => R1.DATAB
D3[10] => R2.DATAB
D3[10] => R3.DATAB
D3[10] => R4.DATAB
D3[10] => R5.DATAB
D3[10] => R6.DATAB
D3[10] => R7.DATAB
D3[11] => R0.DATAB
D3[11] => R1.DATAB
D3[11] => R2.DATAB
D3[11] => R3.DATAB
D3[11] => R4.DATAB
D3[11] => R5.DATAB
D3[11] => R6.DATAB
D3[11] => R7.DATAB
D3[12] => R0.DATAB
D3[12] => R1.DATAB
D3[12] => R2.DATAB
D3[12] => R3.DATAB
D3[12] => R4.DATAB
D3[12] => R5.DATAB
D3[12] => R6.DATAB
D3[12] => R7.DATAB
D3[13] => R0.DATAB
D3[13] => R1.DATAB
D3[13] => R2.DATAB
D3[13] => R3.DATAB
D3[13] => R4.DATAB
D3[13] => R5.DATAB
D3[13] => R6.DATAB
D3[13] => R7.DATAB
D3[14] => R0.DATAB
D3[14] => R1.DATAB
D3[14] => R2.DATAB
D3[14] => R3.DATAB
D3[14] => R4.DATAB
D3[14] => R5.DATAB
D3[14] => R6.DATAB
D3[14] => R7.DATAB
D3[15] => R0.DATAB
D3[15] => R1.DATAB
D3[15] => R2.DATAB
D3[15] => R3.DATAB
D3[15] => R4.DATAB
D3[15] => R5.DATAB
D3[15] => R6.DATAB
D3[15] => R7.DATAB
R0in[0] => R0.DATAB
R0in[1] => R0.DATAB
R0in[2] => R0.DATAB
R0in[3] => R0.DATAB
R0in[4] => R0.DATAB
R0in[5] => R0.DATAB
R0in[6] => R0.DATAB
R0in[7] => R0.DATAB
R0in[8] => R0.DATAB
R0in[9] => R0.DATAB
R0in[10] => R0.DATAB
R0in[11] => R0.DATAB
R0in[12] => R0.DATAB
R0in[13] => R0.DATAB
R0in[14] => R0.DATAB
R0in[15] => R0.DATAB
WR_E_R0 => R0.OUTPUTSELECT
WR_E_R0 => R0.OUTPUTSELECT
WR_E_R0 => R0.OUTPUTSELECT
WR_E_R0 => R0.OUTPUTSELECT
WR_E_R0 => R0.OUTPUTSELECT
WR_E_R0 => R0.OUTPUTSELECT
WR_E_R0 => R0.OUTPUTSELECT
WR_E_R0 => R0.OUTPUTSELECT
WR_E_R0 => R0.OUTPUTSELECT
WR_E_R0 => R0.OUTPUTSELECT
WR_E_R0 => R0.OUTPUTSELECT
WR_E_R0 => R0.OUTPUTSELECT
WR_E_R0 => R0.OUTPUTSELECT
WR_E_R0 => R0.OUTPUTSELECT
WR_E_R0 => R0.OUTPUTSELECT
WR_E_R0 => R0.OUTPUTSELECT
WR_E => R0.OUTPUTSELECT
WR_E => R0.OUTPUTSELECT
WR_E => R0.OUTPUTSELECT
WR_E => R0.OUTPUTSELECT
WR_E => R0.OUTPUTSELECT
WR_E => R0.OUTPUTSELECT
WR_E => R0.OUTPUTSELECT
WR_E => R0.OUTPUTSELECT
WR_E => R0.OUTPUTSELECT
WR_E => R0.OUTPUTSELECT
WR_E => R0.OUTPUTSELECT
WR_E => R0.OUTPUTSELECT
WR_E => R0.OUTPUTSELECT
WR_E => R0.OUTPUTSELECT
WR_E => R0.OUTPUTSELECT
WR_E => R0.OUTPUTSELECT
WR_E => R1[15].ENA
WR_E => R1[14].ENA
WR_E => R1[13].ENA
WR_E => R1[12].ENA
WR_E => R1[11].ENA
WR_E => R1[10].ENA
WR_E => R1[9].ENA
WR_E => R1[8].ENA
WR_E => R1[7].ENA
WR_E => R1[6].ENA
WR_E => R1[5].ENA
WR_E => R1[4].ENA
WR_E => R1[3].ENA
WR_E => R1[2].ENA
WR_E => R1[1].ENA
WR_E => R1[0].ENA
WR_E => R2[15].ENA
WR_E => R2[14].ENA
WR_E => R2[13].ENA
WR_E => R2[12].ENA
WR_E => R2[11].ENA
WR_E => R2[10].ENA
WR_E => R2[9].ENA
WR_E => R2[8].ENA
WR_E => R2[7].ENA
WR_E => R2[6].ENA
WR_E => R2[5].ENA
WR_E => R2[4].ENA
WR_E => R2[3].ENA
WR_E => R2[2].ENA
WR_E => R2[1].ENA
WR_E => R2[0].ENA
WR_E => R3[15].ENA
WR_E => R3[14].ENA
WR_E => R3[13].ENA
WR_E => R3[12].ENA
WR_E => R3[11].ENA
WR_E => R3[10].ENA
WR_E => R3[9].ENA
WR_E => R3[8].ENA
WR_E => R3[7].ENA
WR_E => R3[6].ENA
WR_E => R3[5].ENA
WR_E => R3[4].ENA
WR_E => R3[3].ENA
WR_E => R3[2].ENA
WR_E => R3[1].ENA
WR_E => R3[0].ENA
WR_E => R4[15].ENA
WR_E => R4[14].ENA
WR_E => R4[13].ENA
WR_E => R4[12].ENA
WR_E => R4[11].ENA
WR_E => R4[10].ENA
WR_E => R4[9].ENA
WR_E => R4[8].ENA
WR_E => R4[7].ENA
WR_E => R4[6].ENA
WR_E => R4[5].ENA
WR_E => R4[4].ENA
WR_E => R4[3].ENA
WR_E => R4[2].ENA
WR_E => R4[1].ENA
WR_E => R4[0].ENA
WR_E => R5[15].ENA
WR_E => R5[14].ENA
WR_E => R5[13].ENA
WR_E => R5[12].ENA
WR_E => R5[11].ENA
WR_E => R5[10].ENA
WR_E => R5[9].ENA
WR_E => R5[8].ENA
WR_E => R5[7].ENA
WR_E => R5[6].ENA
WR_E => R5[5].ENA
WR_E => R5[4].ENA
WR_E => R5[3].ENA
WR_E => R5[2].ENA
WR_E => R5[1].ENA
WR_E => R5[0].ENA
WR_E => R6[15].ENA
WR_E => R6[14].ENA
WR_E => R6[13].ENA
WR_E => R6[12].ENA
WR_E => R6[11].ENA
WR_E => R6[10].ENA
WR_E => R6[9].ENA
WR_E => R6[8].ENA
WR_E => R6[7].ENA
WR_E => R6[6].ENA
WR_E => R6[5].ENA
WR_E => R6[4].ENA
WR_E => R6[3].ENA
WR_E => R6[2].ENA
WR_E => R6[1].ENA
WR_E => R6[0].ENA
WR_E => R7[15].ENA
WR_E => R7[14].ENA
WR_E => R7[13].ENA
WR_E => R7[12].ENA
WR_E => R7[11].ENA
WR_E => R7[10].ENA
WR_E => R7[9].ENA
WR_E => R7[8].ENA
WR_E => R7[7].ENA
WR_E => R7[6].ENA
WR_E => R7[5].ENA
WR_E => R7[4].ENA
WR_E => R7[3].ENA
WR_E => R7[2].ENA
WR_E => R7[1].ENA
WR_E => R7[0].ENA
reset => R7[0].ACLR
reset => R7[1].ACLR
reset => R7[2].ACLR
reset => R7[3].ACLR
reset => R7[4].ACLR
reset => R7[5].ACLR
reset => R7[6].ACLR
reset => R7[7].ACLR
reset => R7[8].ACLR
reset => R7[9].ACLR
reset => R7[10].ACLR
reset => R7[11].ACLR
reset => R7[12].ACLR
reset => R7[13].ACLR
reset => R7[14].ACLR
reset => R7[15].ACLR
reset => R6[0].ACLR
reset => R6[1].ACLR
reset => R6[2].ACLR
reset => R6[3].ACLR
reset => R6[4].ACLR
reset => R6[5].ACLR
reset => R6[6].ACLR
reset => R6[7].ACLR
reset => R6[8].ACLR
reset => R6[9].ACLR
reset => R6[10].ACLR
reset => R6[11].ACLR
reset => R6[12].ACLR
reset => R6[13].ACLR
reset => R6[14].ACLR
reset => R6[15].ACLR
reset => R5[0].ACLR
reset => R5[1].ACLR
reset => R5[2].ACLR
reset => R5[3].ACLR
reset => R5[4].ACLR
reset => R5[5].ACLR
reset => R5[6].ACLR
reset => R5[7].ACLR
reset => R5[8].ACLR
reset => R5[9].ACLR
reset => R5[10].ACLR
reset => R5[11].ACLR
reset => R5[12].ACLR
reset => R5[13].ACLR
reset => R5[14].ACLR
reset => R5[15].ACLR
reset => R4[0].ACLR
reset => R4[1].ACLR
reset => R4[2].ACLR
reset => R4[3].ACLR
reset => R4[4].ACLR
reset => R4[5].ACLR
reset => R4[6].ACLR
reset => R4[7].ACLR
reset => R4[8].ACLR
reset => R4[9].ACLR
reset => R4[10].ACLR
reset => R4[11].ACLR
reset => R4[12].ACLR
reset => R4[13].ACLR
reset => R4[14].ACLR
reset => R4[15].ACLR
reset => R3[0].ACLR
reset => R3[1].ACLR
reset => R3[2].ACLR
reset => R3[3].ACLR
reset => R3[4].ACLR
reset => R3[5].ACLR
reset => R3[6].ACLR
reset => R3[7].ACLR
reset => R3[8].ACLR
reset => R3[9].ACLR
reset => R3[10].ACLR
reset => R3[11].ACLR
reset => R3[12].ACLR
reset => R3[13].ACLR
reset => R3[14].ACLR
reset => R3[15].ACLR
reset => R2[0].ACLR
reset => R2[1].ACLR
reset => R2[2].ACLR
reset => R2[3].ACLR
reset => R2[4].ACLR
reset => R2[5].ACLR
reset => R2[6].ACLR
reset => R2[7].ACLR
reset => R2[8].ACLR
reset => R2[9].ACLR
reset => R2[10].ACLR
reset => R2[11].ACLR
reset => R2[12].ACLR
reset => R2[13].ACLR
reset => R2[14].ACLR
reset => R2[15].ACLR
reset => R1[0].ACLR
reset => R1[1].ACLR
reset => R1[2].ACLR
reset => R1[3].ACLR
reset => R1[4].ACLR
reset => R1[5].ACLR
reset => R1[6].ACLR
reset => R1[7].ACLR
reset => R1[8].ACLR
reset => R1[9].ACLR
reset => R1[10].ACLR
reset => R1[11].ACLR
reset => R1[12].ACLR
reset => R1[13].ACLR
reset => R1[14].ACLR
reset => R1[15].ACLR
reset => R0[0].ACLR
reset => R0[1].ACLR
reset => R0[2].ACLR
reset => R0[3].ACLR
reset => R0[4].ACLR
reset => R0[5].ACLR
reset => R0[6].ACLR
reset => R0[7].ACLR
reset => R0[8].ACLR
reset => R0[9].ACLR
reset => R0[10].ACLR
reset => R0[11].ACLR
reset => R0[12].ACLR
reset => R0[13].ACLR
reset => R0[14].ACLR
reset => R0[15].ACLR
clk => R7[0].CLK
clk => R7[1].CLK
clk => R7[2].CLK
clk => R7[3].CLK
clk => R7[4].CLK
clk => R7[5].CLK
clk => R7[6].CLK
clk => R7[7].CLK
clk => R7[8].CLK
clk => R7[9].CLK
clk => R7[10].CLK
clk => R7[11].CLK
clk => R7[12].CLK
clk => R7[13].CLK
clk => R7[14].CLK
clk => R7[15].CLK
clk => R6[0].CLK
clk => R6[1].CLK
clk => R6[2].CLK
clk => R6[3].CLK
clk => R6[4].CLK
clk => R6[5].CLK
clk => R6[6].CLK
clk => R6[7].CLK
clk => R6[8].CLK
clk => R6[9].CLK
clk => R6[10].CLK
clk => R6[11].CLK
clk => R6[12].CLK
clk => R6[13].CLK
clk => R6[14].CLK
clk => R6[15].CLK
clk => R5[0].CLK
clk => R5[1].CLK
clk => R5[2].CLK
clk => R5[3].CLK
clk => R5[4].CLK
clk => R5[5].CLK
clk => R5[6].CLK
clk => R5[7].CLK
clk => R5[8].CLK
clk => R5[9].CLK
clk => R5[10].CLK
clk => R5[11].CLK
clk => R5[12].CLK
clk => R5[13].CLK
clk => R5[14].CLK
clk => R5[15].CLK
clk => R4[0].CLK
clk => R4[1].CLK
clk => R4[2].CLK
clk => R4[3].CLK
clk => R4[4].CLK
clk => R4[5].CLK
clk => R4[6].CLK
clk => R4[7].CLK
clk => R4[8].CLK
clk => R4[9].CLK
clk => R4[10].CLK
clk => R4[11].CLK
clk => R4[12].CLK
clk => R4[13].CLK
clk => R4[14].CLK
clk => R4[15].CLK
clk => R3[0].CLK
clk => R3[1].CLK
clk => R3[2].CLK
clk => R3[3].CLK
clk => R3[4].CLK
clk => R3[5].CLK
clk => R3[6].CLK
clk => R3[7].CLK
clk => R3[8].CLK
clk => R3[9].CLK
clk => R3[10].CLK
clk => R3[11].CLK
clk => R3[12].CLK
clk => R3[13].CLK
clk => R3[14].CLK
clk => R3[15].CLK
clk => R2[0].CLK
clk => R2[1].CLK
clk => R2[2].CLK
clk => R2[3].CLK
clk => R2[4].CLK
clk => R2[5].CLK
clk => R2[6].CLK
clk => R2[7].CLK
clk => R2[8].CLK
clk => R2[9].CLK
clk => R2[10].CLK
clk => R2[11].CLK
clk => R2[12].CLK
clk => R2[13].CLK
clk => R2[14].CLK
clk => R2[15].CLK
clk => R1[0].CLK
clk => R1[1].CLK
clk => R1[2].CLK
clk => R1[3].CLK
clk => R1[4].CLK
clk => R1[5].CLK
clk => R1[6].CLK
clk => R1[7].CLK
clk => R1[8].CLK
clk => R1[9].CLK
clk => R1[10].CLK
clk => R1[11].CLK
clk => R1[12].CLK
clk => R1[13].CLK
clk => R1[14].CLK
clk => R1[15].CLK
clk => R0[0].CLK
clk => R0[1].CLK
clk => R0[2].CLK
clk => R0[3].CLK
clk => R0[4].CLK
clk => R0[5].CLK
clk => R0[6].CLK
clk => R0[7].CLK
clk => R0[8].CLK
clk => R0[9].CLK
clk => R0[10].CLK
clk => R0[11].CLK
clk => R0[12].CLK
clk => R0[13].CLK
clk => R0[14].CLK
clk => R0[15].CLK
D1[0] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[1] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[2] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[3] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[4] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[5] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[6] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[7] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[8] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[9] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[10] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[11] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[12] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[13] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[14] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[15] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2[0] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[1] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[2] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[3] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[4] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[5] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[6] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[7] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[8] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[9] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[10] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[11] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[12] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[13] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[14] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[15] <= D2.DB_MAX_OUTPUT_PORT_TYPE
R0_PC[0] <= R0[0].DB_MAX_OUTPUT_PORT_TYPE
R0_PC[1] <= R0[1].DB_MAX_OUTPUT_PORT_TYPE
R0_PC[2] <= R0[2].DB_MAX_OUTPUT_PORT_TYPE
R0_PC[3] <= R0[3].DB_MAX_OUTPUT_PORT_TYPE
R0_PC[4] <= R0[4].DB_MAX_OUTPUT_PORT_TYPE
R0_PC[5] <= R0[5].DB_MAX_OUTPUT_PORT_TYPE
R0_PC[6] <= R0[6].DB_MAX_OUTPUT_PORT_TYPE
R0_PC[7] <= R0[7].DB_MAX_OUTPUT_PORT_TYPE
R0_PC[8] <= R0[8].DB_MAX_OUTPUT_PORT_TYPE
R0_PC[9] <= R0[9].DB_MAX_OUTPUT_PORT_TYPE
R0_PC[10] <= R0[10].DB_MAX_OUTPUT_PORT_TYPE
R0_PC[11] <= R0[11].DB_MAX_OUTPUT_PORT_TYPE
R0_PC[12] <= R0[12].DB_MAX_OUTPUT_PORT_TYPE
R0_PC[13] <= R0[13].DB_MAX_OUTPUT_PORT_TYPE
R0_PC[14] <= R0[14].DB_MAX_OUTPUT_PORT_TYPE
R0_PC[15] <= R0[15].DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|mux_2_1:RF_D1_PC_mux
I0[0] => temp.DATAB
I0[1] => temp.DATAB
I0[2] => temp.DATAB
I0[3] => temp.DATAB
I0[4] => temp.DATAB
I0[5] => temp.DATAB
I0[6] => temp.DATAB
I0[7] => temp.DATAB
I0[8] => temp.DATAB
I0[9] => temp.DATAB
I0[10] => temp.DATAB
I0[11] => temp.DATAB
I0[12] => temp.DATAB
I0[13] => temp.DATAB
I0[14] => temp.DATAB
I0[15] => temp.DATAB
I1[0] => temp.DATAA
I1[1] => temp.DATAA
I1[2] => temp.DATAA
I1[3] => temp.DATAA
I1[4] => temp.DATAA
I1[5] => temp.DATAA
I1[6] => temp.DATAA
I1[7] => temp.DATAA
I1[8] => temp.DATAA
I1[9] => temp.DATAA
I1[10] => temp.DATAA
I1[11] => temp.DATAA
I1[12] => temp.DATAA
I1[13] => temp.DATAA
I1[14] => temp.DATAA
I1[15] => temp.DATAA
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
mux_out[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|mux_2_1:RF_D2_PC_mux
I0[0] => temp.DATAB
I0[1] => temp.DATAB
I0[2] => temp.DATAB
I0[3] => temp.DATAB
I0[4] => temp.DATAB
I0[5] => temp.DATAB
I0[6] => temp.DATAB
I0[7] => temp.DATAB
I0[8] => temp.DATAB
I0[9] => temp.DATAB
I0[10] => temp.DATAB
I0[11] => temp.DATAB
I0[12] => temp.DATAB
I0[13] => temp.DATAB
I0[14] => temp.DATAB
I0[15] => temp.DATAB
I1[0] => temp.DATAA
I1[1] => temp.DATAA
I1[2] => temp.DATAA
I1[3] => temp.DATAA
I1[4] => temp.DATAA
I1[5] => temp.DATAA
I1[6] => temp.DATAA
I1[7] => temp.DATAA
I1[8] => temp.DATAA
I1[9] => temp.DATAA
I1[10] => temp.DATAA
I1[11] => temp.DATAA
I1[12] => temp.DATAA
I1[13] => temp.DATAA
I1[14] => temp.DATAA
I1[15] => temp.DATAA
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
mux_out[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|mux_4_1_3bit:RF_Addressin_mux
three[0] => Mux2.IN0
three[1] => Mux1.IN0
three[2] => Mux0.IN0
two[0] => Mux2.IN1
two[1] => Mux1.IN1
two[2] => Mux0.IN1
one[0] => Mux2.IN2
one[1] => Mux1.IN2
one[2] => Mux0.IN2
zero[0] => Mux2.IN3
zero[1] => Mux1.IN3
zero[2] => Mux0.IN3
output[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4


|RISC_Pipeline|ForwardingUnit:RF_D1_fwd_unit
EX_dest_reg_add[0] => Equal0.IN2
EX_dest_reg_add[1] => Equal0.IN1
EX_dest_reg_add[2] => Equal0.IN0
MM_dest_reg_add[0] => Equal1.IN2
MM_dest_reg_add[1] => Equal1.IN1
MM_dest_reg_add[2] => Equal1.IN0
WB_dest_reg_add[0] => Equal2.IN2
WB_dest_reg_add[1] => Equal2.IN1
WB_dest_reg_add[2] => Equal2.IN0
OR_source_reg_add[0] => Equal0.IN5
OR_source_reg_add[0] => Equal1.IN5
OR_source_reg_add[0] => Equal2.IN5
OR_source_reg_add[1] => Equal0.IN4
OR_source_reg_add[1] => Equal1.IN4
OR_source_reg_add[1] => Equal2.IN4
OR_source_reg_add[2] => Equal0.IN3
OR_source_reg_add[2] => Equal1.IN3
OR_source_reg_add[2] => Equal2.IN3
OR_source_reg_data[0] => Mux15.IN2
OR_source_reg_data[0] => Mux15.IN3
OR_source_reg_data[0] => Mux15.IN4
OR_source_reg_data[0] => Mux15.IN5
OR_source_reg_data[0] => Mux15.IN6
OR_source_reg_data[0] => Mux15.IN7
OR_source_reg_data[0] => Mux15.IN8
OR_source_reg_data[0] => Mux15.IN9
OR_source_reg_data[0] => Mux32.IN0
OR_source_reg_data[0] => Mux32.IN1
OR_source_reg_data[0] => Mux32.IN2
OR_source_reg_data[0] => Mux32.IN3
OR_source_reg_data[0] => Mux32.IN4
OR_source_reg_data[0] => Mux32.IN5
OR_source_reg_data[0] => Mux32.IN6
OR_source_reg_data[0] => Mux32.IN7
OR_source_reg_data[0] => fwd_reg_val.DATAA
OR_source_reg_data[1] => Mux14.IN2
OR_source_reg_data[1] => Mux14.IN3
OR_source_reg_data[1] => Mux14.IN4
OR_source_reg_data[1] => Mux14.IN5
OR_source_reg_data[1] => Mux14.IN6
OR_source_reg_data[1] => Mux14.IN7
OR_source_reg_data[1] => Mux14.IN8
OR_source_reg_data[1] => Mux14.IN9
OR_source_reg_data[1] => Mux31.IN0
OR_source_reg_data[1] => Mux31.IN1
OR_source_reg_data[1] => Mux31.IN2
OR_source_reg_data[1] => Mux31.IN3
OR_source_reg_data[1] => Mux31.IN4
OR_source_reg_data[1] => Mux31.IN5
OR_source_reg_data[1] => Mux31.IN6
OR_source_reg_data[1] => Mux31.IN7
OR_source_reg_data[1] => fwd_reg_val.DATAA
OR_source_reg_data[2] => Mux13.IN2
OR_source_reg_data[2] => Mux13.IN3
OR_source_reg_data[2] => Mux13.IN4
OR_source_reg_data[2] => Mux13.IN5
OR_source_reg_data[2] => Mux13.IN6
OR_source_reg_data[2] => Mux13.IN7
OR_source_reg_data[2] => Mux13.IN8
OR_source_reg_data[2] => Mux13.IN9
OR_source_reg_data[2] => Mux30.IN0
OR_source_reg_data[2] => Mux30.IN1
OR_source_reg_data[2] => Mux30.IN2
OR_source_reg_data[2] => Mux30.IN3
OR_source_reg_data[2] => Mux30.IN4
OR_source_reg_data[2] => Mux30.IN5
OR_source_reg_data[2] => Mux30.IN6
OR_source_reg_data[2] => Mux30.IN7
OR_source_reg_data[2] => fwd_reg_val.DATAA
OR_source_reg_data[3] => Mux12.IN2
OR_source_reg_data[3] => Mux12.IN3
OR_source_reg_data[3] => Mux12.IN4
OR_source_reg_data[3] => Mux12.IN5
OR_source_reg_data[3] => Mux12.IN6
OR_source_reg_data[3] => Mux12.IN7
OR_source_reg_data[3] => Mux12.IN8
OR_source_reg_data[3] => Mux12.IN9
OR_source_reg_data[3] => Mux29.IN0
OR_source_reg_data[3] => Mux29.IN1
OR_source_reg_data[3] => Mux29.IN2
OR_source_reg_data[3] => Mux29.IN3
OR_source_reg_data[3] => Mux29.IN4
OR_source_reg_data[3] => Mux29.IN5
OR_source_reg_data[3] => Mux29.IN6
OR_source_reg_data[3] => Mux29.IN7
OR_source_reg_data[3] => fwd_reg_val.DATAA
OR_source_reg_data[4] => Mux11.IN2
OR_source_reg_data[4] => Mux11.IN3
OR_source_reg_data[4] => Mux11.IN4
OR_source_reg_data[4] => Mux11.IN5
OR_source_reg_data[4] => Mux11.IN6
OR_source_reg_data[4] => Mux11.IN7
OR_source_reg_data[4] => Mux11.IN8
OR_source_reg_data[4] => Mux11.IN9
OR_source_reg_data[4] => Mux28.IN0
OR_source_reg_data[4] => Mux28.IN1
OR_source_reg_data[4] => Mux28.IN2
OR_source_reg_data[4] => Mux28.IN3
OR_source_reg_data[4] => Mux28.IN4
OR_source_reg_data[4] => Mux28.IN5
OR_source_reg_data[4] => Mux28.IN6
OR_source_reg_data[4] => Mux28.IN7
OR_source_reg_data[4] => fwd_reg_val.DATAA
OR_source_reg_data[5] => Mux10.IN2
OR_source_reg_data[5] => Mux10.IN3
OR_source_reg_data[5] => Mux10.IN4
OR_source_reg_data[5] => Mux10.IN5
OR_source_reg_data[5] => Mux10.IN6
OR_source_reg_data[5] => Mux10.IN7
OR_source_reg_data[5] => Mux10.IN8
OR_source_reg_data[5] => Mux10.IN9
OR_source_reg_data[5] => Mux27.IN0
OR_source_reg_data[5] => Mux27.IN1
OR_source_reg_data[5] => Mux27.IN2
OR_source_reg_data[5] => Mux27.IN3
OR_source_reg_data[5] => Mux27.IN4
OR_source_reg_data[5] => Mux27.IN5
OR_source_reg_data[5] => Mux27.IN6
OR_source_reg_data[5] => Mux27.IN7
OR_source_reg_data[5] => fwd_reg_val.DATAA
OR_source_reg_data[6] => Mux9.IN2
OR_source_reg_data[6] => Mux9.IN3
OR_source_reg_data[6] => Mux9.IN4
OR_source_reg_data[6] => Mux9.IN5
OR_source_reg_data[6] => Mux9.IN6
OR_source_reg_data[6] => Mux9.IN7
OR_source_reg_data[6] => Mux9.IN8
OR_source_reg_data[6] => Mux9.IN9
OR_source_reg_data[6] => Mux26.IN0
OR_source_reg_data[6] => Mux26.IN1
OR_source_reg_data[6] => Mux26.IN2
OR_source_reg_data[6] => Mux26.IN3
OR_source_reg_data[6] => Mux26.IN4
OR_source_reg_data[6] => Mux26.IN5
OR_source_reg_data[6] => Mux26.IN6
OR_source_reg_data[6] => Mux26.IN7
OR_source_reg_data[6] => fwd_reg_val.DATAA
OR_source_reg_data[7] => Mux8.IN2
OR_source_reg_data[7] => Mux8.IN3
OR_source_reg_data[7] => Mux8.IN4
OR_source_reg_data[7] => Mux8.IN5
OR_source_reg_data[7] => Mux8.IN6
OR_source_reg_data[7] => Mux8.IN7
OR_source_reg_data[7] => Mux8.IN8
OR_source_reg_data[7] => Mux8.IN9
OR_source_reg_data[7] => Mux25.IN0
OR_source_reg_data[7] => Mux25.IN1
OR_source_reg_data[7] => Mux25.IN2
OR_source_reg_data[7] => Mux25.IN3
OR_source_reg_data[7] => Mux25.IN4
OR_source_reg_data[7] => Mux25.IN5
OR_source_reg_data[7] => Mux25.IN6
OR_source_reg_data[7] => Mux25.IN7
OR_source_reg_data[7] => fwd_reg_val.DATAA
OR_source_reg_data[8] => Mux7.IN2
OR_source_reg_data[8] => Mux7.IN3
OR_source_reg_data[8] => Mux7.IN4
OR_source_reg_data[8] => Mux7.IN5
OR_source_reg_data[8] => Mux7.IN6
OR_source_reg_data[8] => Mux7.IN7
OR_source_reg_data[8] => Mux7.IN8
OR_source_reg_data[8] => Mux7.IN9
OR_source_reg_data[8] => Mux24.IN0
OR_source_reg_data[8] => Mux24.IN1
OR_source_reg_data[8] => Mux24.IN2
OR_source_reg_data[8] => Mux24.IN3
OR_source_reg_data[8] => Mux24.IN4
OR_source_reg_data[8] => Mux24.IN5
OR_source_reg_data[8] => Mux24.IN6
OR_source_reg_data[8] => Mux24.IN7
OR_source_reg_data[8] => fwd_reg_val.DATAA
OR_source_reg_data[9] => Mux6.IN2
OR_source_reg_data[9] => Mux6.IN3
OR_source_reg_data[9] => Mux6.IN4
OR_source_reg_data[9] => Mux6.IN5
OR_source_reg_data[9] => Mux6.IN6
OR_source_reg_data[9] => Mux6.IN7
OR_source_reg_data[9] => Mux6.IN8
OR_source_reg_data[9] => Mux6.IN9
OR_source_reg_data[9] => Mux23.IN0
OR_source_reg_data[9] => Mux23.IN1
OR_source_reg_data[9] => Mux23.IN2
OR_source_reg_data[9] => Mux23.IN3
OR_source_reg_data[9] => Mux23.IN4
OR_source_reg_data[9] => Mux23.IN5
OR_source_reg_data[9] => Mux23.IN6
OR_source_reg_data[9] => Mux23.IN7
OR_source_reg_data[9] => fwd_reg_val.DATAA
OR_source_reg_data[10] => Mux5.IN2
OR_source_reg_data[10] => Mux5.IN3
OR_source_reg_data[10] => Mux5.IN4
OR_source_reg_data[10] => Mux5.IN5
OR_source_reg_data[10] => Mux5.IN6
OR_source_reg_data[10] => Mux5.IN7
OR_source_reg_data[10] => Mux5.IN8
OR_source_reg_data[10] => Mux5.IN9
OR_source_reg_data[10] => Mux22.IN0
OR_source_reg_data[10] => Mux22.IN1
OR_source_reg_data[10] => Mux22.IN2
OR_source_reg_data[10] => Mux22.IN3
OR_source_reg_data[10] => Mux22.IN4
OR_source_reg_data[10] => Mux22.IN5
OR_source_reg_data[10] => Mux22.IN6
OR_source_reg_data[10] => Mux22.IN7
OR_source_reg_data[10] => fwd_reg_val.DATAA
OR_source_reg_data[11] => Mux4.IN2
OR_source_reg_data[11] => Mux4.IN3
OR_source_reg_data[11] => Mux4.IN4
OR_source_reg_data[11] => Mux4.IN5
OR_source_reg_data[11] => Mux4.IN6
OR_source_reg_data[11] => Mux4.IN7
OR_source_reg_data[11] => Mux4.IN8
OR_source_reg_data[11] => Mux4.IN9
OR_source_reg_data[11] => Mux21.IN0
OR_source_reg_data[11] => Mux21.IN1
OR_source_reg_data[11] => Mux21.IN2
OR_source_reg_data[11] => Mux21.IN3
OR_source_reg_data[11] => Mux21.IN4
OR_source_reg_data[11] => Mux21.IN5
OR_source_reg_data[11] => Mux21.IN6
OR_source_reg_data[11] => Mux21.IN7
OR_source_reg_data[11] => fwd_reg_val.DATAA
OR_source_reg_data[12] => Mux3.IN2
OR_source_reg_data[12] => Mux3.IN3
OR_source_reg_data[12] => Mux3.IN4
OR_source_reg_data[12] => Mux3.IN5
OR_source_reg_data[12] => Mux3.IN6
OR_source_reg_data[12] => Mux3.IN7
OR_source_reg_data[12] => Mux3.IN8
OR_source_reg_data[12] => Mux3.IN9
OR_source_reg_data[12] => Mux20.IN0
OR_source_reg_data[12] => Mux20.IN1
OR_source_reg_data[12] => Mux20.IN2
OR_source_reg_data[12] => Mux20.IN3
OR_source_reg_data[12] => Mux20.IN4
OR_source_reg_data[12] => Mux20.IN5
OR_source_reg_data[12] => Mux20.IN6
OR_source_reg_data[12] => Mux20.IN7
OR_source_reg_data[12] => fwd_reg_val.DATAA
OR_source_reg_data[13] => Mux2.IN2
OR_source_reg_data[13] => Mux2.IN3
OR_source_reg_data[13] => Mux2.IN4
OR_source_reg_data[13] => Mux2.IN5
OR_source_reg_data[13] => Mux2.IN6
OR_source_reg_data[13] => Mux2.IN7
OR_source_reg_data[13] => Mux2.IN8
OR_source_reg_data[13] => Mux2.IN9
OR_source_reg_data[13] => Mux19.IN0
OR_source_reg_data[13] => Mux19.IN1
OR_source_reg_data[13] => Mux19.IN2
OR_source_reg_data[13] => Mux19.IN3
OR_source_reg_data[13] => Mux19.IN4
OR_source_reg_data[13] => Mux19.IN5
OR_source_reg_data[13] => Mux19.IN6
OR_source_reg_data[13] => Mux19.IN7
OR_source_reg_data[13] => fwd_reg_val.DATAA
OR_source_reg_data[14] => Mux1.IN2
OR_source_reg_data[14] => Mux1.IN3
OR_source_reg_data[14] => Mux1.IN4
OR_source_reg_data[14] => Mux1.IN5
OR_source_reg_data[14] => Mux1.IN6
OR_source_reg_data[14] => Mux1.IN7
OR_source_reg_data[14] => Mux1.IN8
OR_source_reg_data[14] => Mux1.IN9
OR_source_reg_data[14] => Mux18.IN0
OR_source_reg_data[14] => Mux18.IN1
OR_source_reg_data[14] => Mux18.IN2
OR_source_reg_data[14] => Mux18.IN3
OR_source_reg_data[14] => Mux18.IN4
OR_source_reg_data[14] => Mux18.IN5
OR_source_reg_data[14] => Mux18.IN6
OR_source_reg_data[14] => Mux18.IN7
OR_source_reg_data[14] => fwd_reg_val.DATAA
OR_source_reg_data[15] => Mux0.IN2
OR_source_reg_data[15] => Mux0.IN3
OR_source_reg_data[15] => Mux0.IN4
OR_source_reg_data[15] => Mux0.IN5
OR_source_reg_data[15] => Mux0.IN6
OR_source_reg_data[15] => Mux0.IN7
OR_source_reg_data[15] => Mux0.IN8
OR_source_reg_data[15] => Mux0.IN9
OR_source_reg_data[15] => Mux17.IN0
OR_source_reg_data[15] => Mux17.IN1
OR_source_reg_data[15] => Mux17.IN2
OR_source_reg_data[15] => Mux17.IN3
OR_source_reg_data[15] => Mux17.IN4
OR_source_reg_data[15] => Mux17.IN5
OR_source_reg_data[15] => Mux17.IN6
OR_source_reg_data[15] => Mux17.IN7
OR_source_reg_data[15] => fwd_reg_val.DATAA
EX_aluc[0] => Mux15.IN10
EX_aluc[0] => Mux15.IN11
EX_aluc[0] => Mux15.IN12
EX_aluc[0] => Mux15.IN13
EX_aluc[0] => Mux15.IN14
EX_aluc[1] => Mux14.IN10
EX_aluc[1] => Mux14.IN11
EX_aluc[1] => Mux14.IN12
EX_aluc[1] => Mux14.IN13
EX_aluc[1] => Mux14.IN14
EX_aluc[2] => Mux13.IN10
EX_aluc[2] => Mux13.IN11
EX_aluc[2] => Mux13.IN12
EX_aluc[2] => Mux13.IN13
EX_aluc[2] => Mux13.IN14
EX_aluc[3] => Mux12.IN10
EX_aluc[3] => Mux12.IN11
EX_aluc[3] => Mux12.IN12
EX_aluc[3] => Mux12.IN13
EX_aluc[3] => Mux12.IN14
EX_aluc[4] => Mux11.IN10
EX_aluc[4] => Mux11.IN11
EX_aluc[4] => Mux11.IN12
EX_aluc[4] => Mux11.IN13
EX_aluc[4] => Mux11.IN14
EX_aluc[5] => Mux10.IN10
EX_aluc[5] => Mux10.IN11
EX_aluc[5] => Mux10.IN12
EX_aluc[5] => Mux10.IN13
EX_aluc[5] => Mux10.IN14
EX_aluc[6] => Mux9.IN10
EX_aluc[6] => Mux9.IN11
EX_aluc[6] => Mux9.IN12
EX_aluc[6] => Mux9.IN13
EX_aluc[6] => Mux9.IN14
EX_aluc[7] => Mux8.IN10
EX_aluc[7] => Mux8.IN11
EX_aluc[7] => Mux8.IN12
EX_aluc[7] => Mux8.IN13
EX_aluc[7] => Mux8.IN14
EX_aluc[8] => Mux7.IN10
EX_aluc[8] => Mux7.IN11
EX_aluc[8] => Mux7.IN12
EX_aluc[8] => Mux7.IN13
EX_aluc[8] => Mux7.IN14
EX_aluc[9] => Mux6.IN10
EX_aluc[9] => Mux6.IN11
EX_aluc[9] => Mux6.IN12
EX_aluc[9] => Mux6.IN13
EX_aluc[9] => Mux6.IN14
EX_aluc[10] => Mux5.IN10
EX_aluc[10] => Mux5.IN11
EX_aluc[10] => Mux5.IN12
EX_aluc[10] => Mux5.IN13
EX_aluc[10] => Mux5.IN14
EX_aluc[11] => Mux4.IN10
EX_aluc[11] => Mux4.IN11
EX_aluc[11] => Mux4.IN12
EX_aluc[11] => Mux4.IN13
EX_aluc[11] => Mux4.IN14
EX_aluc[12] => Mux3.IN10
EX_aluc[12] => Mux3.IN11
EX_aluc[12] => Mux3.IN12
EX_aluc[12] => Mux3.IN13
EX_aluc[12] => Mux3.IN14
EX_aluc[13] => Mux2.IN10
EX_aluc[13] => Mux2.IN11
EX_aluc[13] => Mux2.IN12
EX_aluc[13] => Mux2.IN13
EX_aluc[13] => Mux2.IN14
EX_aluc[14] => Mux1.IN10
EX_aluc[14] => Mux1.IN11
EX_aluc[14] => Mux1.IN12
EX_aluc[14] => Mux1.IN13
EX_aluc[14] => Mux1.IN14
EX_aluc[15] => Mux0.IN10
EX_aluc[15] => Mux0.IN11
EX_aluc[15] => Mux0.IN12
EX_aluc[15] => Mux0.IN13
EX_aluc[15] => Mux0.IN14
EX_Imm9_16bit[0] => Mux15.IN15
EX_Imm9_16bit[1] => Mux14.IN15
EX_Imm9_16bit[2] => Mux13.IN15
EX_Imm9_16bit[3] => Mux12.IN15
EX_Imm9_16bit[4] => Mux11.IN15
EX_Imm9_16bit[5] => Mux10.IN15
EX_Imm9_16bit[6] => Mux9.IN15
EX_Imm9_16bit[7] => Mux8.IN15
EX_Imm9_16bit[8] => Mux7.IN15
EX_Imm9_16bit[9] => Mux6.IN15
EX_Imm9_16bit[10] => Mux5.IN15
EX_Imm9_16bit[11] => Mux4.IN15
EX_Imm9_16bit[12] => Mux3.IN15
EX_Imm9_16bit[13] => Mux2.IN15
EX_Imm9_16bit[14] => Mux1.IN15
EX_Imm9_16bit[15] => Mux0.IN15
MM_mem_out[0] => Mux32.IN8
MM_mem_out[0] => Mux32.IN9
MM_mem_out[1] => Mux31.IN8
MM_mem_out[1] => Mux31.IN9
MM_mem_out[2] => Mux30.IN8
MM_mem_out[2] => Mux30.IN9
MM_mem_out[3] => Mux29.IN8
MM_mem_out[3] => Mux29.IN9
MM_mem_out[4] => Mux28.IN8
MM_mem_out[4] => Mux28.IN9
MM_mem_out[5] => Mux27.IN8
MM_mem_out[5] => Mux27.IN9
MM_mem_out[6] => Mux26.IN8
MM_mem_out[6] => Mux26.IN9
MM_mem_out[7] => Mux25.IN8
MM_mem_out[7] => Mux25.IN9
MM_mem_out[8] => Mux24.IN8
MM_mem_out[8] => Mux24.IN9
MM_mem_out[9] => Mux23.IN8
MM_mem_out[9] => Mux23.IN9
MM_mem_out[10] => Mux22.IN8
MM_mem_out[10] => Mux22.IN9
MM_mem_out[11] => Mux21.IN8
MM_mem_out[11] => Mux21.IN9
MM_mem_out[12] => Mux20.IN8
MM_mem_out[12] => Mux20.IN9
MM_mem_out[13] => Mux19.IN8
MM_mem_out[13] => Mux19.IN9
MM_mem_out[14] => Mux18.IN8
MM_mem_out[14] => Mux18.IN9
MM_mem_out[15] => Mux17.IN8
MM_mem_out[15] => Mux17.IN9
MEM_aluc[0] => Mux32.IN10
MEM_aluc[0] => Mux32.IN11
MEM_aluc[0] => Mux32.IN12
MEM_aluc[0] => Mux32.IN13
MEM_aluc[0] => Mux32.IN14
MEM_aluc[1] => Mux31.IN10
MEM_aluc[1] => Mux31.IN11
MEM_aluc[1] => Mux31.IN12
MEM_aluc[1] => Mux31.IN13
MEM_aluc[1] => Mux31.IN14
MEM_aluc[2] => Mux30.IN10
MEM_aluc[2] => Mux30.IN11
MEM_aluc[2] => Mux30.IN12
MEM_aluc[2] => Mux30.IN13
MEM_aluc[2] => Mux30.IN14
MEM_aluc[3] => Mux29.IN10
MEM_aluc[3] => Mux29.IN11
MEM_aluc[3] => Mux29.IN12
MEM_aluc[3] => Mux29.IN13
MEM_aluc[3] => Mux29.IN14
MEM_aluc[4] => Mux28.IN10
MEM_aluc[4] => Mux28.IN11
MEM_aluc[4] => Mux28.IN12
MEM_aluc[4] => Mux28.IN13
MEM_aluc[4] => Mux28.IN14
MEM_aluc[5] => Mux27.IN10
MEM_aluc[5] => Mux27.IN11
MEM_aluc[5] => Mux27.IN12
MEM_aluc[5] => Mux27.IN13
MEM_aluc[5] => Mux27.IN14
MEM_aluc[6] => Mux26.IN10
MEM_aluc[6] => Mux26.IN11
MEM_aluc[6] => Mux26.IN12
MEM_aluc[6] => Mux26.IN13
MEM_aluc[6] => Mux26.IN14
MEM_aluc[7] => Mux25.IN10
MEM_aluc[7] => Mux25.IN11
MEM_aluc[7] => Mux25.IN12
MEM_aluc[7] => Mux25.IN13
MEM_aluc[7] => Mux25.IN14
MEM_aluc[8] => Mux24.IN10
MEM_aluc[8] => Mux24.IN11
MEM_aluc[8] => Mux24.IN12
MEM_aluc[8] => Mux24.IN13
MEM_aluc[8] => Mux24.IN14
MEM_aluc[9] => Mux23.IN10
MEM_aluc[9] => Mux23.IN11
MEM_aluc[9] => Mux23.IN12
MEM_aluc[9] => Mux23.IN13
MEM_aluc[9] => Mux23.IN14
MEM_aluc[10] => Mux22.IN10
MEM_aluc[10] => Mux22.IN11
MEM_aluc[10] => Mux22.IN12
MEM_aluc[10] => Mux22.IN13
MEM_aluc[10] => Mux22.IN14
MEM_aluc[11] => Mux21.IN10
MEM_aluc[11] => Mux21.IN11
MEM_aluc[11] => Mux21.IN12
MEM_aluc[11] => Mux21.IN13
MEM_aluc[11] => Mux21.IN14
MEM_aluc[12] => Mux20.IN10
MEM_aluc[12] => Mux20.IN11
MEM_aluc[12] => Mux20.IN12
MEM_aluc[12] => Mux20.IN13
MEM_aluc[12] => Mux20.IN14
MEM_aluc[13] => Mux19.IN10
MEM_aluc[13] => Mux19.IN11
MEM_aluc[13] => Mux19.IN12
MEM_aluc[13] => Mux19.IN13
MEM_aluc[13] => Mux19.IN14
MEM_aluc[14] => Mux18.IN10
MEM_aluc[14] => Mux18.IN11
MEM_aluc[14] => Mux18.IN12
MEM_aluc[14] => Mux18.IN13
MEM_aluc[14] => Mux18.IN14
MEM_aluc[15] => Mux17.IN10
MEM_aluc[15] => Mux17.IN11
MEM_aluc[15] => Mux17.IN12
MEM_aluc[15] => Mux17.IN13
MEM_aluc[15] => Mux17.IN14
MEM_Imm9_16bit[0] => Mux32.IN15
MEM_Imm9_16bit[1] => Mux31.IN15
MEM_Imm9_16bit[2] => Mux30.IN15
MEM_Imm9_16bit[3] => Mux29.IN15
MEM_Imm9_16bit[4] => Mux28.IN15
MEM_Imm9_16bit[5] => Mux27.IN15
MEM_Imm9_16bit[6] => Mux26.IN15
MEM_Imm9_16bit[7] => Mux25.IN15
MEM_Imm9_16bit[8] => Mux24.IN15
MEM_Imm9_16bit[9] => Mux23.IN15
MEM_Imm9_16bit[10] => Mux22.IN15
MEM_Imm9_16bit[11] => Mux21.IN15
MEM_Imm9_16bit[12] => Mux20.IN15
MEM_Imm9_16bit[13] => Mux19.IN15
MEM_Imm9_16bit[14] => Mux18.IN15
MEM_Imm9_16bit[15] => Mux17.IN15
WB_RFD3[0] => fwd_reg_val.DATAB
WB_RFD3[1] => fwd_reg_val.DATAB
WB_RFD3[2] => fwd_reg_val.DATAB
WB_RFD3[3] => fwd_reg_val.DATAB
WB_RFD3[4] => fwd_reg_val.DATAB
WB_RFD3[5] => fwd_reg_val.DATAB
WB_RFD3[6] => fwd_reg_val.DATAB
WB_RFD3[7] => fwd_reg_val.DATAB
WB_RFD3[8] => fwd_reg_val.DATAB
WB_RFD3[9] => fwd_reg_val.DATAB
WB_RFD3[10] => fwd_reg_val.DATAB
WB_RFD3[11] => fwd_reg_val.DATAB
WB_RFD3[12] => fwd_reg_val.DATAB
WB_RFD3[13] => fwd_reg_val.DATAB
WB_RFD3[14] => fwd_reg_val.DATAB
WB_RFD3[15] => fwd_reg_val.DATAB
EX_opcode[0] => Mux0.IN19
EX_opcode[0] => Mux1.IN19
EX_opcode[0] => Mux2.IN19
EX_opcode[0] => Mux3.IN19
EX_opcode[0] => Mux4.IN19
EX_opcode[0] => Mux5.IN19
EX_opcode[0] => Mux6.IN19
EX_opcode[0] => Mux7.IN19
EX_opcode[0] => Mux8.IN19
EX_opcode[0] => Mux9.IN19
EX_opcode[0] => Mux10.IN19
EX_opcode[0] => Mux11.IN19
EX_opcode[0] => Mux12.IN19
EX_opcode[0] => Mux13.IN19
EX_opcode[0] => Mux14.IN19
EX_opcode[0] => Mux15.IN19
EX_opcode[0] => Mux16.IN10
EX_opcode[1] => Mux0.IN18
EX_opcode[1] => Mux1.IN18
EX_opcode[1] => Mux2.IN18
EX_opcode[1] => Mux3.IN18
EX_opcode[1] => Mux4.IN18
EX_opcode[1] => Mux5.IN18
EX_opcode[1] => Mux6.IN18
EX_opcode[1] => Mux7.IN18
EX_opcode[1] => Mux8.IN18
EX_opcode[1] => Mux9.IN18
EX_opcode[1] => Mux10.IN18
EX_opcode[1] => Mux11.IN18
EX_opcode[1] => Mux12.IN18
EX_opcode[1] => Mux13.IN18
EX_opcode[1] => Mux14.IN18
EX_opcode[1] => Mux15.IN18
EX_opcode[2] => Mux0.IN17
EX_opcode[2] => Mux1.IN17
EX_opcode[2] => Mux2.IN17
EX_opcode[2] => Mux3.IN17
EX_opcode[2] => Mux4.IN17
EX_opcode[2] => Mux5.IN17
EX_opcode[2] => Mux6.IN17
EX_opcode[2] => Mux7.IN17
EX_opcode[2] => Mux8.IN17
EX_opcode[2] => Mux9.IN17
EX_opcode[2] => Mux10.IN17
EX_opcode[2] => Mux11.IN17
EX_opcode[2] => Mux12.IN17
EX_opcode[2] => Mux13.IN17
EX_opcode[2] => Mux14.IN17
EX_opcode[2] => Mux15.IN17
EX_opcode[2] => Mux16.IN9
EX_opcode[3] => Mux0.IN16
EX_opcode[3] => Mux1.IN16
EX_opcode[3] => Mux2.IN16
EX_opcode[3] => Mux3.IN16
EX_opcode[3] => Mux4.IN16
EX_opcode[3] => Mux5.IN16
EX_opcode[3] => Mux6.IN16
EX_opcode[3] => Mux7.IN16
EX_opcode[3] => Mux8.IN16
EX_opcode[3] => Mux9.IN16
EX_opcode[3] => Mux10.IN16
EX_opcode[3] => Mux11.IN16
EX_opcode[3] => Mux12.IN16
EX_opcode[3] => Mux13.IN16
EX_opcode[3] => Mux14.IN16
EX_opcode[3] => Mux15.IN16
EX_opcode[3] => Mux16.IN8
MM_opcode[0] => Mux17.IN19
MM_opcode[0] => Mux18.IN19
MM_opcode[0] => Mux19.IN19
MM_opcode[0] => Mux20.IN19
MM_opcode[0] => Mux21.IN19
MM_opcode[0] => Mux22.IN19
MM_opcode[0] => Mux23.IN19
MM_opcode[0] => Mux24.IN19
MM_opcode[0] => Mux25.IN19
MM_opcode[0] => Mux26.IN19
MM_opcode[0] => Mux27.IN19
MM_opcode[0] => Mux28.IN19
MM_opcode[0] => Mux29.IN19
MM_opcode[0] => Mux30.IN19
MM_opcode[0] => Mux31.IN19
MM_opcode[0] => Mux32.IN19
MM_opcode[1] => Mux17.IN18
MM_opcode[1] => Mux18.IN18
MM_opcode[1] => Mux19.IN18
MM_opcode[1] => Mux20.IN18
MM_opcode[1] => Mux21.IN18
MM_opcode[1] => Mux22.IN18
MM_opcode[1] => Mux23.IN18
MM_opcode[1] => Mux24.IN18
MM_opcode[1] => Mux25.IN18
MM_opcode[1] => Mux26.IN18
MM_opcode[1] => Mux27.IN18
MM_opcode[1] => Mux28.IN18
MM_opcode[1] => Mux29.IN18
MM_opcode[1] => Mux30.IN18
MM_opcode[1] => Mux31.IN18
MM_opcode[1] => Mux32.IN18
MM_opcode[2] => Mux17.IN17
MM_opcode[2] => Mux18.IN17
MM_opcode[2] => Mux19.IN17
MM_opcode[2] => Mux20.IN17
MM_opcode[2] => Mux21.IN17
MM_opcode[2] => Mux22.IN17
MM_opcode[2] => Mux23.IN17
MM_opcode[2] => Mux24.IN17
MM_opcode[2] => Mux25.IN17
MM_opcode[2] => Mux26.IN17
MM_opcode[2] => Mux27.IN17
MM_opcode[2] => Mux28.IN17
MM_opcode[2] => Mux29.IN17
MM_opcode[2] => Mux30.IN17
MM_opcode[2] => Mux31.IN17
MM_opcode[2] => Mux32.IN17
MM_opcode[3] => Mux17.IN16
MM_opcode[3] => Mux18.IN16
MM_opcode[3] => Mux19.IN16
MM_opcode[3] => Mux20.IN16
MM_opcode[3] => Mux21.IN16
MM_opcode[3] => Mux22.IN16
MM_opcode[3] => Mux23.IN16
MM_opcode[3] => Mux24.IN16
MM_opcode[3] => Mux25.IN16
MM_opcode[3] => Mux26.IN16
MM_opcode[3] => Mux27.IN16
MM_opcode[3] => Mux28.IN16
MM_opcode[3] => Mux29.IN16
MM_opcode[3] => Mux30.IN16
MM_opcode[3] => Mux31.IN16
MM_opcode[3] => Mux32.IN16
EX_instr_wr_reg => process_0.IN1
MM_instr_wr_reg => process_0.IN1
WB_instr_wr_reg => process_0.IN1
fwd_reg_val[0] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[1] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[2] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[3] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[4] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[5] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[6] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[7] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[8] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[9] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[10] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[11] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[12] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[13] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[14] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[15] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
hold_or_fwd <= hold_or_fwd.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|ForwardingUnit:RF_D2_fwd_unit
EX_dest_reg_add[0] => Equal0.IN2
EX_dest_reg_add[1] => Equal0.IN1
EX_dest_reg_add[2] => Equal0.IN0
MM_dest_reg_add[0] => Equal1.IN2
MM_dest_reg_add[1] => Equal1.IN1
MM_dest_reg_add[2] => Equal1.IN0
WB_dest_reg_add[0] => Equal2.IN2
WB_dest_reg_add[1] => Equal2.IN1
WB_dest_reg_add[2] => Equal2.IN0
OR_source_reg_add[0] => Equal0.IN5
OR_source_reg_add[0] => Equal1.IN5
OR_source_reg_add[0] => Equal2.IN5
OR_source_reg_add[1] => Equal0.IN4
OR_source_reg_add[1] => Equal1.IN4
OR_source_reg_add[1] => Equal2.IN4
OR_source_reg_add[2] => Equal0.IN3
OR_source_reg_add[2] => Equal1.IN3
OR_source_reg_add[2] => Equal2.IN3
OR_source_reg_data[0] => Mux15.IN2
OR_source_reg_data[0] => Mux15.IN3
OR_source_reg_data[0] => Mux15.IN4
OR_source_reg_data[0] => Mux15.IN5
OR_source_reg_data[0] => Mux15.IN6
OR_source_reg_data[0] => Mux15.IN7
OR_source_reg_data[0] => Mux15.IN8
OR_source_reg_data[0] => Mux15.IN9
OR_source_reg_data[0] => Mux32.IN0
OR_source_reg_data[0] => Mux32.IN1
OR_source_reg_data[0] => Mux32.IN2
OR_source_reg_data[0] => Mux32.IN3
OR_source_reg_data[0] => Mux32.IN4
OR_source_reg_data[0] => Mux32.IN5
OR_source_reg_data[0] => Mux32.IN6
OR_source_reg_data[0] => Mux32.IN7
OR_source_reg_data[0] => fwd_reg_val.DATAA
OR_source_reg_data[1] => Mux14.IN2
OR_source_reg_data[1] => Mux14.IN3
OR_source_reg_data[1] => Mux14.IN4
OR_source_reg_data[1] => Mux14.IN5
OR_source_reg_data[1] => Mux14.IN6
OR_source_reg_data[1] => Mux14.IN7
OR_source_reg_data[1] => Mux14.IN8
OR_source_reg_data[1] => Mux14.IN9
OR_source_reg_data[1] => Mux31.IN0
OR_source_reg_data[1] => Mux31.IN1
OR_source_reg_data[1] => Mux31.IN2
OR_source_reg_data[1] => Mux31.IN3
OR_source_reg_data[1] => Mux31.IN4
OR_source_reg_data[1] => Mux31.IN5
OR_source_reg_data[1] => Mux31.IN6
OR_source_reg_data[1] => Mux31.IN7
OR_source_reg_data[1] => fwd_reg_val.DATAA
OR_source_reg_data[2] => Mux13.IN2
OR_source_reg_data[2] => Mux13.IN3
OR_source_reg_data[2] => Mux13.IN4
OR_source_reg_data[2] => Mux13.IN5
OR_source_reg_data[2] => Mux13.IN6
OR_source_reg_data[2] => Mux13.IN7
OR_source_reg_data[2] => Mux13.IN8
OR_source_reg_data[2] => Mux13.IN9
OR_source_reg_data[2] => Mux30.IN0
OR_source_reg_data[2] => Mux30.IN1
OR_source_reg_data[2] => Mux30.IN2
OR_source_reg_data[2] => Mux30.IN3
OR_source_reg_data[2] => Mux30.IN4
OR_source_reg_data[2] => Mux30.IN5
OR_source_reg_data[2] => Mux30.IN6
OR_source_reg_data[2] => Mux30.IN7
OR_source_reg_data[2] => fwd_reg_val.DATAA
OR_source_reg_data[3] => Mux12.IN2
OR_source_reg_data[3] => Mux12.IN3
OR_source_reg_data[3] => Mux12.IN4
OR_source_reg_data[3] => Mux12.IN5
OR_source_reg_data[3] => Mux12.IN6
OR_source_reg_data[3] => Mux12.IN7
OR_source_reg_data[3] => Mux12.IN8
OR_source_reg_data[3] => Mux12.IN9
OR_source_reg_data[3] => Mux29.IN0
OR_source_reg_data[3] => Mux29.IN1
OR_source_reg_data[3] => Mux29.IN2
OR_source_reg_data[3] => Mux29.IN3
OR_source_reg_data[3] => Mux29.IN4
OR_source_reg_data[3] => Mux29.IN5
OR_source_reg_data[3] => Mux29.IN6
OR_source_reg_data[3] => Mux29.IN7
OR_source_reg_data[3] => fwd_reg_val.DATAA
OR_source_reg_data[4] => Mux11.IN2
OR_source_reg_data[4] => Mux11.IN3
OR_source_reg_data[4] => Mux11.IN4
OR_source_reg_data[4] => Mux11.IN5
OR_source_reg_data[4] => Mux11.IN6
OR_source_reg_data[4] => Mux11.IN7
OR_source_reg_data[4] => Mux11.IN8
OR_source_reg_data[4] => Mux11.IN9
OR_source_reg_data[4] => Mux28.IN0
OR_source_reg_data[4] => Mux28.IN1
OR_source_reg_data[4] => Mux28.IN2
OR_source_reg_data[4] => Mux28.IN3
OR_source_reg_data[4] => Mux28.IN4
OR_source_reg_data[4] => Mux28.IN5
OR_source_reg_data[4] => Mux28.IN6
OR_source_reg_data[4] => Mux28.IN7
OR_source_reg_data[4] => fwd_reg_val.DATAA
OR_source_reg_data[5] => Mux10.IN2
OR_source_reg_data[5] => Mux10.IN3
OR_source_reg_data[5] => Mux10.IN4
OR_source_reg_data[5] => Mux10.IN5
OR_source_reg_data[5] => Mux10.IN6
OR_source_reg_data[5] => Mux10.IN7
OR_source_reg_data[5] => Mux10.IN8
OR_source_reg_data[5] => Mux10.IN9
OR_source_reg_data[5] => Mux27.IN0
OR_source_reg_data[5] => Mux27.IN1
OR_source_reg_data[5] => Mux27.IN2
OR_source_reg_data[5] => Mux27.IN3
OR_source_reg_data[5] => Mux27.IN4
OR_source_reg_data[5] => Mux27.IN5
OR_source_reg_data[5] => Mux27.IN6
OR_source_reg_data[5] => Mux27.IN7
OR_source_reg_data[5] => fwd_reg_val.DATAA
OR_source_reg_data[6] => Mux9.IN2
OR_source_reg_data[6] => Mux9.IN3
OR_source_reg_data[6] => Mux9.IN4
OR_source_reg_data[6] => Mux9.IN5
OR_source_reg_data[6] => Mux9.IN6
OR_source_reg_data[6] => Mux9.IN7
OR_source_reg_data[6] => Mux9.IN8
OR_source_reg_data[6] => Mux9.IN9
OR_source_reg_data[6] => Mux26.IN0
OR_source_reg_data[6] => Mux26.IN1
OR_source_reg_data[6] => Mux26.IN2
OR_source_reg_data[6] => Mux26.IN3
OR_source_reg_data[6] => Mux26.IN4
OR_source_reg_data[6] => Mux26.IN5
OR_source_reg_data[6] => Mux26.IN6
OR_source_reg_data[6] => Mux26.IN7
OR_source_reg_data[6] => fwd_reg_val.DATAA
OR_source_reg_data[7] => Mux8.IN2
OR_source_reg_data[7] => Mux8.IN3
OR_source_reg_data[7] => Mux8.IN4
OR_source_reg_data[7] => Mux8.IN5
OR_source_reg_data[7] => Mux8.IN6
OR_source_reg_data[7] => Mux8.IN7
OR_source_reg_data[7] => Mux8.IN8
OR_source_reg_data[7] => Mux8.IN9
OR_source_reg_data[7] => Mux25.IN0
OR_source_reg_data[7] => Mux25.IN1
OR_source_reg_data[7] => Mux25.IN2
OR_source_reg_data[7] => Mux25.IN3
OR_source_reg_data[7] => Mux25.IN4
OR_source_reg_data[7] => Mux25.IN5
OR_source_reg_data[7] => Mux25.IN6
OR_source_reg_data[7] => Mux25.IN7
OR_source_reg_data[7] => fwd_reg_val.DATAA
OR_source_reg_data[8] => Mux7.IN2
OR_source_reg_data[8] => Mux7.IN3
OR_source_reg_data[8] => Mux7.IN4
OR_source_reg_data[8] => Mux7.IN5
OR_source_reg_data[8] => Mux7.IN6
OR_source_reg_data[8] => Mux7.IN7
OR_source_reg_data[8] => Mux7.IN8
OR_source_reg_data[8] => Mux7.IN9
OR_source_reg_data[8] => Mux24.IN0
OR_source_reg_data[8] => Mux24.IN1
OR_source_reg_data[8] => Mux24.IN2
OR_source_reg_data[8] => Mux24.IN3
OR_source_reg_data[8] => Mux24.IN4
OR_source_reg_data[8] => Mux24.IN5
OR_source_reg_data[8] => Mux24.IN6
OR_source_reg_data[8] => Mux24.IN7
OR_source_reg_data[8] => fwd_reg_val.DATAA
OR_source_reg_data[9] => Mux6.IN2
OR_source_reg_data[9] => Mux6.IN3
OR_source_reg_data[9] => Mux6.IN4
OR_source_reg_data[9] => Mux6.IN5
OR_source_reg_data[9] => Mux6.IN6
OR_source_reg_data[9] => Mux6.IN7
OR_source_reg_data[9] => Mux6.IN8
OR_source_reg_data[9] => Mux6.IN9
OR_source_reg_data[9] => Mux23.IN0
OR_source_reg_data[9] => Mux23.IN1
OR_source_reg_data[9] => Mux23.IN2
OR_source_reg_data[9] => Mux23.IN3
OR_source_reg_data[9] => Mux23.IN4
OR_source_reg_data[9] => Mux23.IN5
OR_source_reg_data[9] => Mux23.IN6
OR_source_reg_data[9] => Mux23.IN7
OR_source_reg_data[9] => fwd_reg_val.DATAA
OR_source_reg_data[10] => Mux5.IN2
OR_source_reg_data[10] => Mux5.IN3
OR_source_reg_data[10] => Mux5.IN4
OR_source_reg_data[10] => Mux5.IN5
OR_source_reg_data[10] => Mux5.IN6
OR_source_reg_data[10] => Mux5.IN7
OR_source_reg_data[10] => Mux5.IN8
OR_source_reg_data[10] => Mux5.IN9
OR_source_reg_data[10] => Mux22.IN0
OR_source_reg_data[10] => Mux22.IN1
OR_source_reg_data[10] => Mux22.IN2
OR_source_reg_data[10] => Mux22.IN3
OR_source_reg_data[10] => Mux22.IN4
OR_source_reg_data[10] => Mux22.IN5
OR_source_reg_data[10] => Mux22.IN6
OR_source_reg_data[10] => Mux22.IN7
OR_source_reg_data[10] => fwd_reg_val.DATAA
OR_source_reg_data[11] => Mux4.IN2
OR_source_reg_data[11] => Mux4.IN3
OR_source_reg_data[11] => Mux4.IN4
OR_source_reg_data[11] => Mux4.IN5
OR_source_reg_data[11] => Mux4.IN6
OR_source_reg_data[11] => Mux4.IN7
OR_source_reg_data[11] => Mux4.IN8
OR_source_reg_data[11] => Mux4.IN9
OR_source_reg_data[11] => Mux21.IN0
OR_source_reg_data[11] => Mux21.IN1
OR_source_reg_data[11] => Mux21.IN2
OR_source_reg_data[11] => Mux21.IN3
OR_source_reg_data[11] => Mux21.IN4
OR_source_reg_data[11] => Mux21.IN5
OR_source_reg_data[11] => Mux21.IN6
OR_source_reg_data[11] => Mux21.IN7
OR_source_reg_data[11] => fwd_reg_val.DATAA
OR_source_reg_data[12] => Mux3.IN2
OR_source_reg_data[12] => Mux3.IN3
OR_source_reg_data[12] => Mux3.IN4
OR_source_reg_data[12] => Mux3.IN5
OR_source_reg_data[12] => Mux3.IN6
OR_source_reg_data[12] => Mux3.IN7
OR_source_reg_data[12] => Mux3.IN8
OR_source_reg_data[12] => Mux3.IN9
OR_source_reg_data[12] => Mux20.IN0
OR_source_reg_data[12] => Mux20.IN1
OR_source_reg_data[12] => Mux20.IN2
OR_source_reg_data[12] => Mux20.IN3
OR_source_reg_data[12] => Mux20.IN4
OR_source_reg_data[12] => Mux20.IN5
OR_source_reg_data[12] => Mux20.IN6
OR_source_reg_data[12] => Mux20.IN7
OR_source_reg_data[12] => fwd_reg_val.DATAA
OR_source_reg_data[13] => Mux2.IN2
OR_source_reg_data[13] => Mux2.IN3
OR_source_reg_data[13] => Mux2.IN4
OR_source_reg_data[13] => Mux2.IN5
OR_source_reg_data[13] => Mux2.IN6
OR_source_reg_data[13] => Mux2.IN7
OR_source_reg_data[13] => Mux2.IN8
OR_source_reg_data[13] => Mux2.IN9
OR_source_reg_data[13] => Mux19.IN0
OR_source_reg_data[13] => Mux19.IN1
OR_source_reg_data[13] => Mux19.IN2
OR_source_reg_data[13] => Mux19.IN3
OR_source_reg_data[13] => Mux19.IN4
OR_source_reg_data[13] => Mux19.IN5
OR_source_reg_data[13] => Mux19.IN6
OR_source_reg_data[13] => Mux19.IN7
OR_source_reg_data[13] => fwd_reg_val.DATAA
OR_source_reg_data[14] => Mux1.IN2
OR_source_reg_data[14] => Mux1.IN3
OR_source_reg_data[14] => Mux1.IN4
OR_source_reg_data[14] => Mux1.IN5
OR_source_reg_data[14] => Mux1.IN6
OR_source_reg_data[14] => Mux1.IN7
OR_source_reg_data[14] => Mux1.IN8
OR_source_reg_data[14] => Mux1.IN9
OR_source_reg_data[14] => Mux18.IN0
OR_source_reg_data[14] => Mux18.IN1
OR_source_reg_data[14] => Mux18.IN2
OR_source_reg_data[14] => Mux18.IN3
OR_source_reg_data[14] => Mux18.IN4
OR_source_reg_data[14] => Mux18.IN5
OR_source_reg_data[14] => Mux18.IN6
OR_source_reg_data[14] => Mux18.IN7
OR_source_reg_data[14] => fwd_reg_val.DATAA
OR_source_reg_data[15] => Mux0.IN2
OR_source_reg_data[15] => Mux0.IN3
OR_source_reg_data[15] => Mux0.IN4
OR_source_reg_data[15] => Mux0.IN5
OR_source_reg_data[15] => Mux0.IN6
OR_source_reg_data[15] => Mux0.IN7
OR_source_reg_data[15] => Mux0.IN8
OR_source_reg_data[15] => Mux0.IN9
OR_source_reg_data[15] => Mux17.IN0
OR_source_reg_data[15] => Mux17.IN1
OR_source_reg_data[15] => Mux17.IN2
OR_source_reg_data[15] => Mux17.IN3
OR_source_reg_data[15] => Mux17.IN4
OR_source_reg_data[15] => Mux17.IN5
OR_source_reg_data[15] => Mux17.IN6
OR_source_reg_data[15] => Mux17.IN7
OR_source_reg_data[15] => fwd_reg_val.DATAA
EX_aluc[0] => Mux15.IN10
EX_aluc[0] => Mux15.IN11
EX_aluc[0] => Mux15.IN12
EX_aluc[0] => Mux15.IN13
EX_aluc[0] => Mux15.IN14
EX_aluc[1] => Mux14.IN10
EX_aluc[1] => Mux14.IN11
EX_aluc[1] => Mux14.IN12
EX_aluc[1] => Mux14.IN13
EX_aluc[1] => Mux14.IN14
EX_aluc[2] => Mux13.IN10
EX_aluc[2] => Mux13.IN11
EX_aluc[2] => Mux13.IN12
EX_aluc[2] => Mux13.IN13
EX_aluc[2] => Mux13.IN14
EX_aluc[3] => Mux12.IN10
EX_aluc[3] => Mux12.IN11
EX_aluc[3] => Mux12.IN12
EX_aluc[3] => Mux12.IN13
EX_aluc[3] => Mux12.IN14
EX_aluc[4] => Mux11.IN10
EX_aluc[4] => Mux11.IN11
EX_aluc[4] => Mux11.IN12
EX_aluc[4] => Mux11.IN13
EX_aluc[4] => Mux11.IN14
EX_aluc[5] => Mux10.IN10
EX_aluc[5] => Mux10.IN11
EX_aluc[5] => Mux10.IN12
EX_aluc[5] => Mux10.IN13
EX_aluc[5] => Mux10.IN14
EX_aluc[6] => Mux9.IN10
EX_aluc[6] => Mux9.IN11
EX_aluc[6] => Mux9.IN12
EX_aluc[6] => Mux9.IN13
EX_aluc[6] => Mux9.IN14
EX_aluc[7] => Mux8.IN10
EX_aluc[7] => Mux8.IN11
EX_aluc[7] => Mux8.IN12
EX_aluc[7] => Mux8.IN13
EX_aluc[7] => Mux8.IN14
EX_aluc[8] => Mux7.IN10
EX_aluc[8] => Mux7.IN11
EX_aluc[8] => Mux7.IN12
EX_aluc[8] => Mux7.IN13
EX_aluc[8] => Mux7.IN14
EX_aluc[9] => Mux6.IN10
EX_aluc[9] => Mux6.IN11
EX_aluc[9] => Mux6.IN12
EX_aluc[9] => Mux6.IN13
EX_aluc[9] => Mux6.IN14
EX_aluc[10] => Mux5.IN10
EX_aluc[10] => Mux5.IN11
EX_aluc[10] => Mux5.IN12
EX_aluc[10] => Mux5.IN13
EX_aluc[10] => Mux5.IN14
EX_aluc[11] => Mux4.IN10
EX_aluc[11] => Mux4.IN11
EX_aluc[11] => Mux4.IN12
EX_aluc[11] => Mux4.IN13
EX_aluc[11] => Mux4.IN14
EX_aluc[12] => Mux3.IN10
EX_aluc[12] => Mux3.IN11
EX_aluc[12] => Mux3.IN12
EX_aluc[12] => Mux3.IN13
EX_aluc[12] => Mux3.IN14
EX_aluc[13] => Mux2.IN10
EX_aluc[13] => Mux2.IN11
EX_aluc[13] => Mux2.IN12
EX_aluc[13] => Mux2.IN13
EX_aluc[13] => Mux2.IN14
EX_aluc[14] => Mux1.IN10
EX_aluc[14] => Mux1.IN11
EX_aluc[14] => Mux1.IN12
EX_aluc[14] => Mux1.IN13
EX_aluc[14] => Mux1.IN14
EX_aluc[15] => Mux0.IN10
EX_aluc[15] => Mux0.IN11
EX_aluc[15] => Mux0.IN12
EX_aluc[15] => Mux0.IN13
EX_aluc[15] => Mux0.IN14
EX_Imm9_16bit[0] => Mux15.IN15
EX_Imm9_16bit[1] => Mux14.IN15
EX_Imm9_16bit[2] => Mux13.IN15
EX_Imm9_16bit[3] => Mux12.IN15
EX_Imm9_16bit[4] => Mux11.IN15
EX_Imm9_16bit[5] => Mux10.IN15
EX_Imm9_16bit[6] => Mux9.IN15
EX_Imm9_16bit[7] => Mux8.IN15
EX_Imm9_16bit[8] => Mux7.IN15
EX_Imm9_16bit[9] => Mux6.IN15
EX_Imm9_16bit[10] => Mux5.IN15
EX_Imm9_16bit[11] => Mux4.IN15
EX_Imm9_16bit[12] => Mux3.IN15
EX_Imm9_16bit[13] => Mux2.IN15
EX_Imm9_16bit[14] => Mux1.IN15
EX_Imm9_16bit[15] => Mux0.IN15
MM_mem_out[0] => Mux32.IN8
MM_mem_out[0] => Mux32.IN9
MM_mem_out[1] => Mux31.IN8
MM_mem_out[1] => Mux31.IN9
MM_mem_out[2] => Mux30.IN8
MM_mem_out[2] => Mux30.IN9
MM_mem_out[3] => Mux29.IN8
MM_mem_out[3] => Mux29.IN9
MM_mem_out[4] => Mux28.IN8
MM_mem_out[4] => Mux28.IN9
MM_mem_out[5] => Mux27.IN8
MM_mem_out[5] => Mux27.IN9
MM_mem_out[6] => Mux26.IN8
MM_mem_out[6] => Mux26.IN9
MM_mem_out[7] => Mux25.IN8
MM_mem_out[7] => Mux25.IN9
MM_mem_out[8] => Mux24.IN8
MM_mem_out[8] => Mux24.IN9
MM_mem_out[9] => Mux23.IN8
MM_mem_out[9] => Mux23.IN9
MM_mem_out[10] => Mux22.IN8
MM_mem_out[10] => Mux22.IN9
MM_mem_out[11] => Mux21.IN8
MM_mem_out[11] => Mux21.IN9
MM_mem_out[12] => Mux20.IN8
MM_mem_out[12] => Mux20.IN9
MM_mem_out[13] => Mux19.IN8
MM_mem_out[13] => Mux19.IN9
MM_mem_out[14] => Mux18.IN8
MM_mem_out[14] => Mux18.IN9
MM_mem_out[15] => Mux17.IN8
MM_mem_out[15] => Mux17.IN9
MEM_aluc[0] => Mux32.IN10
MEM_aluc[0] => Mux32.IN11
MEM_aluc[0] => Mux32.IN12
MEM_aluc[0] => Mux32.IN13
MEM_aluc[0] => Mux32.IN14
MEM_aluc[1] => Mux31.IN10
MEM_aluc[1] => Mux31.IN11
MEM_aluc[1] => Mux31.IN12
MEM_aluc[1] => Mux31.IN13
MEM_aluc[1] => Mux31.IN14
MEM_aluc[2] => Mux30.IN10
MEM_aluc[2] => Mux30.IN11
MEM_aluc[2] => Mux30.IN12
MEM_aluc[2] => Mux30.IN13
MEM_aluc[2] => Mux30.IN14
MEM_aluc[3] => Mux29.IN10
MEM_aluc[3] => Mux29.IN11
MEM_aluc[3] => Mux29.IN12
MEM_aluc[3] => Mux29.IN13
MEM_aluc[3] => Mux29.IN14
MEM_aluc[4] => Mux28.IN10
MEM_aluc[4] => Mux28.IN11
MEM_aluc[4] => Mux28.IN12
MEM_aluc[4] => Mux28.IN13
MEM_aluc[4] => Mux28.IN14
MEM_aluc[5] => Mux27.IN10
MEM_aluc[5] => Mux27.IN11
MEM_aluc[5] => Mux27.IN12
MEM_aluc[5] => Mux27.IN13
MEM_aluc[5] => Mux27.IN14
MEM_aluc[6] => Mux26.IN10
MEM_aluc[6] => Mux26.IN11
MEM_aluc[6] => Mux26.IN12
MEM_aluc[6] => Mux26.IN13
MEM_aluc[6] => Mux26.IN14
MEM_aluc[7] => Mux25.IN10
MEM_aluc[7] => Mux25.IN11
MEM_aluc[7] => Mux25.IN12
MEM_aluc[7] => Mux25.IN13
MEM_aluc[7] => Mux25.IN14
MEM_aluc[8] => Mux24.IN10
MEM_aluc[8] => Mux24.IN11
MEM_aluc[8] => Mux24.IN12
MEM_aluc[8] => Mux24.IN13
MEM_aluc[8] => Mux24.IN14
MEM_aluc[9] => Mux23.IN10
MEM_aluc[9] => Mux23.IN11
MEM_aluc[9] => Mux23.IN12
MEM_aluc[9] => Mux23.IN13
MEM_aluc[9] => Mux23.IN14
MEM_aluc[10] => Mux22.IN10
MEM_aluc[10] => Mux22.IN11
MEM_aluc[10] => Mux22.IN12
MEM_aluc[10] => Mux22.IN13
MEM_aluc[10] => Mux22.IN14
MEM_aluc[11] => Mux21.IN10
MEM_aluc[11] => Mux21.IN11
MEM_aluc[11] => Mux21.IN12
MEM_aluc[11] => Mux21.IN13
MEM_aluc[11] => Mux21.IN14
MEM_aluc[12] => Mux20.IN10
MEM_aluc[12] => Mux20.IN11
MEM_aluc[12] => Mux20.IN12
MEM_aluc[12] => Mux20.IN13
MEM_aluc[12] => Mux20.IN14
MEM_aluc[13] => Mux19.IN10
MEM_aluc[13] => Mux19.IN11
MEM_aluc[13] => Mux19.IN12
MEM_aluc[13] => Mux19.IN13
MEM_aluc[13] => Mux19.IN14
MEM_aluc[14] => Mux18.IN10
MEM_aluc[14] => Mux18.IN11
MEM_aluc[14] => Mux18.IN12
MEM_aluc[14] => Mux18.IN13
MEM_aluc[14] => Mux18.IN14
MEM_aluc[15] => Mux17.IN10
MEM_aluc[15] => Mux17.IN11
MEM_aluc[15] => Mux17.IN12
MEM_aluc[15] => Mux17.IN13
MEM_aluc[15] => Mux17.IN14
MEM_Imm9_16bit[0] => Mux32.IN15
MEM_Imm9_16bit[1] => Mux31.IN15
MEM_Imm9_16bit[2] => Mux30.IN15
MEM_Imm9_16bit[3] => Mux29.IN15
MEM_Imm9_16bit[4] => Mux28.IN15
MEM_Imm9_16bit[5] => Mux27.IN15
MEM_Imm9_16bit[6] => Mux26.IN15
MEM_Imm9_16bit[7] => Mux25.IN15
MEM_Imm9_16bit[8] => Mux24.IN15
MEM_Imm9_16bit[9] => Mux23.IN15
MEM_Imm9_16bit[10] => Mux22.IN15
MEM_Imm9_16bit[11] => Mux21.IN15
MEM_Imm9_16bit[12] => Mux20.IN15
MEM_Imm9_16bit[13] => Mux19.IN15
MEM_Imm9_16bit[14] => Mux18.IN15
MEM_Imm9_16bit[15] => Mux17.IN15
WB_RFD3[0] => fwd_reg_val.DATAB
WB_RFD3[1] => fwd_reg_val.DATAB
WB_RFD3[2] => fwd_reg_val.DATAB
WB_RFD3[3] => fwd_reg_val.DATAB
WB_RFD3[4] => fwd_reg_val.DATAB
WB_RFD3[5] => fwd_reg_val.DATAB
WB_RFD3[6] => fwd_reg_val.DATAB
WB_RFD3[7] => fwd_reg_val.DATAB
WB_RFD3[8] => fwd_reg_val.DATAB
WB_RFD3[9] => fwd_reg_val.DATAB
WB_RFD3[10] => fwd_reg_val.DATAB
WB_RFD3[11] => fwd_reg_val.DATAB
WB_RFD3[12] => fwd_reg_val.DATAB
WB_RFD3[13] => fwd_reg_val.DATAB
WB_RFD3[14] => fwd_reg_val.DATAB
WB_RFD3[15] => fwd_reg_val.DATAB
EX_opcode[0] => Mux0.IN19
EX_opcode[0] => Mux1.IN19
EX_opcode[0] => Mux2.IN19
EX_opcode[0] => Mux3.IN19
EX_opcode[0] => Mux4.IN19
EX_opcode[0] => Mux5.IN19
EX_opcode[0] => Mux6.IN19
EX_opcode[0] => Mux7.IN19
EX_opcode[0] => Mux8.IN19
EX_opcode[0] => Mux9.IN19
EX_opcode[0] => Mux10.IN19
EX_opcode[0] => Mux11.IN19
EX_opcode[0] => Mux12.IN19
EX_opcode[0] => Mux13.IN19
EX_opcode[0] => Mux14.IN19
EX_opcode[0] => Mux15.IN19
EX_opcode[0] => Mux16.IN10
EX_opcode[1] => Mux0.IN18
EX_opcode[1] => Mux1.IN18
EX_opcode[1] => Mux2.IN18
EX_opcode[1] => Mux3.IN18
EX_opcode[1] => Mux4.IN18
EX_opcode[1] => Mux5.IN18
EX_opcode[1] => Mux6.IN18
EX_opcode[1] => Mux7.IN18
EX_opcode[1] => Mux8.IN18
EX_opcode[1] => Mux9.IN18
EX_opcode[1] => Mux10.IN18
EX_opcode[1] => Mux11.IN18
EX_opcode[1] => Mux12.IN18
EX_opcode[1] => Mux13.IN18
EX_opcode[1] => Mux14.IN18
EX_opcode[1] => Mux15.IN18
EX_opcode[2] => Mux0.IN17
EX_opcode[2] => Mux1.IN17
EX_opcode[2] => Mux2.IN17
EX_opcode[2] => Mux3.IN17
EX_opcode[2] => Mux4.IN17
EX_opcode[2] => Mux5.IN17
EX_opcode[2] => Mux6.IN17
EX_opcode[2] => Mux7.IN17
EX_opcode[2] => Mux8.IN17
EX_opcode[2] => Mux9.IN17
EX_opcode[2] => Mux10.IN17
EX_opcode[2] => Mux11.IN17
EX_opcode[2] => Mux12.IN17
EX_opcode[2] => Mux13.IN17
EX_opcode[2] => Mux14.IN17
EX_opcode[2] => Mux15.IN17
EX_opcode[2] => Mux16.IN9
EX_opcode[3] => Mux0.IN16
EX_opcode[3] => Mux1.IN16
EX_opcode[3] => Mux2.IN16
EX_opcode[3] => Mux3.IN16
EX_opcode[3] => Mux4.IN16
EX_opcode[3] => Mux5.IN16
EX_opcode[3] => Mux6.IN16
EX_opcode[3] => Mux7.IN16
EX_opcode[3] => Mux8.IN16
EX_opcode[3] => Mux9.IN16
EX_opcode[3] => Mux10.IN16
EX_opcode[3] => Mux11.IN16
EX_opcode[3] => Mux12.IN16
EX_opcode[3] => Mux13.IN16
EX_opcode[3] => Mux14.IN16
EX_opcode[3] => Mux15.IN16
EX_opcode[3] => Mux16.IN8
MM_opcode[0] => Mux17.IN19
MM_opcode[0] => Mux18.IN19
MM_opcode[0] => Mux19.IN19
MM_opcode[0] => Mux20.IN19
MM_opcode[0] => Mux21.IN19
MM_opcode[0] => Mux22.IN19
MM_opcode[0] => Mux23.IN19
MM_opcode[0] => Mux24.IN19
MM_opcode[0] => Mux25.IN19
MM_opcode[0] => Mux26.IN19
MM_opcode[0] => Mux27.IN19
MM_opcode[0] => Mux28.IN19
MM_opcode[0] => Mux29.IN19
MM_opcode[0] => Mux30.IN19
MM_opcode[0] => Mux31.IN19
MM_opcode[0] => Mux32.IN19
MM_opcode[1] => Mux17.IN18
MM_opcode[1] => Mux18.IN18
MM_opcode[1] => Mux19.IN18
MM_opcode[1] => Mux20.IN18
MM_opcode[1] => Mux21.IN18
MM_opcode[1] => Mux22.IN18
MM_opcode[1] => Mux23.IN18
MM_opcode[1] => Mux24.IN18
MM_opcode[1] => Mux25.IN18
MM_opcode[1] => Mux26.IN18
MM_opcode[1] => Mux27.IN18
MM_opcode[1] => Mux28.IN18
MM_opcode[1] => Mux29.IN18
MM_opcode[1] => Mux30.IN18
MM_opcode[1] => Mux31.IN18
MM_opcode[1] => Mux32.IN18
MM_opcode[2] => Mux17.IN17
MM_opcode[2] => Mux18.IN17
MM_opcode[2] => Mux19.IN17
MM_opcode[2] => Mux20.IN17
MM_opcode[2] => Mux21.IN17
MM_opcode[2] => Mux22.IN17
MM_opcode[2] => Mux23.IN17
MM_opcode[2] => Mux24.IN17
MM_opcode[2] => Mux25.IN17
MM_opcode[2] => Mux26.IN17
MM_opcode[2] => Mux27.IN17
MM_opcode[2] => Mux28.IN17
MM_opcode[2] => Mux29.IN17
MM_opcode[2] => Mux30.IN17
MM_opcode[2] => Mux31.IN17
MM_opcode[2] => Mux32.IN17
MM_opcode[3] => Mux17.IN16
MM_opcode[3] => Mux18.IN16
MM_opcode[3] => Mux19.IN16
MM_opcode[3] => Mux20.IN16
MM_opcode[3] => Mux21.IN16
MM_opcode[3] => Mux22.IN16
MM_opcode[3] => Mux23.IN16
MM_opcode[3] => Mux24.IN16
MM_opcode[3] => Mux25.IN16
MM_opcode[3] => Mux26.IN16
MM_opcode[3] => Mux27.IN16
MM_opcode[3] => Mux28.IN16
MM_opcode[3] => Mux29.IN16
MM_opcode[3] => Mux30.IN16
MM_opcode[3] => Mux31.IN16
MM_opcode[3] => Mux32.IN16
EX_instr_wr_reg => process_0.IN1
MM_instr_wr_reg => process_0.IN1
WB_instr_wr_reg => process_0.IN1
fwd_reg_val[0] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[1] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[2] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[3] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[4] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[5] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[6] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[7] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[8] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[9] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[10] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[11] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[12] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[13] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[14] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[15] <= fwd_reg_val.DB_MAX_OUTPUT_PORT_TYPE
hold_or_fwd <= hold_or_fwd.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|mux_2_1_3bit:RF_A2_mux
I0[0] => temp.DATAB
I0[1] => temp.DATAB
I0[2] => temp.DATAB
I1[0] => temp.DATAA
I1[1] => temp.DATAA
I1[2] => temp.DATAA
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
mux_out[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|Multiple_Reg:Multiple_Counter
clk => Mem_Imm_temp[0].CLK
clk => Mem_Imm_temp[1].CLK
clk => Mem_Imm_temp[2].CLK
clk => Mem_Imm_temp[3].CLK
clk => Mem_Imm_temp[4].CLK
clk => Mem_Imm_temp[5].CLK
clk => Mem_Imm_temp[6].CLK
clk => Mem_Imm_temp[7].CLK
clk => Mem_Imm_temp[8].CLK
clk => Mem_Imm_temp[9].CLK
clk => Mem_Imm_temp[10].CLK
clk => Mem_Imm_temp[11].CLK
clk => Mem_Imm_temp[12].CLK
clk => Mem_Imm_temp[13].CLK
clk => Mem_Imm_temp[14].CLK
clk => Mem_Imm_temp[15].CLK
clk => Reg_Add_temp[0].CLK
clk => Reg_Add_temp[1].CLK
clk => Reg_Add_temp[2].CLK
Imm9_16bit[0] => Mux0.IN7
Imm9_16bit[1] => Mux0.IN6
Imm9_16bit[2] => Mux0.IN5
Imm9_16bit[3] => Mux0.IN4
Imm9_16bit[4] => Mux0.IN3
Imm9_16bit[5] => Mux0.IN2
Imm9_16bit[6] => Mux0.IN1
Imm9_16bit[7] => Mux0.IN0
Imm9_16bit[8] => ~NO_FANOUT~
Imm9_16bit[9] => ~NO_FANOUT~
Imm9_16bit[10] => ~NO_FANOUT~
Imm9_16bit[11] => ~NO_FANOUT~
Imm9_16bit[12] => ~NO_FANOUT~
Imm9_16bit[13] => ~NO_FANOUT~
Imm9_16bit[14] => ~NO_FANOUT~
Imm9_16bit[15] => ~NO_FANOUT~
WR_E_M => Mem_Imm_temp.OUTPUTSELECT
WR_E_M => Mem_Imm_temp.OUTPUTSELECT
WR_E_M => Mem_Imm_temp.OUTPUTSELECT
WR_E_M => Mem_Imm_temp.OUTPUTSELECT
WR_E_M => Mem_Imm_temp.OUTPUTSELECT
WR_E_M => Mem_Imm_temp.OUTPUTSELECT
WR_E_M => Mem_Imm_temp.OUTPUTSELECT
WR_E_M => Mem_Imm_temp.OUTPUTSELECT
WR_E_M => Mem_Imm_temp.OUTPUTSELECT
WR_E_M => Mem_Imm_temp.OUTPUTSELECT
WR_E_M => Mem_Imm_temp.OUTPUTSELECT
WR_E_M => Mem_Imm_temp.OUTPUTSELECT
WR_E_M => Mem_Imm_temp.OUTPUTSELECT
WR_E_M => Mem_Imm_temp.OUTPUTSELECT
WR_E_M => Mem_Imm_temp.OUTPUTSELECT
WR_E_M => Mem_Imm_temp.OUTPUTSELECT
WR_E_M => Reg_Add_temp.OUTPUTSELECT
WR_E_M => Reg_Add_temp.OUTPUTSELECT
WR_E_M => Reg_Add_temp.OUTPUTSELECT
reset => Reg_Add_temp.OUTPUTSELECT
reset => Reg_Add_temp.OUTPUTSELECT
reset => Reg_Add_temp.OUTPUTSELECT
reset => Mem_Imm_temp.OUTPUTSELECT
reset => Mem_Imm_temp.OUTPUTSELECT
reset => Mem_Imm_temp.OUTPUTSELECT
reset => Mem_Imm_temp.OUTPUTSELECT
reset => Mem_Imm_temp.OUTPUTSELECT
reset => Mem_Imm_temp.OUTPUTSELECT
reset => Mem_Imm_temp.OUTPUTSELECT
reset => Mem_Imm_temp.OUTPUTSELECT
reset => Mem_Imm_temp.OUTPUTSELECT
reset => Mem_Imm_temp.OUTPUTSELECT
reset => Mem_Imm_temp.OUTPUTSELECT
reset => Mem_Imm_temp.OUTPUTSELECT
reset => Mem_Imm_temp.OUTPUTSELECT
reset => Mem_Imm_temp.OUTPUTSELECT
reset => Mem_Imm_temp.OUTPUTSELECT
reset => Mem_Imm_temp.OUTPUTSELECT
Reg_Add_out[0] <= Reg_Add_temp[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_Add_out[1] <= Reg_Add_temp[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_Add_out[2] <= Reg_Add_temp[2].DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_out[0] <= Mem_Imm_temp[0].DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_out[1] <= Mem_Imm_temp[1].DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_out[2] <= Mem_Imm_temp[2].DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_out[3] <= Mem_Imm_temp[3].DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_out[4] <= Mem_Imm_temp[4].DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_out[5] <= Mem_Imm_temp[5].DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_out[6] <= Mem_Imm_temp[6].DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_out[7] <= Mem_Imm_temp[7].DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_out[8] <= Mem_Imm_temp[8].DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_out[9] <= Mem_Imm_temp[9].DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_out[10] <= Mem_Imm_temp[10].DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_out[11] <= Mem_Imm_temp[11].DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_out[12] <= Mem_Imm_temp[12].DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_out[13] <= Mem_Imm_temp[13].DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_out[14] <= Mem_Imm_temp[14].DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_out[15] <= Mem_Imm_temp[15].DB_MAX_OUTPUT_PORT_TYPE
Imm_at_RegAdd_out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|OREXReg:OREX
clk => Zout~reg0.CLK
clk => Cout~reg0.CLK
clk => Bit_Reg_Add_out~reg0.CLK
clk => Mem_Imm_M_out[0]~reg0.CLK
clk => Mem_Imm_M_out[1]~reg0.CLK
clk => Mem_Imm_M_out[2]~reg0.CLK
clk => Mem_Imm_M_out[3]~reg0.CLK
clk => Mem_Imm_M_out[4]~reg0.CLK
clk => Mem_Imm_M_out[5]~reg0.CLK
clk => Mem_Imm_M_out[6]~reg0.CLK
clk => Mem_Imm_M_out[7]~reg0.CLK
clk => Mem_Imm_M_out[8]~reg0.CLK
clk => Mem_Imm_M_out[9]~reg0.CLK
clk => Mem_Imm_M_out[10]~reg0.CLK
clk => Mem_Imm_M_out[11]~reg0.CLK
clk => Mem_Imm_M_out[12]~reg0.CLK
clk => Mem_Imm_M_out[13]~reg0.CLK
clk => Mem_Imm_M_out[14]~reg0.CLK
clk => Mem_Imm_M_out[15]~reg0.CLK
clk => Reg_Add_M_out[0]~reg0.CLK
clk => Reg_Add_M_out[1]~reg0.CLK
clk => Reg_Add_M_out[2]~reg0.CLK
clk => Imm9out[0]~reg0.CLK
clk => Imm9out[1]~reg0.CLK
clk => Imm9out[2]~reg0.CLK
clk => Imm9out[3]~reg0.CLK
clk => Imm9out[4]~reg0.CLK
clk => Imm9out[5]~reg0.CLK
clk => Imm9out[6]~reg0.CLK
clk => Imm9out[7]~reg0.CLK
clk => Imm9out[8]~reg0.CLK
clk => Imm9out[9]~reg0.CLK
clk => Imm9out[10]~reg0.CLK
clk => Imm9out[11]~reg0.CLK
clk => Imm9out[12]~reg0.CLK
clk => Imm9out[13]~reg0.CLK
clk => Imm9out[14]~reg0.CLK
clk => Imm9out[15]~reg0.CLK
clk => Imm6out[0]~reg0.CLK
clk => Imm6out[1]~reg0.CLK
clk => Imm6out[2]~reg0.CLK
clk => Imm6out[3]~reg0.CLK
clk => Imm6out[4]~reg0.CLK
clk => Imm6out[5]~reg0.CLK
clk => Imm6out[6]~reg0.CLK
clk => Imm6out[7]~reg0.CLK
clk => Imm6out[8]~reg0.CLK
clk => Imm6out[9]~reg0.CLK
clk => Imm6out[10]~reg0.CLK
clk => Imm6out[11]~reg0.CLK
clk => Imm6out[12]~reg0.CLK
clk => Imm6out[13]~reg0.CLK
clk => Imm6out[14]~reg0.CLK
clk => Imm6out[15]~reg0.CLK
clk => Dest_reg_add_out[0]~reg0.CLK
clk => Dest_reg_add_out[1]~reg0.CLK
clk => Dest_reg_add_out[2]~reg0.CLK
clk => aRBout[0]~reg0.CLK
clk => aRBout[1]~reg0.CLK
clk => aRBout[2]~reg0.CLK
clk => aRCout[0]~reg0.CLK
clk => aRCout[1]~reg0.CLK
clk => aRCout[2]~reg0.CLK
clk => aRAout[0]~reg0.CLK
clk => aRAout[1]~reg0.CLK
clk => aRAout[2]~reg0.CLK
clk => SelAlu[0]~reg0.CLK
clk => SelAlu[1]~reg0.CLK
clk => Compbit~reg0.CLK
clk => RB[0]~reg0.CLK
clk => RB[1]~reg0.CLK
clk => RB[2]~reg0.CLK
clk => RB[3]~reg0.CLK
clk => RB[4]~reg0.CLK
clk => RB[5]~reg0.CLK
clk => RB[6]~reg0.CLK
clk => RB[7]~reg0.CLK
clk => RB[8]~reg0.CLK
clk => RB[9]~reg0.CLK
clk => RB[10]~reg0.CLK
clk => RB[11]~reg0.CLK
clk => RB[12]~reg0.CLK
clk => RB[13]~reg0.CLK
clk => RB[14]~reg0.CLK
clk => RB[15]~reg0.CLK
clk => RA[0]~reg0.CLK
clk => RA[1]~reg0.CLK
clk => RA[2]~reg0.CLK
clk => RA[3]~reg0.CLK
clk => RA[4]~reg0.CLK
clk => RA[5]~reg0.CLK
clk => RA[6]~reg0.CLK
clk => RA[7]~reg0.CLK
clk => RA[8]~reg0.CLK
clk => RA[9]~reg0.CLK
clk => RA[10]~reg0.CLK
clk => RA[11]~reg0.CLK
clk => RA[12]~reg0.CLK
clk => RA[13]~reg0.CLK
clk => RA[14]~reg0.CLK
clk => RA[15]~reg0.CLK
clk => opcode[0]~reg0.CLK
clk => opcode[1]~reg0.CLK
clk => opcode[2]~reg0.CLK
clk => opcode[3]~reg0.CLK
clk => PCout[0]~reg0.CLK
clk => PCout[1]~reg0.CLK
clk => PCout[2]~reg0.CLK
clk => PCout[3]~reg0.CLK
clk => PCout[4]~reg0.CLK
clk => PCout[5]~reg0.CLK
clk => PCout[6]~reg0.CLK
clk => PCout[7]~reg0.CLK
clk => PCout[8]~reg0.CLK
clk => PCout[9]~reg0.CLK
clk => PCout[10]~reg0.CLK
clk => PCout[11]~reg0.CLK
clk => PCout[12]~reg0.CLK
clk => PCout[13]~reg0.CLK
clk => PCout[14]~reg0.CLK
clk => PCout[15]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[15]~reg0.CLK
PCin[0] => PCout.DATAB
PCin[1] => PCout.DATAB
PCin[2] => PCout.DATAB
PCin[3] => PCout.DATAB
PCin[4] => PCout.DATAB
PCin[5] => PCout.DATAB
PCin[6] => PCout.DATAB
PCin[7] => PCout.DATAB
PCin[8] => PCout.DATAB
PCin[9] => PCout.DATAB
PCin[10] => PCout.DATAB
PCin[11] => PCout.DATAB
PCin[12] => PCout.DATAB
PCin[13] => PCout.DATAB
PCin[14] => PCout.DATAB
PCin[15] => PCout.DATAB
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => opcode.OUTPUTSELECT
WR_E => opcode.OUTPUTSELECT
WR_E => opcode.OUTPUTSELECT
WR_E => opcode.OUTPUTSELECT
WR_E => RA.OUTPUTSELECT
WR_E => RA.OUTPUTSELECT
WR_E => RA.OUTPUTSELECT
WR_E => RA.OUTPUTSELECT
WR_E => RA.OUTPUTSELECT
WR_E => RA.OUTPUTSELECT
WR_E => RA.OUTPUTSELECT
WR_E => RA.OUTPUTSELECT
WR_E => RA.OUTPUTSELECT
WR_E => RA.OUTPUTSELECT
WR_E => RA.OUTPUTSELECT
WR_E => RA.OUTPUTSELECT
WR_E => RA.OUTPUTSELECT
WR_E => RA.OUTPUTSELECT
WR_E => RA.OUTPUTSELECT
WR_E => RA.OUTPUTSELECT
WR_E => RB.OUTPUTSELECT
WR_E => RB.OUTPUTSELECT
WR_E => RB.OUTPUTSELECT
WR_E => RB.OUTPUTSELECT
WR_E => RB.OUTPUTSELECT
WR_E => RB.OUTPUTSELECT
WR_E => RB.OUTPUTSELECT
WR_E => RB.OUTPUTSELECT
WR_E => RB.OUTPUTSELECT
WR_E => RB.OUTPUTSELECT
WR_E => RB.OUTPUTSELECT
WR_E => RB.OUTPUTSELECT
WR_E => RB.OUTPUTSELECT
WR_E => RB.OUTPUTSELECT
WR_E => RB.OUTPUTSELECT
WR_E => RB.OUTPUTSELECT
WR_E => Compbit.OUTPUTSELECT
WR_E => SelAlu.OUTPUTSELECT
WR_E => SelAlu.OUTPUTSELECT
WR_E => aRAout.OUTPUTSELECT
WR_E => aRAout.OUTPUTSELECT
WR_E => aRAout.OUTPUTSELECT
WR_E => aRBout.OUTPUTSELECT
WR_E => aRBout.OUTPUTSELECT
WR_E => aRBout.OUTPUTSELECT
WR_E => aRCout.OUTPUTSELECT
WR_E => aRCout.OUTPUTSELECT
WR_E => aRCout.OUTPUTSELECT
WR_E => Dest_reg_add_out.OUTPUTSELECT
WR_E => Dest_reg_add_out.OUTPUTSELECT
WR_E => Dest_reg_add_out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Reg_Add_M_out.OUTPUTSELECT
WR_E => Reg_Add_M_out.OUTPUTSELECT
WR_E => Reg_Add_M_out.OUTPUTSELECT
WR_E => Mem_Imm_M_out.OUTPUTSELECT
WR_E => Mem_Imm_M_out.OUTPUTSELECT
WR_E => Mem_Imm_M_out.OUTPUTSELECT
WR_E => Mem_Imm_M_out.OUTPUTSELECT
WR_E => Mem_Imm_M_out.OUTPUTSELECT
WR_E => Mem_Imm_M_out.OUTPUTSELECT
WR_E => Mem_Imm_M_out.OUTPUTSELECT
WR_E => Mem_Imm_M_out.OUTPUTSELECT
WR_E => Mem_Imm_M_out.OUTPUTSELECT
WR_E => Mem_Imm_M_out.OUTPUTSELECT
WR_E => Mem_Imm_M_out.OUTPUTSELECT
WR_E => Mem_Imm_M_out.OUTPUTSELECT
WR_E => Mem_Imm_M_out.OUTPUTSELECT
WR_E => Mem_Imm_M_out.OUTPUTSELECT
WR_E => Mem_Imm_M_out.OUTPUTSELECT
WR_E => Mem_Imm_M_out.OUTPUTSELECT
WR_E => Bit_Reg_Add_out.OUTPUTSELECT
WR_E => Cout.OUTPUTSELECT
WR_E => Zout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => RA.OUTPUTSELECT
reset => RA.OUTPUTSELECT
reset => RA.OUTPUTSELECT
reset => RA.OUTPUTSELECT
reset => RA.OUTPUTSELECT
reset => RA.OUTPUTSELECT
reset => RA.OUTPUTSELECT
reset => RA.OUTPUTSELECT
reset => RA.OUTPUTSELECT
reset => RA.OUTPUTSELECT
reset => RA.OUTPUTSELECT
reset => RA.OUTPUTSELECT
reset => RA.OUTPUTSELECT
reset => RA.OUTPUTSELECT
reset => RA.OUTPUTSELECT
reset => RA.OUTPUTSELECT
reset => RB.OUTPUTSELECT
reset => RB.OUTPUTSELECT
reset => RB.OUTPUTSELECT
reset => RB.OUTPUTSELECT
reset => RB.OUTPUTSELECT
reset => RB.OUTPUTSELECT
reset => RB.OUTPUTSELECT
reset => RB.OUTPUTSELECT
reset => RB.OUTPUTSELECT
reset => RB.OUTPUTSELECT
reset => RB.OUTPUTSELECT
reset => RB.OUTPUTSELECT
reset => RB.OUTPUTSELECT
reset => RB.OUTPUTSELECT
reset => RB.OUTPUTSELECT
reset => RB.OUTPUTSELECT
reset => Compbit.OUTPUTSELECT
reset => SelAlu.OUTPUTSELECT
reset => SelAlu.OUTPUTSELECT
reset => aRAout.OUTPUTSELECT
reset => aRAout.OUTPUTSELECT
reset => aRAout.OUTPUTSELECT
reset => aRCout.OUTPUTSELECT
reset => aRCout.OUTPUTSELECT
reset => aRCout.OUTPUTSELECT
reset => aRBout.OUTPUTSELECT
reset => aRBout.OUTPUTSELECT
reset => aRBout.OUTPUTSELECT
reset => Dest_reg_add_out.OUTPUTSELECT
reset => Dest_reg_add_out.OUTPUTSELECT
reset => Dest_reg_add_out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Reg_Add_M_out.OUTPUTSELECT
reset => Reg_Add_M_out.OUTPUTSELECT
reset => Reg_Add_M_out.OUTPUTSELECT
reset => Mem_Imm_M_out.OUTPUTSELECT
reset => Mem_Imm_M_out.OUTPUTSELECT
reset => Mem_Imm_M_out.OUTPUTSELECT
reset => Mem_Imm_M_out.OUTPUTSELECT
reset => Mem_Imm_M_out.OUTPUTSELECT
reset => Mem_Imm_M_out.OUTPUTSELECT
reset => Mem_Imm_M_out.OUTPUTSELECT
reset => Mem_Imm_M_out.OUTPUTSELECT
reset => Mem_Imm_M_out.OUTPUTSELECT
reset => Mem_Imm_M_out.OUTPUTSELECT
reset => Mem_Imm_M_out.OUTPUTSELECT
reset => Mem_Imm_M_out.OUTPUTSELECT
reset => Mem_Imm_M_out.OUTPUTSELECT
reset => Mem_Imm_M_out.OUTPUTSELECT
reset => Mem_Imm_M_out.OUTPUTSELECT
reset => Mem_Imm_M_out.OUTPUTSELECT
reset => Bit_Reg_Add_out.OUTPUTSELECT
reset => Cout.OUTPUTSELECT
reset => Zout.OUTPUTSELECT
Iin[0] => Iout.DATAB
Iin[1] => Iout.DATAB
Iin[2] => Iout.DATAB
Iin[3] => Iout.DATAB
Iin[4] => Iout.DATAB
Iin[5] => Iout.DATAB
Iin[6] => Iout.DATAB
Iin[7] => Iout.DATAB
Iin[8] => Iout.DATAB
Iin[9] => Iout.DATAB
Iin[10] => Iout.DATAB
Iin[11] => Iout.DATAB
Iin[12] => Iout.DATAB
Iin[13] => Iout.DATAB
Iin[14] => Iout.DATAB
Iin[15] => Iout.DATAB
opcodein[0] => opcode.DATAB
opcodein[1] => opcode.DATAB
opcodein[2] => opcode.DATAB
opcodein[3] => opcode.DATAB
RAin[0] => RA.DATAB
RAin[1] => RA.DATAB
RAin[2] => RA.DATAB
RAin[3] => RA.DATAB
RAin[4] => RA.DATAB
RAin[5] => RA.DATAB
RAin[6] => RA.DATAB
RAin[7] => RA.DATAB
RAin[8] => RA.DATAB
RAin[9] => RA.DATAB
RAin[10] => RA.DATAB
RAin[11] => RA.DATAB
RAin[12] => RA.DATAB
RAin[13] => RA.DATAB
RAin[14] => RA.DATAB
RAin[15] => RA.DATAB
RBin[0] => RB.DATAB
RBin[1] => RB.DATAB
RBin[2] => RB.DATAB
RBin[3] => RB.DATAB
RBin[4] => RB.DATAB
RBin[5] => RB.DATAB
RBin[6] => RB.DATAB
RBin[7] => RB.DATAB
RBin[8] => RB.DATAB
RBin[9] => RB.DATAB
RBin[10] => RB.DATAB
RBin[11] => RB.DATAB
RBin[12] => RB.DATAB
RBin[13] => RB.DATAB
RBin[14] => RB.DATAB
RBin[15] => RB.DATAB
Compbitin => Compbit.DATAB
SelAluin[0] => SelAlu.DATAB
SelAluin[1] => SelAlu.DATAB
Imm6in[0] => Imm6out.DATAB
Imm6in[1] => Imm6out.DATAB
Imm6in[2] => Imm6out.DATAB
Imm6in[3] => Imm6out.DATAB
Imm6in[4] => Imm6out.DATAB
Imm6in[5] => Imm6out.DATAB
Imm6in[6] => Imm6out.DATAB
Imm6in[7] => Imm6out.DATAB
Imm6in[8] => Imm6out.DATAB
Imm6in[9] => Imm6out.DATAB
Imm6in[10] => Imm6out.DATAB
Imm6in[11] => Imm6out.DATAB
Imm6in[12] => Imm6out.DATAB
Imm6in[13] => Imm6out.DATAB
Imm6in[14] => Imm6out.DATAB
Imm6in[15] => Imm6out.DATAB
Imm9in[0] => Imm9out.DATAB
Imm9in[1] => Imm9out.DATAB
Imm9in[2] => Imm9out.DATAB
Imm9in[3] => Imm9out.DATAB
Imm9in[4] => Imm9out.DATAB
Imm9in[5] => Imm9out.DATAB
Imm9in[6] => Imm9out.DATAB
Imm9in[7] => Imm9out.DATAB
Imm9in[8] => Imm9out.DATAB
Imm9in[9] => Imm9out.DATAB
Imm9in[10] => Imm9out.DATAB
Imm9in[11] => Imm9out.DATAB
Imm9in[12] => Imm9out.DATAB
Imm9in[13] => Imm9out.DATAB
Imm9in[14] => Imm9out.DATAB
Imm9in[15] => Imm9out.DATAB
aRAin[0] => aRAout.DATAB
aRAin[1] => aRAout.DATAB
aRAin[2] => aRAout.DATAB
aRBin[0] => aRBout.DATAB
aRBin[1] => aRBout.DATAB
aRBin[2] => aRBout.DATAB
aRCin[0] => aRCout.DATAB
aRCin[1] => aRCout.DATAB
aRCin[2] => aRCout.DATAB
Dest_reg_add_in[0] => Dest_reg_add_out.DATAB
Dest_reg_add_in[1] => Dest_reg_add_out.DATAB
Dest_reg_add_in[2] => Dest_reg_add_out.DATAB
Reg_Add_M_in[0] => Reg_Add_M_out.DATAB
Reg_Add_M_in[1] => Reg_Add_M_out.DATAB
Reg_Add_M_in[2] => Reg_Add_M_out.DATAB
Mem_Imm_M_in[0] => Mem_Imm_M_out.DATAB
Mem_Imm_M_in[1] => Mem_Imm_M_out.DATAB
Mem_Imm_M_in[2] => Mem_Imm_M_out.DATAB
Mem_Imm_M_in[3] => Mem_Imm_M_out.DATAB
Mem_Imm_M_in[4] => Mem_Imm_M_out.DATAB
Mem_Imm_M_in[5] => Mem_Imm_M_out.DATAB
Mem_Imm_M_in[6] => Mem_Imm_M_out.DATAB
Mem_Imm_M_in[7] => Mem_Imm_M_out.DATAB
Mem_Imm_M_in[8] => Mem_Imm_M_out.DATAB
Mem_Imm_M_in[9] => Mem_Imm_M_out.DATAB
Mem_Imm_M_in[10] => Mem_Imm_M_out.DATAB
Mem_Imm_M_in[11] => Mem_Imm_M_out.DATAB
Mem_Imm_M_in[12] => Mem_Imm_M_out.DATAB
Mem_Imm_M_in[13] => Mem_Imm_M_out.DATAB
Mem_Imm_M_in[14] => Mem_Imm_M_out.DATAB
Mem_Imm_M_in[15] => Mem_Imm_M_out.DATAB
Bit_Reg_Add_in => Bit_Reg_Add_out.DATAB
Cin => Cout.DATAB
Zin => Zout.DATAB
PCout[0] <= PCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[1] <= PCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[2] <= PCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[3] <= PCout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[4] <= PCout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[5] <= PCout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[6] <= PCout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[7] <= PCout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[8] <= PCout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[9] <= PCout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[10] <= PCout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[11] <= PCout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[12] <= PCout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[13] <= PCout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[14] <= PCout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[15] <= PCout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[0] <= RA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[1] <= RA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[2] <= RA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[3] <= RA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[4] <= RA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[5] <= RA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[6] <= RA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[7] <= RA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[8] <= RA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[9] <= RA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[10] <= RA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[11] <= RA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[12] <= RA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[13] <= RA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[14] <= RA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[15] <= RA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RB[0] <= RB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RB[1] <= RB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RB[2] <= RB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RB[3] <= RB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RB[4] <= RB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RB[5] <= RB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RB[6] <= RB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RB[7] <= RB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RB[8] <= RB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RB[9] <= RB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RB[10] <= RB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RB[11] <= RB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RB[12] <= RB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RB[13] <= RB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RB[14] <= RB[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RB[15] <= RB[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Compbit <= Compbit~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRAout[0] <= aRAout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRAout[1] <= aRAout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRAout[2] <= aRAout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRBout[0] <= aRBout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRBout[1] <= aRBout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRBout[2] <= aRBout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRCout[0] <= aRCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRCout[1] <= aRCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRCout[2] <= aRCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest_reg_add_out[0] <= Dest_reg_add_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest_reg_add_out[1] <= Dest_reg_add_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest_reg_add_out[2] <= Dest_reg_add_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SelAlu[0] <= SelAlu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SelAlu[1] <= SelAlu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[0] <= Imm6out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[1] <= Imm6out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[2] <= Imm6out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[3] <= Imm6out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[4] <= Imm6out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[5] <= Imm6out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[6] <= Imm6out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[7] <= Imm6out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[8] <= Imm6out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[9] <= Imm6out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[10] <= Imm6out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[11] <= Imm6out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[12] <= Imm6out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[13] <= Imm6out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[14] <= Imm6out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[15] <= Imm6out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[0] <= Imm9out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[1] <= Imm9out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[2] <= Imm9out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[3] <= Imm9out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[4] <= Imm9out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[5] <= Imm9out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[6] <= Imm9out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[7] <= Imm9out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[8] <= Imm9out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[9] <= Imm9out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[10] <= Imm9out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[11] <= Imm9out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[12] <= Imm9out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[13] <= Imm9out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[14] <= Imm9out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[15] <= Imm9out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_Add_M_out[0] <= Reg_Add_M_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_Add_M_out[1] <= Reg_Add_M_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_Add_M_out[2] <= Reg_Add_M_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_M_out[0] <= Mem_Imm_M_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_M_out[1] <= Mem_Imm_M_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_M_out[2] <= Mem_Imm_M_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_M_out[3] <= Mem_Imm_M_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_M_out[4] <= Mem_Imm_M_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_M_out[5] <= Mem_Imm_M_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_M_out[6] <= Mem_Imm_M_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_M_out[7] <= Mem_Imm_M_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_M_out[8] <= Mem_Imm_M_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_M_out[9] <= Mem_Imm_M_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_M_out[10] <= Mem_Imm_M_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_M_out[11] <= Mem_Imm_M_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_M_out[12] <= Mem_Imm_M_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_M_out[13] <= Mem_Imm_M_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_M_out[14] <= Mem_Imm_M_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem_Imm_M_out[15] <= Mem_Imm_M_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bit_Reg_Add_out <= Bit_Reg_Add_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zout <= Zout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|ALU3:Multiple_ALU
PC[0] => temp_sum.IN0
PC[0] => carry.IN0
PC[1] => temp_sum.IN0
PC[1] => carry.IN0
PC[1] => carry.IN0
PC[2] => temp_sum.IN0
PC[2] => carry.IN0
PC[2] => carry.IN0
PC[3] => temp_sum.IN0
PC[3] => carry.IN0
PC[3] => carry.IN0
PC[4] => temp_sum.IN0
PC[4] => carry.IN0
PC[4] => carry.IN0
PC[5] => temp_sum.IN0
PC[5] => carry.IN0
PC[5] => carry.IN0
PC[6] => temp_sum.IN0
PC[6] => carry.IN0
PC[6] => carry.IN0
PC[7] => temp_sum.IN0
PC[7] => carry.IN0
PC[7] => carry.IN0
PC[8] => temp_sum.IN0
PC[8] => carry.IN0
PC[8] => carry.IN0
PC[9] => temp_sum.IN0
PC[9] => carry.IN0
PC[9] => carry.IN0
PC[10] => temp_sum.IN0
PC[10] => carry.IN0
PC[10] => carry.IN0
PC[11] => temp_sum.IN0
PC[11] => carry.IN0
PC[11] => carry.IN0
PC[12] => temp_sum.IN0
PC[12] => carry.IN0
PC[12] => carry.IN0
PC[13] => temp_sum.IN0
PC[13] => carry.IN0
PC[13] => carry.IN0
PC[14] => temp_sum.IN0
PC[14] => carry.IN0
PC[14] => carry.IN0
PC[15] => temp_sum.IN0
Imm[0] => temp_sum.IN1
Imm[0] => carry.IN1
Imm[1] => temp_sum.IN1
Imm[1] => carry.IN1
Imm[1] => carry.IN1
Imm[2] => temp_sum.IN1
Imm[2] => carry.IN1
Imm[2] => carry.IN1
Imm[3] => temp_sum.IN1
Imm[3] => carry.IN1
Imm[3] => carry.IN1
Imm[4] => temp_sum.IN1
Imm[4] => carry.IN1
Imm[4] => carry.IN1
Imm[5] => temp_sum.IN1
Imm[5] => carry.IN1
Imm[5] => carry.IN1
Imm[6] => temp_sum.IN1
Imm[6] => carry.IN1
Imm[6] => carry.IN1
Imm[7] => temp_sum.IN1
Imm[7] => carry.IN1
Imm[7] => carry.IN1
Imm[8] => temp_sum.IN1
Imm[8] => carry.IN1
Imm[8] => carry.IN1
Imm[9] => temp_sum.IN1
Imm[9] => carry.IN1
Imm[9] => carry.IN1
Imm[10] => temp_sum.IN1
Imm[10] => carry.IN1
Imm[10] => carry.IN1
Imm[11] => temp_sum.IN1
Imm[11] => carry.IN1
Imm[11] => carry.IN1
Imm[12] => temp_sum.IN1
Imm[12] => carry.IN1
Imm[12] => carry.IN1
Imm[13] => temp_sum.IN1
Imm[13] => carry.IN1
Imm[13] => carry.IN1
Imm[14] => temp_sum.IN1
Imm[14] => carry.IN1
Imm[14] => carry.IN1
Imm[15] => temp_sum.IN1
PCImm2[0] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[1] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[2] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[3] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[4] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[5] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[6] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[7] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[8] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[9] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[10] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[11] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[12] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[13] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[14] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[15] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|mux_2_1:muxaluC
I0[0] => temp.DATAB
I0[1] => temp.DATAB
I0[2] => temp.DATAB
I0[3] => temp.DATAB
I0[4] => temp.DATAB
I0[5] => temp.DATAB
I0[6] => temp.DATAB
I0[7] => temp.DATAB
I0[8] => temp.DATAB
I0[9] => temp.DATAB
I0[10] => temp.DATAB
I0[11] => temp.DATAB
I0[12] => temp.DATAB
I0[13] => temp.DATAB
I0[14] => temp.DATAB
I0[15] => temp.DATAB
I1[0] => temp.DATAA
I1[1] => temp.DATAA
I1[2] => temp.DATAA
I1[3] => temp.DATAA
I1[4] => temp.DATAA
I1[5] => temp.DATAA
I1[6] => temp.DATAA
I1[7] => temp.DATAA
I1[8] => temp.DATAA
I1[9] => temp.DATAA
I1[10] => temp.DATAA
I1[11] => temp.DATAA
I1[12] => temp.DATAA
I1[13] => temp.DATAA
I1[14] => temp.DATAA
I1[15] => temp.DATAA
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
mux_out[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|mux_2_1:shifter_mux
I0[0] => temp.DATAB
I0[1] => temp.DATAB
I0[2] => temp.DATAB
I0[3] => temp.DATAB
I0[4] => temp.DATAB
I0[5] => temp.DATAB
I0[6] => temp.DATAB
I0[7] => temp.DATAB
I0[8] => temp.DATAB
I0[9] => temp.DATAB
I0[10] => temp.DATAB
I0[11] => temp.DATAB
I0[12] => temp.DATAB
I0[13] => temp.DATAB
I0[14] => temp.DATAB
I0[15] => temp.DATAB
I1[0] => temp.DATAA
I1[1] => temp.DATAA
I1[2] => temp.DATAA
I1[3] => temp.DATAA
I1[4] => temp.DATAA
I1[5] => temp.DATAA
I1[6] => temp.DATAA
I1[7] => temp.DATAA
I1[8] => temp.DATAA
I1[9] => temp.DATAA
I1[10] => temp.DATAA
I1[11] => temp.DATAA
I1[12] => temp.DATAA
I1[13] => temp.DATAA
I1[14] => temp.DATAA
I1[15] => temp.DATAA
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
mux_out[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|SHIFTER:Shifter_inst
INPUT[0] => OUTPUT[1].DATAIN
INPUT[1] => OUTPUT[2].DATAIN
INPUT[2] => OUTPUT[3].DATAIN
INPUT[3] => OUTPUT[4].DATAIN
INPUT[4] => OUTPUT[5].DATAIN
INPUT[5] => OUTPUT[6].DATAIN
INPUT[6] => OUTPUT[7].DATAIN
INPUT[7] => OUTPUT[8].DATAIN
INPUT[8] => OUTPUT[9].DATAIN
INPUT[9] => OUTPUT[10].DATAIN
INPUT[10] => OUTPUT[11].DATAIN
INPUT[11] => OUTPUT[12].DATAIN
INPUT[12] => OUTPUT[13].DATAIN
INPUT[13] => OUTPUT[14].DATAIN
INPUT[14] => OUTPUT[15].DATAIN
INPUT[15] => ~NO_FANOUT~
OUTPUT[0] <= <GND>
OUTPUT[1] <= INPUT[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= INPUT[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= INPUT[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= INPUT[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= INPUT[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= INPUT[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= INPUT[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= INPUT[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= INPUT[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= INPUT[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= INPUT[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= INPUT[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= INPUT[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= INPUT[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= INPUT[14].DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|mux_4_1:muxaluA
three[0] => Mux15.IN0
three[1] => Mux14.IN0
three[2] => Mux13.IN0
three[3] => Mux12.IN0
three[4] => Mux11.IN0
three[5] => Mux10.IN0
three[6] => Mux9.IN0
three[7] => Mux8.IN0
three[8] => Mux7.IN0
three[9] => Mux6.IN0
three[10] => Mux5.IN0
three[11] => Mux4.IN0
three[12] => Mux3.IN0
three[13] => Mux2.IN0
three[14] => Mux1.IN0
three[15] => Mux0.IN0
two[0] => Mux15.IN1
two[1] => Mux14.IN1
two[2] => Mux13.IN1
two[3] => Mux12.IN1
two[4] => Mux11.IN1
two[5] => Mux10.IN1
two[6] => Mux9.IN1
two[7] => Mux8.IN1
two[8] => Mux7.IN1
two[9] => Mux6.IN1
two[10] => Mux5.IN1
two[11] => Mux4.IN1
two[12] => Mux3.IN1
two[13] => Mux2.IN1
two[14] => Mux1.IN1
two[15] => Mux0.IN1
one[0] => Mux15.IN2
one[1] => Mux14.IN2
one[2] => Mux13.IN2
one[3] => Mux12.IN2
one[4] => Mux11.IN2
one[5] => Mux10.IN2
one[6] => Mux9.IN2
one[7] => Mux8.IN2
one[8] => Mux7.IN2
one[9] => Mux6.IN2
one[10] => Mux5.IN2
one[11] => Mux4.IN2
one[12] => Mux3.IN2
one[13] => Mux2.IN2
one[14] => Mux1.IN2
one[15] => Mux0.IN2
zero[0] => Mux15.IN3
zero[1] => Mux14.IN3
zero[2] => Mux13.IN3
zero[3] => Mux12.IN3
zero[4] => Mux11.IN3
zero[5] => Mux10.IN3
zero[6] => Mux9.IN3
zero[7] => Mux8.IN3
zero[8] => Mux7.IN3
zero[9] => Mux6.IN3
zero[10] => Mux5.IN3
zero[11] => Mux4.IN3
zero[12] => Mux3.IN3
zero[13] => Mux2.IN3
zero[14] => Mux1.IN3
zero[15] => Mux0.IN3
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4


|RISC_Pipeline|mux_4_1:muxaluB
three[0] => Mux15.IN0
three[1] => Mux14.IN0
three[2] => Mux13.IN0
three[3] => Mux12.IN0
three[4] => Mux11.IN0
three[5] => Mux10.IN0
three[6] => Mux9.IN0
three[7] => Mux8.IN0
three[8] => Mux7.IN0
three[9] => Mux6.IN0
three[10] => Mux5.IN0
three[11] => Mux4.IN0
three[12] => Mux3.IN0
three[13] => Mux2.IN0
three[14] => Mux1.IN0
three[15] => Mux0.IN0
two[0] => Mux15.IN1
two[1] => Mux14.IN1
two[2] => Mux13.IN1
two[3] => Mux12.IN1
two[4] => Mux11.IN1
two[5] => Mux10.IN1
two[6] => Mux9.IN1
two[7] => Mux8.IN1
two[8] => Mux7.IN1
two[9] => Mux6.IN1
two[10] => Mux5.IN1
two[11] => Mux4.IN1
two[12] => Mux3.IN1
two[13] => Mux2.IN1
two[14] => Mux1.IN1
two[15] => Mux0.IN1
one[0] => Mux15.IN2
one[1] => Mux14.IN2
one[2] => Mux13.IN2
one[3] => Mux12.IN2
one[4] => Mux11.IN2
one[5] => Mux10.IN2
one[6] => Mux9.IN2
one[7] => Mux8.IN2
one[8] => Mux7.IN2
one[9] => Mux6.IN2
one[10] => Mux5.IN2
one[11] => Mux4.IN2
one[12] => Mux3.IN2
one[13] => Mux2.IN2
one[14] => Mux1.IN2
one[15] => Mux0.IN2
zero[0] => Mux15.IN3
zero[1] => Mux14.IN3
zero[2] => Mux13.IN3
zero[3] => Mux12.IN3
zero[4] => Mux11.IN3
zero[5] => Mux10.IN3
zero[6] => Mux9.IN3
zero[7] => Mux8.IN3
zero[8] => Mux7.IN3
zero[9] => Mux6.IN3
zero[10] => Mux5.IN3
zero[11] => Mux4.IN3
zero[12] => Mux3.IN3
zero[13] => Mux2.IN3
zero[14] => Mux1.IN3
zero[15] => Mux0.IN3
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4


|RISC_Pipeline|ALU:Main_ALU
opcode[0] => Mux0.IN19
opcode[0] => Mux1.IN19
opcode[0] => Mux2.IN19
opcode[0] => Mux3.IN19
opcode[0] => Mux4.IN19
opcode[0] => Mux5.IN19
opcode[0] => Mux6.IN19
opcode[0] => Mux7.IN19
opcode[0] => Mux8.IN19
opcode[0] => Mux9.IN19
opcode[0] => Mux10.IN19
opcode[0] => Mux11.IN19
opcode[0] => Mux12.IN19
opcode[0] => Mux13.IN19
opcode[0] => Mux14.IN19
opcode[0] => Mux15.IN19
opcode[0] => add_op.IN1
opcode[0] => write_reg_op_always.IN1
opcode[0] => Mux19.IN19
opcode[0] => Mux18.IN19
opcode[0] => Mux17.IN19
opcode[0] => Mux16.IN19
opcode[0] => nand_op.IN1
opcode[0] => write_reg_op_always.IN0
opcode[0] => write_LM.IN1
opcode[1] => Mux0.IN18
opcode[1] => Mux1.IN18
opcode[1] => Mux2.IN18
opcode[1] => Mux3.IN18
opcode[1] => Mux4.IN18
opcode[1] => Mux5.IN18
opcode[1] => Mux6.IN18
opcode[1] => Mux7.IN18
opcode[1] => Mux8.IN18
opcode[1] => Mux9.IN18
opcode[1] => Mux10.IN18
opcode[1] => Mux11.IN18
opcode[1] => Mux12.IN18
opcode[1] => Mux13.IN18
opcode[1] => Mux14.IN18
opcode[1] => Mux15.IN18
opcode[1] => nand_op.IN1
opcode[1] => write_LM.IN1
opcode[1] => Mux19.IN18
opcode[1] => Mux18.IN18
opcode[1] => Mux17.IN18
opcode[1] => Mux16.IN18
opcode[1] => add_op.IN1
opcode[1] => write_reg_op_always.IN1
opcode[2] => Mux0.IN17
opcode[2] => Mux1.IN17
opcode[2] => Mux2.IN17
opcode[2] => Mux3.IN17
opcode[2] => Mux4.IN17
opcode[2] => Mux5.IN17
opcode[2] => Mux6.IN17
opcode[2] => Mux7.IN17
opcode[2] => Mux8.IN17
opcode[2] => Mux9.IN17
opcode[2] => Mux10.IN17
opcode[2] => Mux11.IN17
opcode[2] => Mux12.IN17
opcode[2] => Mux13.IN17
opcode[2] => Mux14.IN17
opcode[2] => Mux15.IN17
opcode[2] => write_reg_op_always.IN0
opcode[2] => write_LM.IN1
opcode[2] => Mux19.IN17
opcode[2] => Mux18.IN17
opcode[2] => Mux17.IN17
opcode[2] => Mux16.IN17
opcode[2] => add_op.IN0
opcode[3] => Mux0.IN16
opcode[3] => Mux1.IN16
opcode[3] => Mux2.IN16
opcode[3] => Mux3.IN16
opcode[3] => Mux4.IN16
opcode[3] => Mux5.IN16
opcode[3] => Mux6.IN16
opcode[3] => Mux7.IN16
opcode[3] => Mux8.IN16
opcode[3] => Mux9.IN16
opcode[3] => Mux10.IN16
opcode[3] => Mux11.IN16
opcode[3] => Mux12.IN16
opcode[3] => Mux13.IN16
opcode[3] => Mux14.IN16
opcode[3] => Mux15.IN16
opcode[3] => write_reg_op_always.IN1
opcode[3] => Mux19.IN16
opcode[3] => Mux18.IN16
opcode[3] => Mux17.IN16
opcode[3] => Mux16.IN16
opcode[3] => add_op.IN1
opcode[3] => write_reg_op_always.IN1
opcode[3] => write_LM.IN0
c_in => ALU.IN1
c_in => write_reg_add.IN0
c_in => write_reg_nand.IN0
c_in => temp_c_in.DATAB
z_in => ALU.IN1
z_in => write_reg_add.IN0
CompBit => compliment.OUTPUTSELECT
CompBit => compliment.OUTPUTSELECT
CompBit => compliment.OUTPUTSELECT
CompBit => compliment.OUTPUTSELECT
CompBit => compliment.OUTPUTSELECT
CompBit => compliment.OUTPUTSELECT
CompBit => compliment.OUTPUTSELECT
CompBit => compliment.OUTPUTSELECT
CompBit => compliment.OUTPUTSELECT
CompBit => compliment.OUTPUTSELECT
CompBit => compliment.OUTPUTSELECT
CompBit => compliment.OUTPUTSELECT
CompBit => compliment.OUTPUTSELECT
CompBit => compliment.OUTPUTSELECT
CompBit => compliment.OUTPUTSELECT
CompBit => ALU.IN1
CompBit => compliment.OUTPUTSELECT
Bit_Reg_Add_in => write_LM.IN1
C_z[0] => write_reg_add.IN0
C_z[0] => Equal0.IN1
C_z[0] => Equal1.IN1
C_z[0] => Equal2.IN0
C_z[0] => Equal3.IN1
C_z[0] => write_reg_add.IN0
C_z[0] => write_reg_nand.IN1
C_z[1] => write_reg_add.IN1
C_z[1] => write_reg_add.IN1
C_z[1] => Equal0.IN0
C_z[1] => Equal1.IN0
C_z[1] => Equal2.IN1
C_z[1] => Equal3.IN0
C_z[1] => write_reg_add.IN1
C_z[1] => write_reg_add.IN1
ALU_A[0] => temp_sum.IN0
ALU_A[0] => carry_adder.IN0
ALU_A[0] => temp_sum.IN1
ALU_A[0] => carry_adder.IN1
ALU_A[0] => carry_adder.IN1
ALU_A[0] => ALU_C.IN1
ALU_A[0] => Equal5.IN15
ALU_A[0] => LessThan0.IN16
ALU_A[0] => Add0.IN32
ALU_A[1] => temp_sum.IN0
ALU_A[1] => carry_adder.IN0
ALU_A[1] => carry_adder.IN0
ALU_A[1] => temp_sum.IN1
ALU_A[1] => carry_adder.IN1
ALU_A[1] => carry_adder.IN1
ALU_A[1] => ALU_C.IN1
ALU_A[1] => Equal5.IN14
ALU_A[1] => LessThan0.IN15
ALU_A[1] => Add0.IN31
ALU_A[2] => temp_sum.IN0
ALU_A[2] => carry_adder.IN0
ALU_A[2] => carry_adder.IN0
ALU_A[2] => temp_sum.IN1
ALU_A[2] => carry_adder.IN1
ALU_A[2] => carry_adder.IN1
ALU_A[2] => ALU_C.IN1
ALU_A[2] => Equal5.IN13
ALU_A[2] => LessThan0.IN14
ALU_A[2] => Add0.IN30
ALU_A[3] => temp_sum.IN0
ALU_A[3] => carry_adder.IN0
ALU_A[3] => carry_adder.IN0
ALU_A[3] => temp_sum.IN1
ALU_A[3] => carry_adder.IN1
ALU_A[3] => carry_adder.IN1
ALU_A[3] => ALU_C.IN1
ALU_A[3] => Equal5.IN12
ALU_A[3] => LessThan0.IN13
ALU_A[3] => Add0.IN29
ALU_A[4] => temp_sum.IN0
ALU_A[4] => carry_adder.IN0
ALU_A[4] => carry_adder.IN0
ALU_A[4] => temp_sum.IN1
ALU_A[4] => carry_adder.IN1
ALU_A[4] => carry_adder.IN1
ALU_A[4] => ALU_C.IN1
ALU_A[4] => Equal5.IN11
ALU_A[4] => LessThan0.IN12
ALU_A[4] => Add0.IN28
ALU_A[5] => temp_sum.IN0
ALU_A[5] => carry_adder.IN0
ALU_A[5] => carry_adder.IN0
ALU_A[5] => temp_sum.IN1
ALU_A[5] => carry_adder.IN1
ALU_A[5] => carry_adder.IN1
ALU_A[5] => ALU_C.IN1
ALU_A[5] => Equal5.IN10
ALU_A[5] => LessThan0.IN11
ALU_A[5] => Add0.IN27
ALU_A[6] => temp_sum.IN0
ALU_A[6] => carry_adder.IN0
ALU_A[6] => carry_adder.IN0
ALU_A[6] => temp_sum.IN1
ALU_A[6] => carry_adder.IN1
ALU_A[6] => carry_adder.IN1
ALU_A[6] => ALU_C.IN1
ALU_A[6] => Equal5.IN9
ALU_A[6] => LessThan0.IN10
ALU_A[6] => Add0.IN26
ALU_A[7] => temp_sum.IN0
ALU_A[7] => carry_adder.IN0
ALU_A[7] => carry_adder.IN0
ALU_A[7] => temp_sum.IN1
ALU_A[7] => carry_adder.IN1
ALU_A[7] => carry_adder.IN1
ALU_A[7] => ALU_C.IN1
ALU_A[7] => Equal5.IN8
ALU_A[7] => LessThan0.IN9
ALU_A[7] => Add0.IN25
ALU_A[8] => temp_sum.IN0
ALU_A[8] => carry_adder.IN0
ALU_A[8] => carry_adder.IN0
ALU_A[8] => temp_sum.IN1
ALU_A[8] => carry_adder.IN1
ALU_A[8] => carry_adder.IN1
ALU_A[8] => ALU_C.IN1
ALU_A[8] => Equal5.IN7
ALU_A[8] => LessThan0.IN8
ALU_A[8] => Add0.IN24
ALU_A[9] => temp_sum.IN0
ALU_A[9] => carry_adder.IN0
ALU_A[9] => carry_adder.IN0
ALU_A[9] => temp_sum.IN1
ALU_A[9] => carry_adder.IN1
ALU_A[9] => carry_adder.IN1
ALU_A[9] => ALU_C.IN1
ALU_A[9] => Equal5.IN6
ALU_A[9] => LessThan0.IN7
ALU_A[9] => Add0.IN23
ALU_A[10] => temp_sum.IN0
ALU_A[10] => carry_adder.IN0
ALU_A[10] => carry_adder.IN0
ALU_A[10] => temp_sum.IN1
ALU_A[10] => carry_adder.IN1
ALU_A[10] => carry_adder.IN1
ALU_A[10] => ALU_C.IN1
ALU_A[10] => Equal5.IN5
ALU_A[10] => LessThan0.IN6
ALU_A[10] => Add0.IN22
ALU_A[11] => temp_sum.IN0
ALU_A[11] => carry_adder.IN0
ALU_A[11] => carry_adder.IN0
ALU_A[11] => temp_sum.IN1
ALU_A[11] => carry_adder.IN1
ALU_A[11] => carry_adder.IN1
ALU_A[11] => ALU_C.IN1
ALU_A[11] => Equal5.IN4
ALU_A[11] => LessThan0.IN5
ALU_A[11] => Add0.IN21
ALU_A[12] => temp_sum.IN0
ALU_A[12] => carry_adder.IN0
ALU_A[12] => carry_adder.IN0
ALU_A[12] => temp_sum.IN1
ALU_A[12] => carry_adder.IN1
ALU_A[12] => carry_adder.IN1
ALU_A[12] => ALU_C.IN1
ALU_A[12] => Equal5.IN3
ALU_A[12] => LessThan0.IN4
ALU_A[12] => Add0.IN20
ALU_A[13] => temp_sum.IN0
ALU_A[13] => carry_adder.IN0
ALU_A[13] => carry_adder.IN0
ALU_A[13] => temp_sum.IN1
ALU_A[13] => carry_adder.IN1
ALU_A[13] => carry_adder.IN1
ALU_A[13] => ALU_C.IN1
ALU_A[13] => Equal5.IN2
ALU_A[13] => LessThan0.IN3
ALU_A[13] => Add0.IN19
ALU_A[14] => temp_sum.IN0
ALU_A[14] => carry_adder.IN0
ALU_A[14] => carry_adder.IN0
ALU_A[14] => temp_sum.IN1
ALU_A[14] => carry_adder.IN1
ALU_A[14] => carry_adder.IN1
ALU_A[14] => ALU_C.IN1
ALU_A[14] => Equal5.IN1
ALU_A[14] => LessThan0.IN2
ALU_A[14] => Add0.IN18
ALU_A[15] => temp_sum.IN0
ALU_A[15] => temp_sum.IN1
ALU_A[15] => carry_adder.IN1
ALU_A[15] => carry_adder.IN1
ALU_A[15] => ALU_C.IN1
ALU_A[15] => Equal5.IN0
ALU_A[15] => LessThan0.IN1
ALU_A[15] => Add0.IN17
ALU_B[0] => temp_sum.IN1
ALU_B[0] => carry_adder.IN1
ALU_B[0] => compliment.DATAA
ALU_B[0] => Equal5.IN31
ALU_B[0] => LessThan0.IN32
ALU_B[0] => Add1.IN32
ALU_B[1] => temp_sum.IN1
ALU_B[1] => carry_adder.IN1
ALU_B[1] => carry_adder.IN1
ALU_B[1] => compliment.DATAA
ALU_B[1] => Equal5.IN30
ALU_B[1] => LessThan0.IN31
ALU_B[1] => Add1.IN31
ALU_B[2] => temp_sum.IN1
ALU_B[2] => carry_adder.IN1
ALU_B[2] => carry_adder.IN1
ALU_B[2] => compliment.DATAA
ALU_B[2] => Equal5.IN29
ALU_B[2] => LessThan0.IN30
ALU_B[2] => Add1.IN30
ALU_B[3] => temp_sum.IN1
ALU_B[3] => carry_adder.IN1
ALU_B[3] => carry_adder.IN1
ALU_B[3] => compliment.DATAA
ALU_B[3] => Equal5.IN28
ALU_B[3] => LessThan0.IN29
ALU_B[3] => Add1.IN29
ALU_B[4] => temp_sum.IN1
ALU_B[4] => carry_adder.IN1
ALU_B[4] => carry_adder.IN1
ALU_B[4] => compliment.DATAA
ALU_B[4] => Equal5.IN27
ALU_B[4] => LessThan0.IN28
ALU_B[4] => Add1.IN28
ALU_B[5] => temp_sum.IN1
ALU_B[5] => carry_adder.IN1
ALU_B[5] => carry_adder.IN1
ALU_B[5] => compliment.DATAA
ALU_B[5] => Equal5.IN26
ALU_B[5] => LessThan0.IN27
ALU_B[5] => Add1.IN27
ALU_B[6] => temp_sum.IN1
ALU_B[6] => carry_adder.IN1
ALU_B[6] => carry_adder.IN1
ALU_B[6] => compliment.DATAA
ALU_B[6] => Equal5.IN25
ALU_B[6] => LessThan0.IN26
ALU_B[6] => Add1.IN26
ALU_B[7] => temp_sum.IN1
ALU_B[7] => carry_adder.IN1
ALU_B[7] => carry_adder.IN1
ALU_B[7] => compliment.DATAA
ALU_B[7] => Equal5.IN24
ALU_B[7] => LessThan0.IN25
ALU_B[7] => Add1.IN25
ALU_B[8] => temp_sum.IN1
ALU_B[8] => carry_adder.IN1
ALU_B[8] => carry_adder.IN1
ALU_B[8] => compliment.DATAA
ALU_B[8] => Equal5.IN23
ALU_B[8] => LessThan0.IN24
ALU_B[8] => Add1.IN24
ALU_B[9] => temp_sum.IN1
ALU_B[9] => carry_adder.IN1
ALU_B[9] => carry_adder.IN1
ALU_B[9] => compliment.DATAA
ALU_B[9] => Equal5.IN22
ALU_B[9] => LessThan0.IN23
ALU_B[9] => Add1.IN23
ALU_B[10] => temp_sum.IN1
ALU_B[10] => carry_adder.IN1
ALU_B[10] => carry_adder.IN1
ALU_B[10] => compliment.DATAA
ALU_B[10] => Equal5.IN21
ALU_B[10] => LessThan0.IN22
ALU_B[10] => Add1.IN22
ALU_B[11] => temp_sum.IN1
ALU_B[11] => carry_adder.IN1
ALU_B[11] => carry_adder.IN1
ALU_B[11] => compliment.DATAA
ALU_B[11] => Equal5.IN20
ALU_B[11] => LessThan0.IN21
ALU_B[11] => Add1.IN21
ALU_B[12] => temp_sum.IN1
ALU_B[12] => carry_adder.IN1
ALU_B[12] => carry_adder.IN1
ALU_B[12] => compliment.DATAA
ALU_B[12] => Equal5.IN19
ALU_B[12] => LessThan0.IN20
ALU_B[12] => Add1.IN20
ALU_B[13] => temp_sum.IN1
ALU_B[13] => carry_adder.IN1
ALU_B[13] => carry_adder.IN1
ALU_B[13] => compliment.DATAA
ALU_B[13] => Equal5.IN18
ALU_B[13] => LessThan0.IN19
ALU_B[13] => Add1.IN19
ALU_B[14] => temp_sum.IN1
ALU_B[14] => carry_adder.IN1
ALU_B[14] => carry_adder.IN1
ALU_B[14] => compliment.DATAA
ALU_B[14] => Equal5.IN17
ALU_B[14] => LessThan0.IN18
ALU_B[14] => Add1.IN18
ALU_B[15] => temp_sum.IN1
ALU_B[15] => compliment.DATAA
ALU_B[15] => Equal5.IN16
ALU_B[15] => LessThan0.IN17
ALU_B[15] => Add1.IN17
ALU_C[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry_var.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero_var.DB_MAX_OUTPUT_PORT_TYPE
equal <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
less <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
write_reg <= write_reg.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|ALU3:ALU_3
PC[0] => temp_sum.IN0
PC[0] => carry.IN0
PC[1] => temp_sum.IN0
PC[1] => carry.IN0
PC[1] => carry.IN0
PC[2] => temp_sum.IN0
PC[2] => carry.IN0
PC[2] => carry.IN0
PC[3] => temp_sum.IN0
PC[3] => carry.IN0
PC[3] => carry.IN0
PC[4] => temp_sum.IN0
PC[4] => carry.IN0
PC[4] => carry.IN0
PC[5] => temp_sum.IN0
PC[5] => carry.IN0
PC[5] => carry.IN0
PC[6] => temp_sum.IN0
PC[6] => carry.IN0
PC[6] => carry.IN0
PC[7] => temp_sum.IN0
PC[7] => carry.IN0
PC[7] => carry.IN0
PC[8] => temp_sum.IN0
PC[8] => carry.IN0
PC[8] => carry.IN0
PC[9] => temp_sum.IN0
PC[9] => carry.IN0
PC[9] => carry.IN0
PC[10] => temp_sum.IN0
PC[10] => carry.IN0
PC[10] => carry.IN0
PC[11] => temp_sum.IN0
PC[11] => carry.IN0
PC[11] => carry.IN0
PC[12] => temp_sum.IN0
PC[12] => carry.IN0
PC[12] => carry.IN0
PC[13] => temp_sum.IN0
PC[13] => carry.IN0
PC[13] => carry.IN0
PC[14] => temp_sum.IN0
PC[14] => carry.IN0
PC[14] => carry.IN0
PC[15] => temp_sum.IN0
Imm[0] => temp_sum.IN1
Imm[0] => carry.IN1
Imm[1] => temp_sum.IN1
Imm[1] => carry.IN1
Imm[1] => carry.IN1
Imm[2] => temp_sum.IN1
Imm[2] => carry.IN1
Imm[2] => carry.IN1
Imm[3] => temp_sum.IN1
Imm[3] => carry.IN1
Imm[3] => carry.IN1
Imm[4] => temp_sum.IN1
Imm[4] => carry.IN1
Imm[4] => carry.IN1
Imm[5] => temp_sum.IN1
Imm[5] => carry.IN1
Imm[5] => carry.IN1
Imm[6] => temp_sum.IN1
Imm[6] => carry.IN1
Imm[6] => carry.IN1
Imm[7] => temp_sum.IN1
Imm[7] => carry.IN1
Imm[7] => carry.IN1
Imm[8] => temp_sum.IN1
Imm[8] => carry.IN1
Imm[8] => carry.IN1
Imm[9] => temp_sum.IN1
Imm[9] => carry.IN1
Imm[9] => carry.IN1
Imm[10] => temp_sum.IN1
Imm[10] => carry.IN1
Imm[10] => carry.IN1
Imm[11] => temp_sum.IN1
Imm[11] => carry.IN1
Imm[11] => carry.IN1
Imm[12] => temp_sum.IN1
Imm[12] => carry.IN1
Imm[12] => carry.IN1
Imm[13] => temp_sum.IN1
Imm[13] => carry.IN1
Imm[13] => carry.IN1
Imm[14] => temp_sum.IN1
Imm[14] => carry.IN1
Imm[14] => carry.IN1
Imm[15] => temp_sum.IN1
PCImm2[0] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[1] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[2] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[3] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[4] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[5] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[6] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[7] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[8] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[9] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[10] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[11] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[12] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[13] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[14] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE
PCImm2[15] <= temp_sum.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|EXMMReg:EXMM
clk => write_reg_out~reg0.CLK
clk => Zout~reg0.CLK
clk => Cout~reg0.CLK
clk => Bit_Reg_Add_out~reg0.CLK
clk => Reg_Add_M_out[0]~reg0.CLK
clk => Reg_Add_M_out[1]~reg0.CLK
clk => Reg_Add_M_out[2]~reg0.CLK
clk => RBout[0]~reg0.CLK
clk => RBout[1]~reg0.CLK
clk => RBout[2]~reg0.CLK
clk => RBout[3]~reg0.CLK
clk => RBout[4]~reg0.CLK
clk => RBout[5]~reg0.CLK
clk => RBout[6]~reg0.CLK
clk => RBout[7]~reg0.CLK
clk => RBout[8]~reg0.CLK
clk => RBout[9]~reg0.CLK
clk => RBout[10]~reg0.CLK
clk => RBout[11]~reg0.CLK
clk => RBout[12]~reg0.CLK
clk => RBout[13]~reg0.CLK
clk => RBout[14]~reg0.CLK
clk => RBout[15]~reg0.CLK
clk => RAout[0]~reg0.CLK
clk => RAout[1]~reg0.CLK
clk => RAout[2]~reg0.CLK
clk => RAout[3]~reg0.CLK
clk => RAout[4]~reg0.CLK
clk => RAout[5]~reg0.CLK
clk => RAout[6]~reg0.CLK
clk => RAout[7]~reg0.CLK
clk => RAout[8]~reg0.CLK
clk => RAout[9]~reg0.CLK
clk => RAout[10]~reg0.CLK
clk => RAout[11]~reg0.CLK
clk => RAout[12]~reg0.CLK
clk => RAout[13]~reg0.CLK
clk => RAout[14]~reg0.CLK
clk => RAout[15]~reg0.CLK
clk => Imm9out[0]~reg0.CLK
clk => Imm9out[1]~reg0.CLK
clk => Imm9out[2]~reg0.CLK
clk => Imm9out[3]~reg0.CLK
clk => Imm9out[4]~reg0.CLK
clk => Imm9out[5]~reg0.CLK
clk => Imm9out[6]~reg0.CLK
clk => Imm9out[7]~reg0.CLK
clk => Imm9out[8]~reg0.CLK
clk => Imm9out[9]~reg0.CLK
clk => Imm9out[10]~reg0.CLK
clk => Imm9out[11]~reg0.CLK
clk => Imm9out[12]~reg0.CLK
clk => Imm9out[13]~reg0.CLK
clk => Imm9out[14]~reg0.CLK
clk => Imm9out[15]~reg0.CLK
clk => Imm6out[0]~reg0.CLK
clk => Imm6out[1]~reg0.CLK
clk => Imm6out[2]~reg0.CLK
clk => Imm6out[3]~reg0.CLK
clk => Imm6out[4]~reg0.CLK
clk => Imm6out[5]~reg0.CLK
clk => Imm6out[6]~reg0.CLK
clk => Imm6out[7]~reg0.CLK
clk => Imm6out[8]~reg0.CLK
clk => Imm6out[9]~reg0.CLK
clk => Imm6out[10]~reg0.CLK
clk => Imm6out[11]~reg0.CLK
clk => Imm6out[12]~reg0.CLK
clk => Imm6out[13]~reg0.CLK
clk => Imm6out[14]~reg0.CLK
clk => Imm6out[15]~reg0.CLK
clk => Dest_reg_add_out[0]~reg0.CLK
clk => Dest_reg_add_out[1]~reg0.CLK
clk => Dest_reg_add_out[2]~reg0.CLK
clk => aRBout[0]~reg0.CLK
clk => aRBout[1]~reg0.CLK
clk => aRBout[2]~reg0.CLK
clk => aRCout[0]~reg0.CLK
clk => aRCout[1]~reg0.CLK
clk => aRCout[2]~reg0.CLK
clk => aRAout[0]~reg0.CLK
clk => aRAout[1]~reg0.CLK
clk => aRAout[2]~reg0.CLK
clk => aluCout[0]~reg0.CLK
clk => aluCout[1]~reg0.CLK
clk => aluCout[2]~reg0.CLK
clk => aluCout[3]~reg0.CLK
clk => aluCout[4]~reg0.CLK
clk => aluCout[5]~reg0.CLK
clk => aluCout[6]~reg0.CLK
clk => aluCout[7]~reg0.CLK
clk => aluCout[8]~reg0.CLK
clk => aluCout[9]~reg0.CLK
clk => aluCout[10]~reg0.CLK
clk => aluCout[11]~reg0.CLK
clk => aluCout[12]~reg0.CLK
clk => aluCout[13]~reg0.CLK
clk => aluCout[14]~reg0.CLK
clk => aluCout[15]~reg0.CLK
clk => opcode[0]~reg0.CLK
clk => opcode[1]~reg0.CLK
clk => opcode[2]~reg0.CLK
clk => opcode[3]~reg0.CLK
clk => PCout[0]~reg0.CLK
clk => PCout[1]~reg0.CLK
clk => PCout[2]~reg0.CLK
clk => PCout[3]~reg0.CLK
clk => PCout[4]~reg0.CLK
clk => PCout[5]~reg0.CLK
clk => PCout[6]~reg0.CLK
clk => PCout[7]~reg0.CLK
clk => PCout[8]~reg0.CLK
clk => PCout[9]~reg0.CLK
clk => PCout[10]~reg0.CLK
clk => PCout[11]~reg0.CLK
clk => PCout[12]~reg0.CLK
clk => PCout[13]~reg0.CLK
clk => PCout[14]~reg0.CLK
clk => PCout[15]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[15]~reg0.CLK
PCin[0] => PCout.DATAB
PCin[1] => PCout.DATAB
PCin[2] => PCout.DATAB
PCin[3] => PCout.DATAB
PCin[4] => PCout.DATAB
PCin[5] => PCout.DATAB
PCin[6] => PCout.DATAB
PCin[7] => PCout.DATAB
PCin[8] => PCout.DATAB
PCin[9] => PCout.DATAB
PCin[10] => PCout.DATAB
PCin[11] => PCout.DATAB
PCin[12] => PCout.DATAB
PCin[13] => PCout.DATAB
PCin[14] => PCout.DATAB
PCin[15] => PCout.DATAB
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => opcode.OUTPUTSELECT
WR_E => opcode.OUTPUTSELECT
WR_E => opcode.OUTPUTSELECT
WR_E => opcode.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aRAout.OUTPUTSELECT
WR_E => aRAout.OUTPUTSELECT
WR_E => aRAout.OUTPUTSELECT
WR_E => aRBout.OUTPUTSELECT
WR_E => aRBout.OUTPUTSELECT
WR_E => aRBout.OUTPUTSELECT
WR_E => aRCout.OUTPUTSELECT
WR_E => aRCout.OUTPUTSELECT
WR_E => aRCout.OUTPUTSELECT
WR_E => Dest_reg_add_out.OUTPUTSELECT
WR_E => Dest_reg_add_out.OUTPUTSELECT
WR_E => Dest_reg_add_out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => RAout.OUTPUTSELECT
WR_E => RAout.OUTPUTSELECT
WR_E => RAout.OUTPUTSELECT
WR_E => RAout.OUTPUTSELECT
WR_E => RAout.OUTPUTSELECT
WR_E => RAout.OUTPUTSELECT
WR_E => RAout.OUTPUTSELECT
WR_E => RAout.OUTPUTSELECT
WR_E => RAout.OUTPUTSELECT
WR_E => RAout.OUTPUTSELECT
WR_E => RAout.OUTPUTSELECT
WR_E => RAout.OUTPUTSELECT
WR_E => RAout.OUTPUTSELECT
WR_E => RAout.OUTPUTSELECT
WR_E => RAout.OUTPUTSELECT
WR_E => RAout.OUTPUTSELECT
WR_E => RBout.OUTPUTSELECT
WR_E => RBout.OUTPUTSELECT
WR_E => RBout.OUTPUTSELECT
WR_E => RBout.OUTPUTSELECT
WR_E => RBout.OUTPUTSELECT
WR_E => RBout.OUTPUTSELECT
WR_E => RBout.OUTPUTSELECT
WR_E => RBout.OUTPUTSELECT
WR_E => RBout.OUTPUTSELECT
WR_E => RBout.OUTPUTSELECT
WR_E => RBout.OUTPUTSELECT
WR_E => RBout.OUTPUTSELECT
WR_E => RBout.OUTPUTSELECT
WR_E => RBout.OUTPUTSELECT
WR_E => RBout.OUTPUTSELECT
WR_E => RBout.OUTPUTSELECT
WR_E => Reg_Add_M_out.OUTPUTSELECT
WR_E => Reg_Add_M_out.OUTPUTSELECT
WR_E => Reg_Add_M_out.OUTPUTSELECT
WR_E => Bit_Reg_Add_out.OUTPUTSELECT
WR_E => Cout.OUTPUTSELECT
WR_E => Zout.OUTPUTSELECT
WR_E => write_reg_out.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aRAout.OUTPUTSELECT
reset => aRAout.OUTPUTSELECT
reset => aRAout.OUTPUTSELECT
reset => aRCout.OUTPUTSELECT
reset => aRCout.OUTPUTSELECT
reset => aRCout.OUTPUTSELECT
reset => aRBout.OUTPUTSELECT
reset => aRBout.OUTPUTSELECT
reset => aRBout.OUTPUTSELECT
reset => Dest_reg_add_out.OUTPUTSELECT
reset => Dest_reg_add_out.OUTPUTSELECT
reset => Dest_reg_add_out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => RAout.OUTPUTSELECT
reset => RAout.OUTPUTSELECT
reset => RAout.OUTPUTSELECT
reset => RAout.OUTPUTSELECT
reset => RAout.OUTPUTSELECT
reset => RAout.OUTPUTSELECT
reset => RAout.OUTPUTSELECT
reset => RAout.OUTPUTSELECT
reset => RAout.OUTPUTSELECT
reset => RAout.OUTPUTSELECT
reset => RAout.OUTPUTSELECT
reset => RAout.OUTPUTSELECT
reset => RAout.OUTPUTSELECT
reset => RAout.OUTPUTSELECT
reset => RAout.OUTPUTSELECT
reset => RAout.OUTPUTSELECT
reset => RBout.OUTPUTSELECT
reset => RBout.OUTPUTSELECT
reset => RBout.OUTPUTSELECT
reset => RBout.OUTPUTSELECT
reset => RBout.OUTPUTSELECT
reset => RBout.OUTPUTSELECT
reset => RBout.OUTPUTSELECT
reset => RBout.OUTPUTSELECT
reset => RBout.OUTPUTSELECT
reset => RBout.OUTPUTSELECT
reset => RBout.OUTPUTSELECT
reset => RBout.OUTPUTSELECT
reset => RBout.OUTPUTSELECT
reset => RBout.OUTPUTSELECT
reset => RBout.OUTPUTSELECT
reset => RBout.OUTPUTSELECT
reset => Reg_Add_M_out.OUTPUTSELECT
reset => Reg_Add_M_out.OUTPUTSELECT
reset => Reg_Add_M_out.OUTPUTSELECT
reset => Bit_Reg_Add_out.OUTPUTSELECT
reset => Cout.OUTPUTSELECT
reset => Zout.OUTPUTSELECT
reset => write_reg_out.OUTPUTSELECT
Iin[0] => Iout.DATAB
Iin[1] => Iout.DATAB
Iin[2] => Iout.DATAB
Iin[3] => Iout.DATAB
Iin[4] => Iout.DATAB
Iin[5] => Iout.DATAB
Iin[6] => Iout.DATAB
Iin[7] => Iout.DATAB
Iin[8] => Iout.DATAB
Iin[9] => Iout.DATAB
Iin[10] => Iout.DATAB
Iin[11] => Iout.DATAB
Iin[12] => Iout.DATAB
Iin[13] => Iout.DATAB
Iin[14] => Iout.DATAB
Iin[15] => Iout.DATAB
opcodein[0] => opcode.DATAB
opcodein[1] => opcode.DATAB
opcodein[2] => opcode.DATAB
opcodein[3] => opcode.DATAB
aluCin[0] => aluCout.DATAB
aluCin[1] => aluCout.DATAB
aluCin[2] => aluCout.DATAB
aluCin[3] => aluCout.DATAB
aluCin[4] => aluCout.DATAB
aluCin[5] => aluCout.DATAB
aluCin[6] => aluCout.DATAB
aluCin[7] => aluCout.DATAB
aluCin[8] => aluCout.DATAB
aluCin[9] => aluCout.DATAB
aluCin[10] => aluCout.DATAB
aluCin[11] => aluCout.DATAB
aluCin[12] => aluCout.DATAB
aluCin[13] => aluCout.DATAB
aluCin[14] => aluCout.DATAB
aluCin[15] => aluCout.DATAB
RAin[0] => RAout.DATAB
RAin[1] => RAout.DATAB
RAin[2] => RAout.DATAB
RAin[3] => RAout.DATAB
RAin[4] => RAout.DATAB
RAin[5] => RAout.DATAB
RAin[6] => RAout.DATAB
RAin[7] => RAout.DATAB
RAin[8] => RAout.DATAB
RAin[9] => RAout.DATAB
RAin[10] => RAout.DATAB
RAin[11] => RAout.DATAB
RAin[12] => RAout.DATAB
RAin[13] => RAout.DATAB
RAin[14] => RAout.DATAB
RAin[15] => RAout.DATAB
RBin[0] => RBout.DATAB
RBin[1] => RBout.DATAB
RBin[2] => RBout.DATAB
RBin[3] => RBout.DATAB
RBin[4] => RBout.DATAB
RBin[5] => RBout.DATAB
RBin[6] => RBout.DATAB
RBin[7] => RBout.DATAB
RBin[8] => RBout.DATAB
RBin[9] => RBout.DATAB
RBin[10] => RBout.DATAB
RBin[11] => RBout.DATAB
RBin[12] => RBout.DATAB
RBin[13] => RBout.DATAB
RBin[14] => RBout.DATAB
RBin[15] => RBout.DATAB
Imm6in[0] => Imm6out.DATAB
Imm6in[1] => Imm6out.DATAB
Imm6in[2] => Imm6out.DATAB
Imm6in[3] => Imm6out.DATAB
Imm6in[4] => Imm6out.DATAB
Imm6in[5] => Imm6out.DATAB
Imm6in[6] => Imm6out.DATAB
Imm6in[7] => Imm6out.DATAB
Imm6in[8] => Imm6out.DATAB
Imm6in[9] => Imm6out.DATAB
Imm6in[10] => Imm6out.DATAB
Imm6in[11] => Imm6out.DATAB
Imm6in[12] => Imm6out.DATAB
Imm6in[13] => Imm6out.DATAB
Imm6in[14] => Imm6out.DATAB
Imm6in[15] => Imm6out.DATAB
Imm9in[0] => Imm9out.DATAB
Imm9in[1] => Imm9out.DATAB
Imm9in[2] => Imm9out.DATAB
Imm9in[3] => Imm9out.DATAB
Imm9in[4] => Imm9out.DATAB
Imm9in[5] => Imm9out.DATAB
Imm9in[6] => Imm9out.DATAB
Imm9in[7] => Imm9out.DATAB
Imm9in[8] => Imm9out.DATAB
Imm9in[9] => Imm9out.DATAB
Imm9in[10] => Imm9out.DATAB
Imm9in[11] => Imm9out.DATAB
Imm9in[12] => Imm9out.DATAB
Imm9in[13] => Imm9out.DATAB
Imm9in[14] => Imm9out.DATAB
Imm9in[15] => Imm9out.DATAB
aRAin[0] => aRAout.DATAB
aRAin[1] => aRAout.DATAB
aRAin[2] => aRAout.DATAB
aRBin[0] => aRBout.DATAB
aRBin[1] => aRBout.DATAB
aRBin[2] => aRBout.DATAB
aRCin[0] => aRCout.DATAB
aRCin[1] => aRCout.DATAB
aRCin[2] => aRCout.DATAB
Dest_reg_add_in[0] => Dest_reg_add_out.DATAB
Dest_reg_add_in[1] => Dest_reg_add_out.DATAB
Dest_reg_add_in[2] => Dest_reg_add_out.DATAB
Reg_Add_M_in[0] => Reg_Add_M_out.DATAB
Reg_Add_M_in[1] => Reg_Add_M_out.DATAB
Reg_Add_M_in[2] => Reg_Add_M_out.DATAB
Bit_Reg_Add_in => Bit_Reg_Add_out.DATAB
Cin => Cout.DATAB
Zin => Zout.DATAB
write_reg_in => write_reg_out.DATAB
PCout[0] <= PCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[1] <= PCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[2] <= PCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[3] <= PCout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[4] <= PCout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[5] <= PCout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[6] <= PCout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[7] <= PCout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[8] <= PCout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[9] <= PCout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[10] <= PCout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[11] <= PCout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[12] <= PCout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[13] <= PCout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[14] <= PCout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[15] <= PCout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[0] <= aluCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[1] <= aluCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[2] <= aluCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[3] <= aluCout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[4] <= aluCout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[5] <= aluCout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[6] <= aluCout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[7] <= aluCout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[8] <= aluCout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[9] <= aluCout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[10] <= aluCout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[11] <= aluCout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[12] <= aluCout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[13] <= aluCout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[14] <= aluCout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[15] <= aluCout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAout[0] <= RAout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAout[1] <= RAout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAout[2] <= RAout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAout[3] <= RAout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAout[4] <= RAout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAout[5] <= RAout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAout[6] <= RAout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAout[7] <= RAout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAout[8] <= RAout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAout[9] <= RAout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAout[10] <= RAout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAout[11] <= RAout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAout[12] <= RAout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAout[13] <= RAout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAout[14] <= RAout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAout[15] <= RAout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RBout[0] <= RBout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RBout[1] <= RBout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RBout[2] <= RBout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RBout[3] <= RBout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RBout[4] <= RBout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RBout[5] <= RBout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RBout[6] <= RBout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RBout[7] <= RBout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RBout[8] <= RBout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RBout[9] <= RBout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RBout[10] <= RBout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RBout[11] <= RBout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RBout[12] <= RBout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RBout[13] <= RBout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RBout[14] <= RBout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RBout[15] <= RBout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRAout[0] <= aRAout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRAout[1] <= aRAout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRAout[2] <= aRAout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRBout[0] <= aRBout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRBout[1] <= aRBout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRBout[2] <= aRBout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRCout[0] <= aRCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRCout[1] <= aRCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRCout[2] <= aRCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest_reg_add_out[0] <= Dest_reg_add_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest_reg_add_out[1] <= Dest_reg_add_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest_reg_add_out[2] <= Dest_reg_add_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[0] <= Imm6out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[1] <= Imm6out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[2] <= Imm6out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[3] <= Imm6out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[4] <= Imm6out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[5] <= Imm6out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[6] <= Imm6out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[7] <= Imm6out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[8] <= Imm6out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[9] <= Imm6out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[10] <= Imm6out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[11] <= Imm6out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[12] <= Imm6out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[13] <= Imm6out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[14] <= Imm6out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[15] <= Imm6out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[0] <= Imm9out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[1] <= Imm9out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[2] <= Imm9out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[3] <= Imm9out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[4] <= Imm9out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[5] <= Imm9out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[6] <= Imm9out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[7] <= Imm9out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[8] <= Imm9out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[9] <= Imm9out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[10] <= Imm9out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[11] <= Imm9out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[12] <= Imm9out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[13] <= Imm9out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[14] <= Imm9out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[15] <= Imm9out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_Add_M_out[0] <= Reg_Add_M_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_Add_M_out[1] <= Reg_Add_M_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_Add_M_out[2] <= Reg_Add_M_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bit_Reg_Add_out <= Bit_Reg_Add_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zout <= Zout~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_reg_out <= write_reg_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|data_memory:Dmemory
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[0] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[1] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[2] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[3] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[4] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[5] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[6] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[7] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[8] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[9] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[10] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[11] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[12] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[13] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[14] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_d[15] => RAM.DATAB
mem_a[0] => Mux0.IN36
mem_a[0] => Mux1.IN36
mem_a[0] => Mux2.IN36
mem_a[0] => Mux3.IN36
mem_a[0] => Mux4.IN36
mem_a[0] => Mux5.IN36
mem_a[0] => Mux6.IN36
mem_a[0] => Mux7.IN36
mem_a[0] => Mux8.IN36
mem_a[0] => Mux9.IN36
mem_a[0] => Mux10.IN36
mem_a[0] => Mux11.IN36
mem_a[0] => Mux12.IN36
mem_a[0] => Mux13.IN36
mem_a[0] => Mux14.IN36
mem_a[0] => Mux15.IN36
mem_a[0] => Decoder0.IN4
mem_a[1] => Mux0.IN35
mem_a[1] => Mux1.IN35
mem_a[1] => Mux2.IN35
mem_a[1] => Mux3.IN35
mem_a[1] => Mux4.IN35
mem_a[1] => Mux5.IN35
mem_a[1] => Mux6.IN35
mem_a[1] => Mux7.IN35
mem_a[1] => Mux8.IN35
mem_a[1] => Mux9.IN35
mem_a[1] => Mux10.IN35
mem_a[1] => Mux11.IN35
mem_a[1] => Mux12.IN35
mem_a[1] => Mux13.IN35
mem_a[1] => Mux14.IN35
mem_a[1] => Mux15.IN35
mem_a[1] => Decoder0.IN3
mem_a[2] => Mux0.IN34
mem_a[2] => Mux1.IN34
mem_a[2] => Mux2.IN34
mem_a[2] => Mux3.IN34
mem_a[2] => Mux4.IN34
mem_a[2] => Mux5.IN34
mem_a[2] => Mux6.IN34
mem_a[2] => Mux7.IN34
mem_a[2] => Mux8.IN34
mem_a[2] => Mux9.IN34
mem_a[2] => Mux10.IN34
mem_a[2] => Mux11.IN34
mem_a[2] => Mux12.IN34
mem_a[2] => Mux13.IN34
mem_a[2] => Mux14.IN34
mem_a[2] => Mux15.IN34
mem_a[2] => Decoder0.IN2
mem_a[3] => Mux0.IN33
mem_a[3] => Mux1.IN33
mem_a[3] => Mux2.IN33
mem_a[3] => Mux3.IN33
mem_a[3] => Mux4.IN33
mem_a[3] => Mux5.IN33
mem_a[3] => Mux6.IN33
mem_a[3] => Mux7.IN33
mem_a[3] => Mux8.IN33
mem_a[3] => Mux9.IN33
mem_a[3] => Mux10.IN33
mem_a[3] => Mux11.IN33
mem_a[3] => Mux12.IN33
mem_a[3] => Mux13.IN33
mem_a[3] => Mux14.IN33
mem_a[3] => Mux15.IN33
mem_a[3] => Decoder0.IN1
mem_a[4] => Mux0.IN32
mem_a[4] => Mux1.IN32
mem_a[4] => Mux2.IN32
mem_a[4] => Mux3.IN32
mem_a[4] => Mux4.IN32
mem_a[4] => Mux5.IN32
mem_a[4] => Mux6.IN32
mem_a[4] => Mux7.IN32
mem_a[4] => Mux8.IN32
mem_a[4] => Mux9.IN32
mem_a[4] => Mux10.IN32
mem_a[4] => Mux11.IN32
mem_a[4] => Mux12.IN32
mem_a[4] => Mux13.IN32
mem_a[4] => Mux14.IN32
mem_a[4] => Mux15.IN32
mem_a[4] => Decoder0.IN0
mem_a[5] => ~NO_FANOUT~
mem_a[6] => ~NO_FANOUT~
mem_a[7] => ~NO_FANOUT~
mem_a[8] => ~NO_FANOUT~
mem_a[9] => ~NO_FANOUT~
mem_a[10] => ~NO_FANOUT~
mem_a[11] => ~NO_FANOUT~
mem_a[12] => ~NO_FANOUT~
mem_a[13] => ~NO_FANOUT~
mem_a[14] => ~NO_FANOUT~
mem_a[15] => ~NO_FANOUT~
rd_en => mem_out.OUTPUTSELECT
rd_en => mem_out.OUTPUTSELECT
rd_en => mem_out.OUTPUTSELECT
rd_en => mem_out.OUTPUTSELECT
rd_en => mem_out.OUTPUTSELECT
rd_en => mem_out.OUTPUTSELECT
rd_en => mem_out.OUTPUTSELECT
rd_en => mem_out.OUTPUTSELECT
rd_en => mem_out.OUTPUTSELECT
rd_en => mem_out.OUTPUTSELECT
rd_en => mem_out.OUTPUTSELECT
rd_en => mem_out.OUTPUTSELECT
rd_en => mem_out.OUTPUTSELECT
rd_en => mem_out.OUTPUTSELECT
rd_en => mem_out.OUTPUTSELECT
rd_en => mem_out.OUTPUTSELECT
rd_en => RAM[31][0].ENA
rd_en => RAM[0][15].ENA
rd_en => RAM[0][14].ENA
rd_en => RAM[0][13].ENA
rd_en => RAM[0][12].ENA
rd_en => RAM[0][11].ENA
rd_en => RAM[0][10].ENA
rd_en => RAM[0][9].ENA
rd_en => RAM[0][8].ENA
rd_en => RAM[0][7].ENA
rd_en => RAM[0][6].ENA
rd_en => RAM[0][5].ENA
rd_en => RAM[0][4].ENA
rd_en => RAM[0][3].ENA
rd_en => RAM[0][2].ENA
rd_en => RAM[0][1].ENA
rd_en => RAM[0][0].ENA
rd_en => RAM[1][15].ENA
rd_en => RAM[1][14].ENA
rd_en => RAM[1][13].ENA
rd_en => RAM[1][12].ENA
rd_en => RAM[1][11].ENA
rd_en => RAM[1][10].ENA
rd_en => RAM[1][9].ENA
rd_en => RAM[1][8].ENA
rd_en => RAM[1][7].ENA
rd_en => RAM[1][6].ENA
rd_en => RAM[1][5].ENA
rd_en => RAM[1][4].ENA
rd_en => RAM[1][3].ENA
rd_en => RAM[1][2].ENA
rd_en => RAM[1][1].ENA
rd_en => RAM[1][0].ENA
rd_en => RAM[2][15].ENA
rd_en => RAM[2][14].ENA
rd_en => RAM[2][13].ENA
rd_en => RAM[2][12].ENA
rd_en => RAM[2][11].ENA
rd_en => RAM[2][10].ENA
rd_en => RAM[2][9].ENA
rd_en => RAM[2][8].ENA
rd_en => RAM[2][7].ENA
rd_en => RAM[2][6].ENA
rd_en => RAM[2][5].ENA
rd_en => RAM[2][4].ENA
rd_en => RAM[2][3].ENA
rd_en => RAM[2][2].ENA
rd_en => RAM[2][1].ENA
rd_en => RAM[2][0].ENA
rd_en => RAM[3][15].ENA
rd_en => RAM[3][14].ENA
rd_en => RAM[3][13].ENA
rd_en => RAM[3][12].ENA
rd_en => RAM[3][11].ENA
rd_en => RAM[3][10].ENA
rd_en => RAM[3][9].ENA
rd_en => RAM[3][8].ENA
rd_en => RAM[3][7].ENA
rd_en => RAM[3][6].ENA
rd_en => RAM[3][5].ENA
rd_en => RAM[3][4].ENA
rd_en => RAM[3][3].ENA
rd_en => RAM[3][2].ENA
rd_en => RAM[3][1].ENA
rd_en => RAM[3][0].ENA
rd_en => RAM[4][15].ENA
rd_en => RAM[4][14].ENA
rd_en => RAM[4][13].ENA
rd_en => RAM[4][12].ENA
rd_en => RAM[4][11].ENA
rd_en => RAM[4][10].ENA
rd_en => RAM[4][9].ENA
rd_en => RAM[4][8].ENA
rd_en => RAM[4][7].ENA
rd_en => RAM[4][6].ENA
rd_en => RAM[4][5].ENA
rd_en => RAM[4][4].ENA
rd_en => RAM[4][3].ENA
rd_en => RAM[4][2].ENA
rd_en => RAM[4][1].ENA
rd_en => RAM[4][0].ENA
rd_en => RAM[5][15].ENA
rd_en => RAM[5][14].ENA
rd_en => RAM[5][13].ENA
rd_en => RAM[5][12].ENA
rd_en => RAM[5][11].ENA
rd_en => RAM[5][10].ENA
rd_en => RAM[5][9].ENA
rd_en => RAM[5][8].ENA
rd_en => RAM[5][7].ENA
rd_en => RAM[5][6].ENA
rd_en => RAM[5][5].ENA
rd_en => RAM[5][4].ENA
rd_en => RAM[5][3].ENA
rd_en => RAM[5][2].ENA
rd_en => RAM[5][1].ENA
rd_en => RAM[5][0].ENA
rd_en => RAM[6][15].ENA
rd_en => RAM[6][14].ENA
rd_en => RAM[6][13].ENA
rd_en => RAM[6][12].ENA
rd_en => RAM[6][11].ENA
rd_en => RAM[6][10].ENA
rd_en => RAM[6][9].ENA
rd_en => RAM[6][8].ENA
rd_en => RAM[6][7].ENA
rd_en => RAM[6][6].ENA
rd_en => RAM[6][5].ENA
rd_en => RAM[6][4].ENA
rd_en => RAM[6][3].ENA
rd_en => RAM[6][2].ENA
rd_en => RAM[6][1].ENA
rd_en => RAM[6][0].ENA
rd_en => RAM[7][15].ENA
rd_en => RAM[7][14].ENA
rd_en => RAM[7][13].ENA
rd_en => RAM[7][12].ENA
rd_en => RAM[7][11].ENA
rd_en => RAM[7][10].ENA
rd_en => RAM[7][9].ENA
rd_en => RAM[7][8].ENA
rd_en => RAM[7][7].ENA
rd_en => RAM[7][6].ENA
rd_en => RAM[7][5].ENA
rd_en => RAM[7][4].ENA
rd_en => RAM[7][3].ENA
rd_en => RAM[7][2].ENA
rd_en => RAM[7][1].ENA
rd_en => RAM[7][0].ENA
rd_en => RAM[8][15].ENA
rd_en => RAM[8][14].ENA
rd_en => RAM[8][13].ENA
rd_en => RAM[8][12].ENA
rd_en => RAM[8][11].ENA
rd_en => RAM[8][10].ENA
rd_en => RAM[8][9].ENA
rd_en => RAM[8][8].ENA
rd_en => RAM[8][7].ENA
rd_en => RAM[8][6].ENA
rd_en => RAM[8][5].ENA
rd_en => RAM[8][4].ENA
rd_en => RAM[8][3].ENA
rd_en => RAM[8][2].ENA
rd_en => RAM[8][1].ENA
rd_en => RAM[8][0].ENA
rd_en => RAM[9][15].ENA
rd_en => RAM[9][14].ENA
rd_en => RAM[9][13].ENA
rd_en => RAM[9][12].ENA
rd_en => RAM[9][11].ENA
rd_en => RAM[9][10].ENA
rd_en => RAM[9][9].ENA
rd_en => RAM[9][8].ENA
rd_en => RAM[9][7].ENA
rd_en => RAM[9][6].ENA
rd_en => RAM[9][5].ENA
rd_en => RAM[9][4].ENA
rd_en => RAM[9][3].ENA
rd_en => RAM[9][2].ENA
rd_en => RAM[9][1].ENA
rd_en => RAM[9][0].ENA
rd_en => RAM[10][15].ENA
rd_en => RAM[10][14].ENA
rd_en => RAM[10][13].ENA
rd_en => RAM[10][12].ENA
rd_en => RAM[10][11].ENA
rd_en => RAM[10][10].ENA
rd_en => RAM[10][9].ENA
rd_en => RAM[10][8].ENA
rd_en => RAM[10][7].ENA
rd_en => RAM[10][6].ENA
rd_en => RAM[10][5].ENA
rd_en => RAM[10][4].ENA
rd_en => RAM[10][3].ENA
rd_en => RAM[10][2].ENA
rd_en => RAM[10][1].ENA
rd_en => RAM[10][0].ENA
rd_en => RAM[11][15].ENA
rd_en => RAM[11][14].ENA
rd_en => RAM[11][13].ENA
rd_en => RAM[11][12].ENA
rd_en => RAM[11][11].ENA
rd_en => RAM[11][10].ENA
rd_en => RAM[11][9].ENA
rd_en => RAM[11][8].ENA
rd_en => RAM[11][7].ENA
rd_en => RAM[11][6].ENA
rd_en => RAM[11][5].ENA
rd_en => RAM[11][4].ENA
rd_en => RAM[11][3].ENA
rd_en => RAM[11][2].ENA
rd_en => RAM[11][1].ENA
rd_en => RAM[11][0].ENA
rd_en => RAM[12][15].ENA
rd_en => RAM[12][14].ENA
rd_en => RAM[12][13].ENA
rd_en => RAM[12][12].ENA
rd_en => RAM[12][11].ENA
rd_en => RAM[12][10].ENA
rd_en => RAM[12][9].ENA
rd_en => RAM[12][8].ENA
rd_en => RAM[12][7].ENA
rd_en => RAM[12][6].ENA
rd_en => RAM[12][5].ENA
rd_en => RAM[12][4].ENA
rd_en => RAM[12][3].ENA
rd_en => RAM[12][2].ENA
rd_en => RAM[12][1].ENA
rd_en => RAM[12][0].ENA
rd_en => RAM[13][15].ENA
rd_en => RAM[13][14].ENA
rd_en => RAM[13][13].ENA
rd_en => RAM[13][12].ENA
rd_en => RAM[13][11].ENA
rd_en => RAM[13][10].ENA
rd_en => RAM[13][9].ENA
rd_en => RAM[13][8].ENA
rd_en => RAM[13][7].ENA
rd_en => RAM[13][6].ENA
rd_en => RAM[13][5].ENA
rd_en => RAM[13][4].ENA
rd_en => RAM[13][3].ENA
rd_en => RAM[13][2].ENA
rd_en => RAM[13][1].ENA
rd_en => RAM[13][0].ENA
rd_en => RAM[14][15].ENA
rd_en => RAM[14][14].ENA
rd_en => RAM[14][13].ENA
rd_en => RAM[14][12].ENA
rd_en => RAM[14][11].ENA
rd_en => RAM[14][10].ENA
rd_en => RAM[14][9].ENA
rd_en => RAM[14][8].ENA
rd_en => RAM[14][7].ENA
rd_en => RAM[14][6].ENA
rd_en => RAM[14][5].ENA
rd_en => RAM[14][4].ENA
rd_en => RAM[14][3].ENA
rd_en => RAM[14][2].ENA
rd_en => RAM[14][1].ENA
rd_en => RAM[14][0].ENA
rd_en => RAM[15][15].ENA
rd_en => RAM[15][14].ENA
rd_en => RAM[15][13].ENA
rd_en => RAM[15][12].ENA
rd_en => RAM[15][11].ENA
rd_en => RAM[15][10].ENA
rd_en => RAM[15][9].ENA
rd_en => RAM[15][8].ENA
rd_en => RAM[15][7].ENA
rd_en => RAM[15][6].ENA
rd_en => RAM[15][5].ENA
rd_en => RAM[15][4].ENA
rd_en => RAM[15][3].ENA
rd_en => RAM[15][2].ENA
rd_en => RAM[15][1].ENA
rd_en => RAM[15][0].ENA
rd_en => RAM[16][15].ENA
rd_en => RAM[16][14].ENA
rd_en => RAM[16][13].ENA
rd_en => RAM[16][12].ENA
rd_en => RAM[16][11].ENA
rd_en => RAM[16][10].ENA
rd_en => RAM[16][9].ENA
rd_en => RAM[16][8].ENA
rd_en => RAM[16][7].ENA
rd_en => RAM[16][6].ENA
rd_en => RAM[16][5].ENA
rd_en => RAM[16][4].ENA
rd_en => RAM[16][3].ENA
rd_en => RAM[16][2].ENA
rd_en => RAM[16][1].ENA
rd_en => RAM[16][0].ENA
rd_en => RAM[17][15].ENA
rd_en => RAM[17][14].ENA
rd_en => RAM[17][13].ENA
rd_en => RAM[17][12].ENA
rd_en => RAM[17][11].ENA
rd_en => RAM[17][10].ENA
rd_en => RAM[17][9].ENA
rd_en => RAM[17][8].ENA
rd_en => RAM[17][7].ENA
rd_en => RAM[17][6].ENA
rd_en => RAM[17][5].ENA
rd_en => RAM[17][4].ENA
rd_en => RAM[17][3].ENA
rd_en => RAM[17][2].ENA
rd_en => RAM[17][1].ENA
rd_en => RAM[17][0].ENA
rd_en => RAM[18][15].ENA
rd_en => RAM[18][14].ENA
rd_en => RAM[18][13].ENA
rd_en => RAM[18][12].ENA
rd_en => RAM[18][11].ENA
rd_en => RAM[18][10].ENA
rd_en => RAM[18][9].ENA
rd_en => RAM[18][8].ENA
rd_en => RAM[18][7].ENA
rd_en => RAM[18][6].ENA
rd_en => RAM[18][5].ENA
rd_en => RAM[18][4].ENA
rd_en => RAM[18][3].ENA
rd_en => RAM[18][2].ENA
rd_en => RAM[18][1].ENA
rd_en => RAM[18][0].ENA
rd_en => RAM[19][15].ENA
rd_en => RAM[19][14].ENA
rd_en => RAM[19][13].ENA
rd_en => RAM[19][12].ENA
rd_en => RAM[19][11].ENA
rd_en => RAM[19][10].ENA
rd_en => RAM[19][9].ENA
rd_en => RAM[19][8].ENA
rd_en => RAM[19][7].ENA
rd_en => RAM[19][6].ENA
rd_en => RAM[19][5].ENA
rd_en => RAM[19][4].ENA
rd_en => RAM[19][3].ENA
rd_en => RAM[19][2].ENA
rd_en => RAM[19][1].ENA
rd_en => RAM[19][0].ENA
rd_en => RAM[20][15].ENA
rd_en => RAM[20][14].ENA
rd_en => RAM[20][13].ENA
rd_en => RAM[20][12].ENA
rd_en => RAM[20][11].ENA
rd_en => RAM[20][10].ENA
rd_en => RAM[20][9].ENA
rd_en => RAM[20][8].ENA
rd_en => RAM[20][7].ENA
rd_en => RAM[20][6].ENA
rd_en => RAM[20][5].ENA
rd_en => RAM[20][4].ENA
rd_en => RAM[20][3].ENA
rd_en => RAM[20][2].ENA
rd_en => RAM[20][1].ENA
rd_en => RAM[20][0].ENA
rd_en => RAM[21][15].ENA
rd_en => RAM[21][14].ENA
rd_en => RAM[21][13].ENA
rd_en => RAM[21][12].ENA
rd_en => RAM[21][11].ENA
rd_en => RAM[21][10].ENA
rd_en => RAM[21][9].ENA
rd_en => RAM[21][8].ENA
rd_en => RAM[21][7].ENA
rd_en => RAM[21][6].ENA
rd_en => RAM[21][5].ENA
rd_en => RAM[21][4].ENA
rd_en => RAM[21][3].ENA
rd_en => RAM[21][2].ENA
rd_en => RAM[21][1].ENA
rd_en => RAM[21][0].ENA
rd_en => RAM[22][15].ENA
rd_en => RAM[22][14].ENA
rd_en => RAM[22][13].ENA
rd_en => RAM[22][12].ENA
rd_en => RAM[22][11].ENA
rd_en => RAM[22][10].ENA
rd_en => RAM[22][9].ENA
rd_en => RAM[22][8].ENA
rd_en => RAM[22][7].ENA
rd_en => RAM[22][6].ENA
rd_en => RAM[22][5].ENA
rd_en => RAM[22][4].ENA
rd_en => RAM[22][3].ENA
rd_en => RAM[22][2].ENA
rd_en => RAM[22][1].ENA
rd_en => RAM[22][0].ENA
rd_en => RAM[23][15].ENA
rd_en => RAM[23][14].ENA
rd_en => RAM[23][13].ENA
rd_en => RAM[23][12].ENA
rd_en => RAM[23][11].ENA
rd_en => RAM[23][10].ENA
rd_en => RAM[23][9].ENA
rd_en => RAM[23][8].ENA
rd_en => RAM[23][7].ENA
rd_en => RAM[23][6].ENA
rd_en => RAM[23][5].ENA
rd_en => RAM[23][4].ENA
rd_en => RAM[23][3].ENA
rd_en => RAM[23][2].ENA
rd_en => RAM[23][1].ENA
rd_en => RAM[23][0].ENA
rd_en => RAM[24][15].ENA
rd_en => RAM[24][14].ENA
rd_en => RAM[24][13].ENA
rd_en => RAM[24][12].ENA
rd_en => RAM[24][11].ENA
rd_en => RAM[24][10].ENA
rd_en => RAM[24][9].ENA
rd_en => RAM[24][8].ENA
rd_en => RAM[24][7].ENA
rd_en => RAM[24][6].ENA
rd_en => RAM[24][5].ENA
rd_en => RAM[24][4].ENA
rd_en => RAM[24][3].ENA
rd_en => RAM[24][2].ENA
rd_en => RAM[24][1].ENA
rd_en => RAM[24][0].ENA
rd_en => RAM[25][15].ENA
rd_en => RAM[25][14].ENA
rd_en => RAM[25][13].ENA
rd_en => RAM[25][12].ENA
rd_en => RAM[25][11].ENA
rd_en => RAM[25][10].ENA
rd_en => RAM[25][9].ENA
rd_en => RAM[25][8].ENA
rd_en => RAM[25][7].ENA
rd_en => RAM[25][6].ENA
rd_en => RAM[25][5].ENA
rd_en => RAM[25][4].ENA
rd_en => RAM[25][3].ENA
rd_en => RAM[25][2].ENA
rd_en => RAM[25][1].ENA
rd_en => RAM[25][0].ENA
rd_en => RAM[26][15].ENA
rd_en => RAM[26][14].ENA
rd_en => RAM[26][13].ENA
rd_en => RAM[26][12].ENA
rd_en => RAM[26][11].ENA
rd_en => RAM[26][10].ENA
rd_en => RAM[26][9].ENA
rd_en => RAM[26][8].ENA
rd_en => RAM[26][7].ENA
rd_en => RAM[26][6].ENA
rd_en => RAM[26][5].ENA
rd_en => RAM[26][4].ENA
rd_en => RAM[26][3].ENA
rd_en => RAM[26][2].ENA
rd_en => RAM[26][1].ENA
rd_en => RAM[26][0].ENA
rd_en => RAM[27][15].ENA
rd_en => RAM[27][14].ENA
rd_en => RAM[27][13].ENA
rd_en => RAM[27][12].ENA
rd_en => RAM[27][11].ENA
rd_en => RAM[27][10].ENA
rd_en => RAM[27][9].ENA
rd_en => RAM[27][8].ENA
rd_en => RAM[27][7].ENA
rd_en => RAM[27][6].ENA
rd_en => RAM[27][5].ENA
rd_en => RAM[27][4].ENA
rd_en => RAM[27][3].ENA
rd_en => RAM[27][2].ENA
rd_en => RAM[27][1].ENA
rd_en => RAM[27][0].ENA
rd_en => RAM[28][15].ENA
rd_en => RAM[28][14].ENA
rd_en => RAM[28][13].ENA
rd_en => RAM[28][12].ENA
rd_en => RAM[28][11].ENA
rd_en => RAM[28][10].ENA
rd_en => RAM[28][9].ENA
rd_en => RAM[28][8].ENA
rd_en => RAM[28][7].ENA
rd_en => RAM[28][6].ENA
rd_en => RAM[28][5].ENA
rd_en => RAM[28][4].ENA
rd_en => RAM[28][3].ENA
rd_en => RAM[28][2].ENA
rd_en => RAM[28][1].ENA
rd_en => RAM[28][0].ENA
rd_en => RAM[29][15].ENA
rd_en => RAM[29][14].ENA
rd_en => RAM[29][13].ENA
rd_en => RAM[29][12].ENA
rd_en => RAM[29][11].ENA
rd_en => RAM[29][10].ENA
rd_en => RAM[29][9].ENA
rd_en => RAM[29][8].ENA
rd_en => RAM[29][7].ENA
rd_en => RAM[29][6].ENA
rd_en => RAM[29][5].ENA
rd_en => RAM[29][4].ENA
rd_en => RAM[29][3].ENA
rd_en => RAM[29][2].ENA
rd_en => RAM[29][1].ENA
rd_en => RAM[29][0].ENA
rd_en => RAM[30][15].ENA
rd_en => RAM[30][14].ENA
rd_en => RAM[30][13].ENA
rd_en => RAM[30][12].ENA
rd_en => RAM[30][11].ENA
rd_en => RAM[30][10].ENA
rd_en => RAM[30][9].ENA
rd_en => RAM[30][8].ENA
rd_en => RAM[30][7].ENA
rd_en => RAM[30][6].ENA
rd_en => RAM[30][5].ENA
rd_en => RAM[30][4].ENA
rd_en => RAM[30][3].ENA
rd_en => RAM[30][2].ENA
rd_en => RAM[30][1].ENA
rd_en => RAM[30][0].ENA
rd_en => RAM[31][15].ENA
rd_en => RAM[31][14].ENA
rd_en => RAM[31][13].ENA
rd_en => RAM[31][12].ENA
rd_en => RAM[31][11].ENA
rd_en => RAM[31][10].ENA
rd_en => RAM[31][9].ENA
rd_en => RAM[31][8].ENA
rd_en => RAM[31][7].ENA
rd_en => RAM[31][6].ENA
rd_en => RAM[31][5].ENA
rd_en => RAM[31][4].ENA
rd_en => RAM[31][3].ENA
rd_en => RAM[31][2].ENA
rd_en => RAM[31][1].ENA
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
wr_en => RAM.OUTPUTSELECT
reset => ~NO_FANOUT~
clk => RAM[31][0].CLK
clk => RAM[31][1].CLK
clk => RAM[31][2].CLK
clk => RAM[31][3].CLK
clk => RAM[31][4].CLK
clk => RAM[31][5].CLK
clk => RAM[31][6].CLK
clk => RAM[31][7].CLK
clk => RAM[31][8].CLK
clk => RAM[31][9].CLK
clk => RAM[31][10].CLK
clk => RAM[31][11].CLK
clk => RAM[31][12].CLK
clk => RAM[31][13].CLK
clk => RAM[31][14].CLK
clk => RAM[31][15].CLK
clk => RAM[30][0].CLK
clk => RAM[30][1].CLK
clk => RAM[30][2].CLK
clk => RAM[30][3].CLK
clk => RAM[30][4].CLK
clk => RAM[30][5].CLK
clk => RAM[30][6].CLK
clk => RAM[30][7].CLK
clk => RAM[30][8].CLK
clk => RAM[30][9].CLK
clk => RAM[30][10].CLK
clk => RAM[30][11].CLK
clk => RAM[30][12].CLK
clk => RAM[30][13].CLK
clk => RAM[30][14].CLK
clk => RAM[30][15].CLK
clk => RAM[29][0].CLK
clk => RAM[29][1].CLK
clk => RAM[29][2].CLK
clk => RAM[29][3].CLK
clk => RAM[29][4].CLK
clk => RAM[29][5].CLK
clk => RAM[29][6].CLK
clk => RAM[29][7].CLK
clk => RAM[29][8].CLK
clk => RAM[29][9].CLK
clk => RAM[29][10].CLK
clk => RAM[29][11].CLK
clk => RAM[29][12].CLK
clk => RAM[29][13].CLK
clk => RAM[29][14].CLK
clk => RAM[29][15].CLK
clk => RAM[28][0].CLK
clk => RAM[28][1].CLK
clk => RAM[28][2].CLK
clk => RAM[28][3].CLK
clk => RAM[28][4].CLK
clk => RAM[28][5].CLK
clk => RAM[28][6].CLK
clk => RAM[28][7].CLK
clk => RAM[28][8].CLK
clk => RAM[28][9].CLK
clk => RAM[28][10].CLK
clk => RAM[28][11].CLK
clk => RAM[28][12].CLK
clk => RAM[28][13].CLK
clk => RAM[28][14].CLK
clk => RAM[28][15].CLK
clk => RAM[27][0].CLK
clk => RAM[27][1].CLK
clk => RAM[27][2].CLK
clk => RAM[27][3].CLK
clk => RAM[27][4].CLK
clk => RAM[27][5].CLK
clk => RAM[27][6].CLK
clk => RAM[27][7].CLK
clk => RAM[27][8].CLK
clk => RAM[27][9].CLK
clk => RAM[27][10].CLK
clk => RAM[27][11].CLK
clk => RAM[27][12].CLK
clk => RAM[27][13].CLK
clk => RAM[27][14].CLK
clk => RAM[27][15].CLK
clk => RAM[26][0].CLK
clk => RAM[26][1].CLK
clk => RAM[26][2].CLK
clk => RAM[26][3].CLK
clk => RAM[26][4].CLK
clk => RAM[26][5].CLK
clk => RAM[26][6].CLK
clk => RAM[26][7].CLK
clk => RAM[26][8].CLK
clk => RAM[26][9].CLK
clk => RAM[26][10].CLK
clk => RAM[26][11].CLK
clk => RAM[26][12].CLK
clk => RAM[26][13].CLK
clk => RAM[26][14].CLK
clk => RAM[26][15].CLK
clk => RAM[25][0].CLK
clk => RAM[25][1].CLK
clk => RAM[25][2].CLK
clk => RAM[25][3].CLK
clk => RAM[25][4].CLK
clk => RAM[25][5].CLK
clk => RAM[25][6].CLK
clk => RAM[25][7].CLK
clk => RAM[25][8].CLK
clk => RAM[25][9].CLK
clk => RAM[25][10].CLK
clk => RAM[25][11].CLK
clk => RAM[25][12].CLK
clk => RAM[25][13].CLK
clk => RAM[25][14].CLK
clk => RAM[25][15].CLK
clk => RAM[24][0].CLK
clk => RAM[24][1].CLK
clk => RAM[24][2].CLK
clk => RAM[24][3].CLK
clk => RAM[24][4].CLK
clk => RAM[24][5].CLK
clk => RAM[24][6].CLK
clk => RAM[24][7].CLK
clk => RAM[24][8].CLK
clk => RAM[24][9].CLK
clk => RAM[24][10].CLK
clk => RAM[24][11].CLK
clk => RAM[24][12].CLK
clk => RAM[24][13].CLK
clk => RAM[24][14].CLK
clk => RAM[24][15].CLK
clk => RAM[23][0].CLK
clk => RAM[23][1].CLK
clk => RAM[23][2].CLK
clk => RAM[23][3].CLK
clk => RAM[23][4].CLK
clk => RAM[23][5].CLK
clk => RAM[23][6].CLK
clk => RAM[23][7].CLK
clk => RAM[23][8].CLK
clk => RAM[23][9].CLK
clk => RAM[23][10].CLK
clk => RAM[23][11].CLK
clk => RAM[23][12].CLK
clk => RAM[23][13].CLK
clk => RAM[23][14].CLK
clk => RAM[23][15].CLK
clk => RAM[22][0].CLK
clk => RAM[22][1].CLK
clk => RAM[22][2].CLK
clk => RAM[22][3].CLK
clk => RAM[22][4].CLK
clk => RAM[22][5].CLK
clk => RAM[22][6].CLK
clk => RAM[22][7].CLK
clk => RAM[22][8].CLK
clk => RAM[22][9].CLK
clk => RAM[22][10].CLK
clk => RAM[22][11].CLK
clk => RAM[22][12].CLK
clk => RAM[22][13].CLK
clk => RAM[22][14].CLK
clk => RAM[22][15].CLK
clk => RAM[21][0].CLK
clk => RAM[21][1].CLK
clk => RAM[21][2].CLK
clk => RAM[21][3].CLK
clk => RAM[21][4].CLK
clk => RAM[21][5].CLK
clk => RAM[21][6].CLK
clk => RAM[21][7].CLK
clk => RAM[21][8].CLK
clk => RAM[21][9].CLK
clk => RAM[21][10].CLK
clk => RAM[21][11].CLK
clk => RAM[21][12].CLK
clk => RAM[21][13].CLK
clk => RAM[21][14].CLK
clk => RAM[21][15].CLK
clk => RAM[20][0].CLK
clk => RAM[20][1].CLK
clk => RAM[20][2].CLK
clk => RAM[20][3].CLK
clk => RAM[20][4].CLK
clk => RAM[20][5].CLK
clk => RAM[20][6].CLK
clk => RAM[20][7].CLK
clk => RAM[20][8].CLK
clk => RAM[20][9].CLK
clk => RAM[20][10].CLK
clk => RAM[20][11].CLK
clk => RAM[20][12].CLK
clk => RAM[20][13].CLK
clk => RAM[20][14].CLK
clk => RAM[20][15].CLK
clk => RAM[19][0].CLK
clk => RAM[19][1].CLK
clk => RAM[19][2].CLK
clk => RAM[19][3].CLK
clk => RAM[19][4].CLK
clk => RAM[19][5].CLK
clk => RAM[19][6].CLK
clk => RAM[19][7].CLK
clk => RAM[19][8].CLK
clk => RAM[19][9].CLK
clk => RAM[19][10].CLK
clk => RAM[19][11].CLK
clk => RAM[19][12].CLK
clk => RAM[19][13].CLK
clk => RAM[19][14].CLK
clk => RAM[19][15].CLK
clk => RAM[18][0].CLK
clk => RAM[18][1].CLK
clk => RAM[18][2].CLK
clk => RAM[18][3].CLK
clk => RAM[18][4].CLK
clk => RAM[18][5].CLK
clk => RAM[18][6].CLK
clk => RAM[18][7].CLK
clk => RAM[18][8].CLK
clk => RAM[18][9].CLK
clk => RAM[18][10].CLK
clk => RAM[18][11].CLK
clk => RAM[18][12].CLK
clk => RAM[18][13].CLK
clk => RAM[18][14].CLK
clk => RAM[18][15].CLK
clk => RAM[17][0].CLK
clk => RAM[17][1].CLK
clk => RAM[17][2].CLK
clk => RAM[17][3].CLK
clk => RAM[17][4].CLK
clk => RAM[17][5].CLK
clk => RAM[17][6].CLK
clk => RAM[17][7].CLK
clk => RAM[17][8].CLK
clk => RAM[17][9].CLK
clk => RAM[17][10].CLK
clk => RAM[17][11].CLK
clk => RAM[17][12].CLK
clk => RAM[17][13].CLK
clk => RAM[17][14].CLK
clk => RAM[17][15].CLK
clk => RAM[16][0].CLK
clk => RAM[16][1].CLK
clk => RAM[16][2].CLK
clk => RAM[16][3].CLK
clk => RAM[16][4].CLK
clk => RAM[16][5].CLK
clk => RAM[16][6].CLK
clk => RAM[16][7].CLK
clk => RAM[16][8].CLK
clk => RAM[16][9].CLK
clk => RAM[16][10].CLK
clk => RAM[16][11].CLK
clk => RAM[16][12].CLK
clk => RAM[16][13].CLK
clk => RAM[16][14].CLK
clk => RAM[16][15].CLK
clk => RAM[15][0].CLK
clk => RAM[15][1].CLK
clk => RAM[15][2].CLK
clk => RAM[15][3].CLK
clk => RAM[15][4].CLK
clk => RAM[15][5].CLK
clk => RAM[15][6].CLK
clk => RAM[15][7].CLK
clk => RAM[15][8].CLK
clk => RAM[15][9].CLK
clk => RAM[15][10].CLK
clk => RAM[15][11].CLK
clk => RAM[15][12].CLK
clk => RAM[15][13].CLK
clk => RAM[15][14].CLK
clk => RAM[15][15].CLK
clk => RAM[14][0].CLK
clk => RAM[14][1].CLK
clk => RAM[14][2].CLK
clk => RAM[14][3].CLK
clk => RAM[14][4].CLK
clk => RAM[14][5].CLK
clk => RAM[14][6].CLK
clk => RAM[14][7].CLK
clk => RAM[14][8].CLK
clk => RAM[14][9].CLK
clk => RAM[14][10].CLK
clk => RAM[14][11].CLK
clk => RAM[14][12].CLK
clk => RAM[14][13].CLK
clk => RAM[14][14].CLK
clk => RAM[14][15].CLK
clk => RAM[13][0].CLK
clk => RAM[13][1].CLK
clk => RAM[13][2].CLK
clk => RAM[13][3].CLK
clk => RAM[13][4].CLK
clk => RAM[13][5].CLK
clk => RAM[13][6].CLK
clk => RAM[13][7].CLK
clk => RAM[13][8].CLK
clk => RAM[13][9].CLK
clk => RAM[13][10].CLK
clk => RAM[13][11].CLK
clk => RAM[13][12].CLK
clk => RAM[13][13].CLK
clk => RAM[13][14].CLK
clk => RAM[13][15].CLK
clk => RAM[12][0].CLK
clk => RAM[12][1].CLK
clk => RAM[12][2].CLK
clk => RAM[12][3].CLK
clk => RAM[12][4].CLK
clk => RAM[12][5].CLK
clk => RAM[12][6].CLK
clk => RAM[12][7].CLK
clk => RAM[12][8].CLK
clk => RAM[12][9].CLK
clk => RAM[12][10].CLK
clk => RAM[12][11].CLK
clk => RAM[12][12].CLK
clk => RAM[12][13].CLK
clk => RAM[12][14].CLK
clk => RAM[12][15].CLK
clk => RAM[11][0].CLK
clk => RAM[11][1].CLK
clk => RAM[11][2].CLK
clk => RAM[11][3].CLK
clk => RAM[11][4].CLK
clk => RAM[11][5].CLK
clk => RAM[11][6].CLK
clk => RAM[11][7].CLK
clk => RAM[11][8].CLK
clk => RAM[11][9].CLK
clk => RAM[11][10].CLK
clk => RAM[11][11].CLK
clk => RAM[11][12].CLK
clk => RAM[11][13].CLK
clk => RAM[11][14].CLK
clk => RAM[11][15].CLK
clk => RAM[10][0].CLK
clk => RAM[10][1].CLK
clk => RAM[10][2].CLK
clk => RAM[10][3].CLK
clk => RAM[10][4].CLK
clk => RAM[10][5].CLK
clk => RAM[10][6].CLK
clk => RAM[10][7].CLK
clk => RAM[10][8].CLK
clk => RAM[10][9].CLK
clk => RAM[10][10].CLK
clk => RAM[10][11].CLK
clk => RAM[10][12].CLK
clk => RAM[10][13].CLK
clk => RAM[10][14].CLK
clk => RAM[10][15].CLK
clk => RAM[9][0].CLK
clk => RAM[9][1].CLK
clk => RAM[9][2].CLK
clk => RAM[9][3].CLK
clk => RAM[9][4].CLK
clk => RAM[9][5].CLK
clk => RAM[9][6].CLK
clk => RAM[9][7].CLK
clk => RAM[9][8].CLK
clk => RAM[9][9].CLK
clk => RAM[9][10].CLK
clk => RAM[9][11].CLK
clk => RAM[9][12].CLK
clk => RAM[9][13].CLK
clk => RAM[9][14].CLK
clk => RAM[9][15].CLK
clk => RAM[8][0].CLK
clk => RAM[8][1].CLK
clk => RAM[8][2].CLK
clk => RAM[8][3].CLK
clk => RAM[8][4].CLK
clk => RAM[8][5].CLK
clk => RAM[8][6].CLK
clk => RAM[8][7].CLK
clk => RAM[8][8].CLK
clk => RAM[8][9].CLK
clk => RAM[8][10].CLK
clk => RAM[8][11].CLK
clk => RAM[8][12].CLK
clk => RAM[8][13].CLK
clk => RAM[8][14].CLK
clk => RAM[8][15].CLK
clk => RAM[7][0].CLK
clk => RAM[7][1].CLK
clk => RAM[7][2].CLK
clk => RAM[7][3].CLK
clk => RAM[7][4].CLK
clk => RAM[7][5].CLK
clk => RAM[7][6].CLK
clk => RAM[7][7].CLK
clk => RAM[7][8].CLK
clk => RAM[7][9].CLK
clk => RAM[7][10].CLK
clk => RAM[7][11].CLK
clk => RAM[7][12].CLK
clk => RAM[7][13].CLK
clk => RAM[7][14].CLK
clk => RAM[7][15].CLK
clk => RAM[6][0].CLK
clk => RAM[6][1].CLK
clk => RAM[6][2].CLK
clk => RAM[6][3].CLK
clk => RAM[6][4].CLK
clk => RAM[6][5].CLK
clk => RAM[6][6].CLK
clk => RAM[6][7].CLK
clk => RAM[6][8].CLK
clk => RAM[6][9].CLK
clk => RAM[6][10].CLK
clk => RAM[6][11].CLK
clk => RAM[6][12].CLK
clk => RAM[6][13].CLK
clk => RAM[6][14].CLK
clk => RAM[6][15].CLK
clk => RAM[5][0].CLK
clk => RAM[5][1].CLK
clk => RAM[5][2].CLK
clk => RAM[5][3].CLK
clk => RAM[5][4].CLK
clk => RAM[5][5].CLK
clk => RAM[5][6].CLK
clk => RAM[5][7].CLK
clk => RAM[5][8].CLK
clk => RAM[5][9].CLK
clk => RAM[5][10].CLK
clk => RAM[5][11].CLK
clk => RAM[5][12].CLK
clk => RAM[5][13].CLK
clk => RAM[5][14].CLK
clk => RAM[5][15].CLK
clk => RAM[4][0].CLK
clk => RAM[4][1].CLK
clk => RAM[4][2].CLK
clk => RAM[4][3].CLK
clk => RAM[4][4].CLK
clk => RAM[4][5].CLK
clk => RAM[4][6].CLK
clk => RAM[4][7].CLK
clk => RAM[4][8].CLK
clk => RAM[4][9].CLK
clk => RAM[4][10].CLK
clk => RAM[4][11].CLK
clk => RAM[4][12].CLK
clk => RAM[4][13].CLK
clk => RAM[4][14].CLK
clk => RAM[4][15].CLK
clk => RAM[3][0].CLK
clk => RAM[3][1].CLK
clk => RAM[3][2].CLK
clk => RAM[3][3].CLK
clk => RAM[3][4].CLK
clk => RAM[3][5].CLK
clk => RAM[3][6].CLK
clk => RAM[3][7].CLK
clk => RAM[3][8].CLK
clk => RAM[3][9].CLK
clk => RAM[3][10].CLK
clk => RAM[3][11].CLK
clk => RAM[3][12].CLK
clk => RAM[3][13].CLK
clk => RAM[3][14].CLK
clk => RAM[3][15].CLK
clk => RAM[2][0].CLK
clk => RAM[2][1].CLK
clk => RAM[2][2].CLK
clk => RAM[2][3].CLK
clk => RAM[2][4].CLK
clk => RAM[2][5].CLK
clk => RAM[2][6].CLK
clk => RAM[2][7].CLK
clk => RAM[2][8].CLK
clk => RAM[2][9].CLK
clk => RAM[2][10].CLK
clk => RAM[2][11].CLK
clk => RAM[2][12].CLK
clk => RAM[2][13].CLK
clk => RAM[2][14].CLK
clk => RAM[2][15].CLK
clk => RAM[1][0].CLK
clk => RAM[1][1].CLK
clk => RAM[1][2].CLK
clk => RAM[1][3].CLK
clk => RAM[1][4].CLK
clk => RAM[1][5].CLK
clk => RAM[1][6].CLK
clk => RAM[1][7].CLK
clk => RAM[1][8].CLK
clk => RAM[1][9].CLK
clk => RAM[1][10].CLK
clk => RAM[1][11].CLK
clk => RAM[1][12].CLK
clk => RAM[1][13].CLK
clk => RAM[1][14].CLK
clk => RAM[1][15].CLK
clk => RAM[0][0].CLK
clk => RAM[0][1].CLK
clk => RAM[0][2].CLK
clk => RAM[0][3].CLK
clk => RAM[0][4].CLK
clk => RAM[0][5].CLK
clk => RAM[0][6].CLK
clk => RAM[0][7].CLK
clk => RAM[0][8].CLK
clk => RAM[0][9].CLK
clk => RAM[0][10].CLK
clk => RAM[0][11].CLK
clk => RAM[0][12].CLK
clk => RAM[0][13].CLK
clk => RAM[0][14].CLK
clk => RAM[0][15].CLK
mem_out[0] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[1] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[2] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[3] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[4] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[5] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[6] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[7] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[8] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[9] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[10] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[11] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[12] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[13] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[14] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out[15] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_0[0] <= RAM[0][0].DB_MAX_OUTPUT_PORT_TYPE
mem_0[1] <= RAM[0][1].DB_MAX_OUTPUT_PORT_TYPE
mem_0[2] <= RAM[0][2].DB_MAX_OUTPUT_PORT_TYPE
mem_0[3] <= RAM[0][3].DB_MAX_OUTPUT_PORT_TYPE
mem_0[4] <= RAM[0][4].DB_MAX_OUTPUT_PORT_TYPE
mem_0[5] <= RAM[0][5].DB_MAX_OUTPUT_PORT_TYPE
mem_0[6] <= RAM[0][6].DB_MAX_OUTPUT_PORT_TYPE
mem_0[7] <= RAM[0][7].DB_MAX_OUTPUT_PORT_TYPE
mem_0[8] <= RAM[0][8].DB_MAX_OUTPUT_PORT_TYPE
mem_0[9] <= RAM[0][9].DB_MAX_OUTPUT_PORT_TYPE
mem_0[10] <= RAM[0][10].DB_MAX_OUTPUT_PORT_TYPE
mem_0[11] <= RAM[0][11].DB_MAX_OUTPUT_PORT_TYPE
mem_0[12] <= RAM[0][12].DB_MAX_OUTPUT_PORT_TYPE
mem_0[13] <= RAM[0][13].DB_MAX_OUTPUT_PORT_TYPE
mem_0[14] <= RAM[0][14].DB_MAX_OUTPUT_PORT_TYPE
mem_0[15] <= RAM[0][15].DB_MAX_OUTPUT_PORT_TYPE
mem_1[0] <= RAM[1][0].DB_MAX_OUTPUT_PORT_TYPE
mem_1[1] <= RAM[1][1].DB_MAX_OUTPUT_PORT_TYPE
mem_1[2] <= RAM[1][2].DB_MAX_OUTPUT_PORT_TYPE
mem_1[3] <= RAM[1][3].DB_MAX_OUTPUT_PORT_TYPE
mem_1[4] <= RAM[1][4].DB_MAX_OUTPUT_PORT_TYPE
mem_1[5] <= RAM[1][5].DB_MAX_OUTPUT_PORT_TYPE
mem_1[6] <= RAM[1][6].DB_MAX_OUTPUT_PORT_TYPE
mem_1[7] <= RAM[1][7].DB_MAX_OUTPUT_PORT_TYPE
mem_1[8] <= RAM[1][8].DB_MAX_OUTPUT_PORT_TYPE
mem_1[9] <= RAM[1][9].DB_MAX_OUTPUT_PORT_TYPE
mem_1[10] <= RAM[1][10].DB_MAX_OUTPUT_PORT_TYPE
mem_1[11] <= RAM[1][11].DB_MAX_OUTPUT_PORT_TYPE
mem_1[12] <= RAM[1][12].DB_MAX_OUTPUT_PORT_TYPE
mem_1[13] <= RAM[1][13].DB_MAX_OUTPUT_PORT_TYPE
mem_1[14] <= RAM[1][14].DB_MAX_OUTPUT_PORT_TYPE
mem_1[15] <= RAM[1][15].DB_MAX_OUTPUT_PORT_TYPE
mem_2[0] <= RAM[2][0].DB_MAX_OUTPUT_PORT_TYPE
mem_2[1] <= RAM[2][1].DB_MAX_OUTPUT_PORT_TYPE
mem_2[2] <= RAM[2][2].DB_MAX_OUTPUT_PORT_TYPE
mem_2[3] <= RAM[2][3].DB_MAX_OUTPUT_PORT_TYPE
mem_2[4] <= RAM[2][4].DB_MAX_OUTPUT_PORT_TYPE
mem_2[5] <= RAM[2][5].DB_MAX_OUTPUT_PORT_TYPE
mem_2[6] <= RAM[2][6].DB_MAX_OUTPUT_PORT_TYPE
mem_2[7] <= RAM[2][7].DB_MAX_OUTPUT_PORT_TYPE
mem_2[8] <= RAM[2][8].DB_MAX_OUTPUT_PORT_TYPE
mem_2[9] <= RAM[2][9].DB_MAX_OUTPUT_PORT_TYPE
mem_2[10] <= RAM[2][10].DB_MAX_OUTPUT_PORT_TYPE
mem_2[11] <= RAM[2][11].DB_MAX_OUTPUT_PORT_TYPE
mem_2[12] <= RAM[2][12].DB_MAX_OUTPUT_PORT_TYPE
mem_2[13] <= RAM[2][13].DB_MAX_OUTPUT_PORT_TYPE
mem_2[14] <= RAM[2][14].DB_MAX_OUTPUT_PORT_TYPE
mem_2[15] <= RAM[2][15].DB_MAX_OUTPUT_PORT_TYPE
mem_3[0] <= RAM[3][0].DB_MAX_OUTPUT_PORT_TYPE
mem_3[1] <= RAM[3][1].DB_MAX_OUTPUT_PORT_TYPE
mem_3[2] <= RAM[3][2].DB_MAX_OUTPUT_PORT_TYPE
mem_3[3] <= RAM[3][3].DB_MAX_OUTPUT_PORT_TYPE
mem_3[4] <= RAM[3][4].DB_MAX_OUTPUT_PORT_TYPE
mem_3[5] <= RAM[3][5].DB_MAX_OUTPUT_PORT_TYPE
mem_3[6] <= RAM[3][6].DB_MAX_OUTPUT_PORT_TYPE
mem_3[7] <= RAM[3][7].DB_MAX_OUTPUT_PORT_TYPE
mem_3[8] <= RAM[3][8].DB_MAX_OUTPUT_PORT_TYPE
mem_3[9] <= RAM[3][9].DB_MAX_OUTPUT_PORT_TYPE
mem_3[10] <= RAM[3][10].DB_MAX_OUTPUT_PORT_TYPE
mem_3[11] <= RAM[3][11].DB_MAX_OUTPUT_PORT_TYPE
mem_3[12] <= RAM[3][12].DB_MAX_OUTPUT_PORT_TYPE
mem_3[13] <= RAM[3][13].DB_MAX_OUTPUT_PORT_TYPE
mem_3[14] <= RAM[3][14].DB_MAX_OUTPUT_PORT_TYPE
mem_3[15] <= RAM[3][15].DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|mux_2_1:Mdatain_mux
I0[0] => temp.DATAB
I0[1] => temp.DATAB
I0[2] => temp.DATAB
I0[3] => temp.DATAB
I0[4] => temp.DATAB
I0[5] => temp.DATAB
I0[6] => temp.DATAB
I0[7] => temp.DATAB
I0[8] => temp.DATAB
I0[9] => temp.DATAB
I0[10] => temp.DATAB
I0[11] => temp.DATAB
I0[12] => temp.DATAB
I0[13] => temp.DATAB
I0[14] => temp.DATAB
I0[15] => temp.DATAB
I1[0] => temp.DATAA
I1[1] => temp.DATAA
I1[2] => temp.DATAA
I1[3] => temp.DATAA
I1[4] => temp.DATAA
I1[5] => temp.DATAA
I1[6] => temp.DATAA
I1[7] => temp.DATAA
I1[8] => temp.DATAA
I1[9] => temp.DATAA
I1[10] => temp.DATAA
I1[11] => temp.DATAA
I1[12] => temp.DATAA
I1[13] => temp.DATAA
I1[14] => temp.DATAA
I1[15] => temp.DATAA
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
S0 => temp.OUTPUTSELECT
mux_out[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|MMWBReg:MMWB
clk => write_reg_out~reg0.CLK
clk => Zout~reg0.CLK
clk => Cout~reg0.CLK
clk => Bit_Reg_Add_out~reg0.CLK
clk => Reg_Add_M_out[0]~reg0.CLK
clk => Reg_Add_M_out[1]~reg0.CLK
clk => Reg_Add_M_out[2]~reg0.CLK
clk => Imm9out[0]~reg0.CLK
clk => Imm9out[1]~reg0.CLK
clk => Imm9out[2]~reg0.CLK
clk => Imm9out[3]~reg0.CLK
clk => Imm9out[4]~reg0.CLK
clk => Imm9out[5]~reg0.CLK
clk => Imm9out[6]~reg0.CLK
clk => Imm9out[7]~reg0.CLK
clk => Imm9out[8]~reg0.CLK
clk => Imm9out[9]~reg0.CLK
clk => Imm9out[10]~reg0.CLK
clk => Imm9out[11]~reg0.CLK
clk => Imm9out[12]~reg0.CLK
clk => Imm9out[13]~reg0.CLK
clk => Imm9out[14]~reg0.CLK
clk => Imm9out[15]~reg0.CLK
clk => Imm6out[0]~reg0.CLK
clk => Imm6out[1]~reg0.CLK
clk => Imm6out[2]~reg0.CLK
clk => Imm6out[3]~reg0.CLK
clk => Imm6out[4]~reg0.CLK
clk => Imm6out[5]~reg0.CLK
clk => Imm6out[6]~reg0.CLK
clk => Imm6out[7]~reg0.CLK
clk => Imm6out[8]~reg0.CLK
clk => Imm6out[9]~reg0.CLK
clk => Imm6out[10]~reg0.CLK
clk => Imm6out[11]~reg0.CLK
clk => Imm6out[12]~reg0.CLK
clk => Imm6out[13]~reg0.CLK
clk => Imm6out[14]~reg0.CLK
clk => Imm6out[15]~reg0.CLK
clk => Dest_reg_add_out[0]~reg0.CLK
clk => Dest_reg_add_out[1]~reg0.CLK
clk => Dest_reg_add_out[2]~reg0.CLK
clk => aRBout[0]~reg0.CLK
clk => aRBout[1]~reg0.CLK
clk => aRBout[2]~reg0.CLK
clk => aRCout[0]~reg0.CLK
clk => aRCout[1]~reg0.CLK
clk => aRCout[2]~reg0.CLK
clk => aRAout[0]~reg0.CLK
clk => aRAout[1]~reg0.CLK
clk => aRAout[2]~reg0.CLK
clk => MMoutout[0]~reg0.CLK
clk => MMoutout[1]~reg0.CLK
clk => MMoutout[2]~reg0.CLK
clk => MMoutout[3]~reg0.CLK
clk => MMoutout[4]~reg0.CLK
clk => MMoutout[5]~reg0.CLK
clk => MMoutout[6]~reg0.CLK
clk => MMoutout[7]~reg0.CLK
clk => MMoutout[8]~reg0.CLK
clk => MMoutout[9]~reg0.CLK
clk => MMoutout[10]~reg0.CLK
clk => MMoutout[11]~reg0.CLK
clk => MMoutout[12]~reg0.CLK
clk => MMoutout[13]~reg0.CLK
clk => MMoutout[14]~reg0.CLK
clk => MMoutout[15]~reg0.CLK
clk => aluCout[0]~reg0.CLK
clk => aluCout[1]~reg0.CLK
clk => aluCout[2]~reg0.CLK
clk => aluCout[3]~reg0.CLK
clk => aluCout[4]~reg0.CLK
clk => aluCout[5]~reg0.CLK
clk => aluCout[6]~reg0.CLK
clk => aluCout[7]~reg0.CLK
clk => aluCout[8]~reg0.CLK
clk => aluCout[9]~reg0.CLK
clk => aluCout[10]~reg0.CLK
clk => aluCout[11]~reg0.CLK
clk => aluCout[12]~reg0.CLK
clk => aluCout[13]~reg0.CLK
clk => aluCout[14]~reg0.CLK
clk => aluCout[15]~reg0.CLK
clk => opcode[0]~reg0.CLK
clk => opcode[1]~reg0.CLK
clk => opcode[2]~reg0.CLK
clk => opcode[3]~reg0.CLK
clk => PCout[0]~reg0.CLK
clk => PCout[1]~reg0.CLK
clk => PCout[2]~reg0.CLK
clk => PCout[3]~reg0.CLK
clk => PCout[4]~reg0.CLK
clk => PCout[5]~reg0.CLK
clk => PCout[6]~reg0.CLK
clk => PCout[7]~reg0.CLK
clk => PCout[8]~reg0.CLK
clk => PCout[9]~reg0.CLK
clk => PCout[10]~reg0.CLK
clk => PCout[11]~reg0.CLK
clk => PCout[12]~reg0.CLK
clk => PCout[13]~reg0.CLK
clk => PCout[14]~reg0.CLK
clk => PCout[15]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[15]~reg0.CLK
PCin[0] => PCout.DATAB
PCin[1] => PCout.DATAB
PCin[2] => PCout.DATAB
PCin[3] => PCout.DATAB
PCin[4] => PCout.DATAB
PCin[5] => PCout.DATAB
PCin[6] => PCout.DATAB
PCin[7] => PCout.DATAB
PCin[8] => PCout.DATAB
PCin[9] => PCout.DATAB
PCin[10] => PCout.DATAB
PCin[11] => PCout.DATAB
PCin[12] => PCout.DATAB
PCin[13] => PCout.DATAB
PCin[14] => PCout.DATAB
PCin[15] => PCout.DATAB
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => Iout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => PCout.OUTPUTSELECT
WR_E => opcode.OUTPUTSELECT
WR_E => opcode.OUTPUTSELECT
WR_E => opcode.OUTPUTSELECT
WR_E => opcode.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => aluCout.OUTPUTSELECT
WR_E => MMoutout.OUTPUTSELECT
WR_E => MMoutout.OUTPUTSELECT
WR_E => MMoutout.OUTPUTSELECT
WR_E => MMoutout.OUTPUTSELECT
WR_E => MMoutout.OUTPUTSELECT
WR_E => MMoutout.OUTPUTSELECT
WR_E => MMoutout.OUTPUTSELECT
WR_E => MMoutout.OUTPUTSELECT
WR_E => MMoutout.OUTPUTSELECT
WR_E => MMoutout.OUTPUTSELECT
WR_E => MMoutout.OUTPUTSELECT
WR_E => MMoutout.OUTPUTSELECT
WR_E => MMoutout.OUTPUTSELECT
WR_E => MMoutout.OUTPUTSELECT
WR_E => MMoutout.OUTPUTSELECT
WR_E => MMoutout.OUTPUTSELECT
WR_E => aRAout.OUTPUTSELECT
WR_E => aRAout.OUTPUTSELECT
WR_E => aRAout.OUTPUTSELECT
WR_E => aRBout.OUTPUTSELECT
WR_E => aRBout.OUTPUTSELECT
WR_E => aRBout.OUTPUTSELECT
WR_E => aRCout.OUTPUTSELECT
WR_E => aRCout.OUTPUTSELECT
WR_E => aRCout.OUTPUTSELECT
WR_E => Dest_reg_add_out.OUTPUTSELECT
WR_E => Dest_reg_add_out.OUTPUTSELECT
WR_E => Dest_reg_add_out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm6out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Imm9out.OUTPUTSELECT
WR_E => Reg_Add_M_out.OUTPUTSELECT
WR_E => Reg_Add_M_out.OUTPUTSELECT
WR_E => Reg_Add_M_out.OUTPUTSELECT
WR_E => Bit_Reg_Add_out.OUTPUTSELECT
WR_E => Cout.OUTPUTSELECT
WR_E => Zout.OUTPUTSELECT
WR_E => write_reg_out.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => Iout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => PCout.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => aluCout.OUTPUTSELECT
reset => MMoutout.OUTPUTSELECT
reset => MMoutout.OUTPUTSELECT
reset => MMoutout.OUTPUTSELECT
reset => MMoutout.OUTPUTSELECT
reset => MMoutout.OUTPUTSELECT
reset => MMoutout.OUTPUTSELECT
reset => MMoutout.OUTPUTSELECT
reset => MMoutout.OUTPUTSELECT
reset => MMoutout.OUTPUTSELECT
reset => MMoutout.OUTPUTSELECT
reset => MMoutout.OUTPUTSELECT
reset => MMoutout.OUTPUTSELECT
reset => MMoutout.OUTPUTSELECT
reset => MMoutout.OUTPUTSELECT
reset => MMoutout.OUTPUTSELECT
reset => MMoutout.OUTPUTSELECT
reset => aRAout.OUTPUTSELECT
reset => aRAout.OUTPUTSELECT
reset => aRAout.OUTPUTSELECT
reset => aRCout.OUTPUTSELECT
reset => aRCout.OUTPUTSELECT
reset => aRCout.OUTPUTSELECT
reset => aRBout.OUTPUTSELECT
reset => aRBout.OUTPUTSELECT
reset => aRBout.OUTPUTSELECT
reset => Dest_reg_add_out.OUTPUTSELECT
reset => Dest_reg_add_out.OUTPUTSELECT
reset => Dest_reg_add_out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm6out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Imm9out.OUTPUTSELECT
reset => Reg_Add_M_out.OUTPUTSELECT
reset => Reg_Add_M_out.OUTPUTSELECT
reset => Reg_Add_M_out.OUTPUTSELECT
reset => Bit_Reg_Add_out.OUTPUTSELECT
reset => Cout.OUTPUTSELECT
reset => Zout.OUTPUTSELECT
reset => write_reg_out.OUTPUTSELECT
Iin[0] => Iout.DATAB
Iin[1] => Iout.DATAB
Iin[2] => Iout.DATAB
Iin[3] => Iout.DATAB
Iin[4] => Iout.DATAB
Iin[5] => Iout.DATAB
Iin[6] => Iout.DATAB
Iin[7] => Iout.DATAB
Iin[8] => Iout.DATAB
Iin[9] => Iout.DATAB
Iin[10] => Iout.DATAB
Iin[11] => Iout.DATAB
Iin[12] => Iout.DATAB
Iin[13] => Iout.DATAB
Iin[14] => Iout.DATAB
Iin[15] => Iout.DATAB
opcodein[0] => opcode.DATAB
opcodein[1] => opcode.DATAB
opcodein[2] => opcode.DATAB
opcodein[3] => opcode.DATAB
MMoutin[0] => MMoutout.DATAB
MMoutin[1] => MMoutout.DATAB
MMoutin[2] => MMoutout.DATAB
MMoutin[3] => MMoutout.DATAB
MMoutin[4] => MMoutout.DATAB
MMoutin[5] => MMoutout.DATAB
MMoutin[6] => MMoutout.DATAB
MMoutin[7] => MMoutout.DATAB
MMoutin[8] => MMoutout.DATAB
MMoutin[9] => MMoutout.DATAB
MMoutin[10] => MMoutout.DATAB
MMoutin[11] => MMoutout.DATAB
MMoutin[12] => MMoutout.DATAB
MMoutin[13] => MMoutout.DATAB
MMoutin[14] => MMoutout.DATAB
MMoutin[15] => MMoutout.DATAB
aluCin[0] => aluCout.DATAB
aluCin[1] => aluCout.DATAB
aluCin[2] => aluCout.DATAB
aluCin[3] => aluCout.DATAB
aluCin[4] => aluCout.DATAB
aluCin[5] => aluCout.DATAB
aluCin[6] => aluCout.DATAB
aluCin[7] => aluCout.DATAB
aluCin[8] => aluCout.DATAB
aluCin[9] => aluCout.DATAB
aluCin[10] => aluCout.DATAB
aluCin[11] => aluCout.DATAB
aluCin[12] => aluCout.DATAB
aluCin[13] => aluCout.DATAB
aluCin[14] => aluCout.DATAB
aluCin[15] => aluCout.DATAB
Imm6in[0] => Imm6out.DATAB
Imm6in[1] => Imm6out.DATAB
Imm6in[2] => Imm6out.DATAB
Imm6in[3] => Imm6out.DATAB
Imm6in[4] => Imm6out.DATAB
Imm6in[5] => Imm6out.DATAB
Imm6in[6] => Imm6out.DATAB
Imm6in[7] => Imm6out.DATAB
Imm6in[8] => Imm6out.DATAB
Imm6in[9] => Imm6out.DATAB
Imm6in[10] => Imm6out.DATAB
Imm6in[11] => Imm6out.DATAB
Imm6in[12] => Imm6out.DATAB
Imm6in[13] => Imm6out.DATAB
Imm6in[14] => Imm6out.DATAB
Imm6in[15] => Imm6out.DATAB
Imm9in[0] => Imm9out.DATAB
Imm9in[1] => Imm9out.DATAB
Imm9in[2] => Imm9out.DATAB
Imm9in[3] => Imm9out.DATAB
Imm9in[4] => Imm9out.DATAB
Imm9in[5] => Imm9out.DATAB
Imm9in[6] => Imm9out.DATAB
Imm9in[7] => Imm9out.DATAB
Imm9in[8] => Imm9out.DATAB
Imm9in[9] => Imm9out.DATAB
Imm9in[10] => Imm9out.DATAB
Imm9in[11] => Imm9out.DATAB
Imm9in[12] => Imm9out.DATAB
Imm9in[13] => Imm9out.DATAB
Imm9in[14] => Imm9out.DATAB
Imm9in[15] => Imm9out.DATAB
aRAin[0] => aRAout.DATAB
aRAin[1] => aRAout.DATAB
aRAin[2] => aRAout.DATAB
aRBin[0] => aRBout.DATAB
aRBin[1] => aRBout.DATAB
aRBin[2] => aRBout.DATAB
aRCin[0] => aRCout.DATAB
aRCin[1] => aRCout.DATAB
aRCin[2] => aRCout.DATAB
Dest_reg_add_in[0] => Dest_reg_add_out.DATAB
Dest_reg_add_in[1] => Dest_reg_add_out.DATAB
Dest_reg_add_in[2] => Dest_reg_add_out.DATAB
Reg_Add_M_in[0] => Reg_Add_M_out.DATAB
Reg_Add_M_in[1] => Reg_Add_M_out.DATAB
Reg_Add_M_in[2] => Reg_Add_M_out.DATAB
Bit_Reg_Add_in => Bit_Reg_Add_out.DATAB
Cin => Cout.DATAB
Zin => Zout.DATAB
write_reg_in => write_reg_out.DATAB
PCout[0] <= PCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[1] <= PCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[2] <= PCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[3] <= PCout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[4] <= PCout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[5] <= PCout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[6] <= PCout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[7] <= PCout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[8] <= PCout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[9] <= PCout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[10] <= PCout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[11] <= PCout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[12] <= PCout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[13] <= PCout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[14] <= PCout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[15] <= PCout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[0] <= aluCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[1] <= aluCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[2] <= aluCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[3] <= aluCout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[4] <= aluCout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[5] <= aluCout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[6] <= aluCout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[7] <= aluCout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[8] <= aluCout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[9] <= aluCout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[10] <= aluCout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[11] <= aluCout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[12] <= aluCout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[13] <= aluCout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[14] <= aluCout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCout[15] <= aluCout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MMoutout[0] <= MMoutout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MMoutout[1] <= MMoutout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MMoutout[2] <= MMoutout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MMoutout[3] <= MMoutout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MMoutout[4] <= MMoutout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MMoutout[5] <= MMoutout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MMoutout[6] <= MMoutout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MMoutout[7] <= MMoutout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MMoutout[8] <= MMoutout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MMoutout[9] <= MMoutout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MMoutout[10] <= MMoutout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MMoutout[11] <= MMoutout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MMoutout[12] <= MMoutout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MMoutout[13] <= MMoutout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MMoutout[14] <= MMoutout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MMoutout[15] <= MMoutout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRAout[0] <= aRAout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRAout[1] <= aRAout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRAout[2] <= aRAout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRBout[0] <= aRBout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRBout[1] <= aRBout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRBout[2] <= aRBout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRCout[0] <= aRCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRCout[1] <= aRCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aRCout[2] <= aRCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest_reg_add_out[0] <= Dest_reg_add_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest_reg_add_out[1] <= Dest_reg_add_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest_reg_add_out[2] <= Dest_reg_add_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[0] <= Imm6out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[1] <= Imm6out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[2] <= Imm6out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[3] <= Imm6out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[4] <= Imm6out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[5] <= Imm6out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[6] <= Imm6out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[7] <= Imm6out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[8] <= Imm6out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[9] <= Imm6out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[10] <= Imm6out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[11] <= Imm6out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[12] <= Imm6out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[13] <= Imm6out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[14] <= Imm6out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm6out[15] <= Imm6out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[0] <= Imm9out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[1] <= Imm9out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[2] <= Imm9out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[3] <= Imm9out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[4] <= Imm9out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[5] <= Imm9out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[6] <= Imm9out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[7] <= Imm9out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[8] <= Imm9out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[9] <= Imm9out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[10] <= Imm9out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[11] <= Imm9out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[12] <= Imm9out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[13] <= Imm9out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[14] <= Imm9out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm9out[15] <= Imm9out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_Add_M_out[0] <= Reg_Add_M_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_Add_M_out[1] <= Reg_Add_M_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_Add_M_out[2] <= Reg_Add_M_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bit_Reg_Add_out <= Bit_Reg_Add_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zout <= Zout~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_reg_out <= write_reg_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_Pipeline|mux_4_1:RF_Datain_mux
three[0] => Mux15.IN0
three[1] => Mux14.IN0
three[2] => Mux13.IN0
three[3] => Mux12.IN0
three[4] => Mux11.IN0
three[5] => Mux10.IN0
three[6] => Mux9.IN0
three[7] => Mux8.IN0
three[8] => Mux7.IN0
three[9] => Mux6.IN0
three[10] => Mux5.IN0
three[11] => Mux4.IN0
three[12] => Mux3.IN0
three[13] => Mux2.IN0
three[14] => Mux1.IN0
three[15] => Mux0.IN0
two[0] => Mux15.IN1
two[1] => Mux14.IN1
two[2] => Mux13.IN1
two[3] => Mux12.IN1
two[4] => Mux11.IN1
two[5] => Mux10.IN1
two[6] => Mux9.IN1
two[7] => Mux8.IN1
two[8] => Mux7.IN1
two[9] => Mux6.IN1
two[10] => Mux5.IN1
two[11] => Mux4.IN1
two[12] => Mux3.IN1
two[13] => Mux2.IN1
two[14] => Mux1.IN1
two[15] => Mux0.IN1
one[0] => Mux15.IN2
one[1] => Mux14.IN2
one[2] => Mux13.IN2
one[3] => Mux12.IN2
one[4] => Mux11.IN2
one[5] => Mux10.IN2
one[6] => Mux9.IN2
one[7] => Mux8.IN2
one[8] => Mux7.IN2
one[9] => Mux6.IN2
one[10] => Mux5.IN2
one[11] => Mux4.IN2
one[12] => Mux3.IN2
one[13] => Mux2.IN2
one[14] => Mux1.IN2
one[15] => Mux0.IN2
zero[0] => Mux15.IN3
zero[1] => Mux14.IN3
zero[2] => Mux13.IN3
zero[3] => Mux12.IN3
zero[4] => Mux11.IN3
zero[5] => Mux10.IN3
zero[6] => Mux9.IN3
zero[7] => Mux8.IN3
zero[8] => Mux7.IN3
zero[9] => Mux6.IN3
zero[10] => Mux5.IN3
zero[11] => Mux4.IN3
zero[12] => Mux3.IN3
zero[13] => Mux2.IN3
zero[14] => Mux1.IN3
zero[15] => Mux0.IN3
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4


