$date
	Tue Oct 27 09:25:13 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100us
$end
$scope module ALU_test $end
$scope module m1 $end
$var wire 8 ! MUX1_IN1 [7:0] $end
$var wire 8 " MUX1_IN2 [7:0] $end
$var wire 1 # MUX1_Sel $end
$var wire 8 $ MUX1_Out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101000 $
0#
b101000 "
b11111111 !
$end
#200
b10100 $
1#
b110010 "
b10100 !
#250
