

<!DOCTYPE html>
<html lang="zh-CN" data-default-color-scheme=auto>



<head>
  <meta charset="UTF-8">
  <link rel="apple-touch-icon" sizes="76x76" href="/img/blog_img/avatar_my.jpg">
  <link rel="icon" href="/img/blog_img/avatar_my.jpg">
  <meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=5.0, shrink-to-fit=no">
  <meta http-equiv="x-ua-compatible" content="ie=edge">
  
  <meta name="theme-color" content="#2f4154">
  <meta name="author" content="Vinters-v">
  <meta name="keywords" content="">
  
    <meta name="description" content="电路模块">
<meta property="og:type" content="article">
<meta property="og:title" content="电路模块">
<meta property="og:url" content="http://vinters-v.github.io/2025/04/02/%E6%95%B0%E5%AD%97IC_%E7%94%B5%E8%B7%AF%E6%A8%A1%E5%9D%97/index.html">
<meta property="og:site_name" content="Vinters-v">
<meta property="og:description" content="电路模块">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://vinters-v.github.io/img/article_img/IC/IC.jpg">
<meta property="article:published_time" content="2025-04-02T10:50:28.441Z">
<meta property="article:modified_time" content="2025-10-09T15:23:47.250Z">
<meta property="article:author" content="Vinters-v">
<meta property="article:tag" content="IC">
<meta name="twitter:card" content="summary_large_image">
<meta name="twitter:image" content="http://vinters-v.github.io/img/article_img/IC/IC.jpg">
  
  
  
  <title>电路模块 - Vinters-v</title>

  <link  rel="stylesheet" href="https://lib.baomitu.com/twitter-bootstrap/4.6.1/css/bootstrap.min.css" />



  <link  rel="stylesheet" href="https://lib.baomitu.com/github-markdown-css/4.0.0/github-markdown.min.css" />

  <link  rel="stylesheet" href="https://lib.baomitu.com/hint.css/2.7.0/hint.min.css" />

  <link  rel="stylesheet" href="https://lib.baomitu.com/fancybox/3.5.7/jquery.fancybox.min.css" />



<!-- 主题依赖的图标库，不要自行修改 -->
<!-- Do not modify the link that theme dependent icons -->

<link rel="stylesheet" href="//at.alicdn.com/t/font_1749284_hj8rtnfg7um.css">



<link rel="stylesheet" href="//at.alicdn.com/t/font_1736178_lbnruvf0jn.css">


<link  rel="stylesheet" href="/css/main.css" />


  <link id="highlight-css" rel="stylesheet" href="/css/highlight.css" />
  
    <link id="highlight-css-dark" rel="stylesheet" href="/css/highlight-dark.css" />
  




  <script id="fluid-configs">
    var Fluid = window.Fluid || {};
    Fluid.ctx = Object.assign({}, Fluid.ctx)
    var CONFIG = {"hostname":"vinters-v.github.io","root":"/","version":"1.9.4","typing":{"enable":true,"typeSpeed":70,"cursorChar":"_","loop":false,"scope":[]},"anchorjs":{"enable":true,"element":"h1,h2,h3,h4,h5,h6","placement":"left","visible":"hover","icon":""},"progressbar":{"enable":true,"height_px":3,"color":"#29d","options":{"showSpinner":false,"trickleSpeed":100}},"code_language":{"enable":true,"default":"TEXT"},"copy_btn":true,"image_caption":{"enable":true},"image_zoom":{"enable":true,"img_url_replace":["",""]},"toc":{"enable":true,"placement":"left","headingSelector":"h1,h2,h3,h4,h5,h6","collapseDepth":0},"lazyload":{"enable":true,"loading_img":"/img/blog_img/loading.gif","onlypost":false,"offset_factor":2},"web_analytics":{"enable":false,"follow_dnt":true,"baidu":null,"google":null,"gtag":null,"tencent":{"sid":null,"cid":null},"woyaola":null,"cnzz":null,"leancloud":{"app_id":null,"app_key":null,"server_url":null,"path":"window.location.pathname","ignore_local":false}},"search_path":"/local-search.xml"};

    if (CONFIG.web_analytics.follow_dnt) {
      var dntVal = navigator.doNotTrack || window.doNotTrack || navigator.msDoNotTrack;
      Fluid.ctx.dnt = dntVal && (dntVal.startsWith('1') || dntVal.startsWith('yes') || dntVal.startsWith('on'));
    }
  </script>
  <script  src="/js/utils.js" ></script>
  <script  src="/js/color-schema.js" ></script>
  


  
<meta name="generator" content="Hexo 6.3.0"></head>


<body>
  

  <header>
    

<div class="header-inner" style="height: 70vh;">
  <nav id="navbar" class="navbar fixed-top  navbar-expand-lg navbar-dark scrolling-navbar">
  <div class="container">
    <a class="navbar-brand" href="/">
      <strong>Vinters-v</strong>
    </a>

    <button id="navbar-toggler-btn" class="navbar-toggler" type="button" data-toggle="collapse"
            data-target="#navbarSupportedContent"
            aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
      <div class="animated-icon"><span></span><span></span><span></span></div>
    </button>

    <!-- Collapsible content -->
    <div class="collapse navbar-collapse" id="navbarSupportedContent">
      <ul class="navbar-nav ml-auto text-center">
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/">
                <i class="iconfont icon-home-fill"></i>
                <span>首页</span>
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/archives/">
                <i class="iconfont icon-archive-fill"></i>
                <span>归档</span>
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/categories/">
                <i class="iconfont icon-category-fill"></i>
                <span>分类</span>
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/tags/">
                <i class="iconfont icon-tags-fill"></i>
                <span>标签</span>
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/about/">
                <i class="iconfont icon-user-fill"></i>
                <span>关于</span>
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/links/">
                <i class="iconfont icon-link-fill"></i>
                <span>友链</span>
              </a>
            </li>
          
        
        
          <li class="nav-item" id="search-btn">
            <a class="nav-link" target="_self" href="javascript:;" data-toggle="modal" data-target="#modalSearch" aria-label="Search">
              <i class="iconfont icon-search"></i>
            </a>
          </li>
          
        
        
          <li class="nav-item" id="color-toggle-btn">
            <a class="nav-link" target="_self" href="javascript:;" aria-label="Color Toggle">
              <i class="iconfont icon-dark" id="color-toggle-icon"></i>
            </a>
          </li>
        
      </ul>
    </div>
  </div>
</nav>

  

<div id="banner" class="banner" parallax=true
     style="background: url('/img/blog_img/default.png') no-repeat center center; background-size: cover;">
  <div class="full-bg-img">
    <div class="mask flex-center" style="background-color: rgba(0, 0, 0, 0.3)">
      <div class="banner-text text-center fade-in-up">
        <div class="h2">
          
            <span id="subtitle" data-typed-text="电路模块"></span>
          
        </div>

        
          
  <div class="mt-3">
    
    
      <span class="post-meta">
        <i class="iconfont icon-date-fill" aria-hidden="true"></i>
        <time datetime="2025-04-02 18:50" pubdate>
          2025年4月2日 晚上
        </time>
      </span>
    
  </div>

  <div class="mt-1">
    
      <span class="post-meta mr-2">
        <i class="iconfont icon-chart"></i>
        
          48k 字
        
      </span>
    

    

    
    
  </div>


        
      </div>

      
    </div>
  </div>
</div>

</div>

  </header>

  <main>
    
      

<div class="container-fluid nopadding-x">
  <div class="row nomargin-x">
    <div class="side-col d-none d-lg-block col-lg-2">
      
  <aside class="sidebar" style="padding-left: 2rem; margin-right: -1rem">
    <div id="toc">
  <p class="toc-header">
    <i class="iconfont icon-list"></i>
    <span>目录</span>
  </p>
  <div class="toc-body" id="toc-body"></div>
</div>



  </aside>


    </div>

    <div class="col-lg-8 nopadding-x-md">
      <div class="container nopadding-x-md" id="board-ctn">
        <div id="board">
          <article class="post-content mx-auto">
            <!-- SEO header -->
            <h1 style="display: none">电路模块</h1>
            
            
              <div class="markdown-body">
                
                <p>电路模块</p>
<span id="more"></span>



<h1 id="电路模块"><a href="#电路模块" class="headerlink" title="电路模块"></a>电路模块</h1><h2 id="异步复位同步释放"><a href="#异步复位同步释放" class="headerlink" title="异步复位同步释放"></a>异步复位同步释放</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-comment">//异步复位同步释放</span><br><span class="hljs-keyword">module</span> rst_p (<br>    <span class="hljs-keyword">input</span> clk,<br>    <span class="hljs-keyword">input</span> POR,<br>    <span class="hljs-keyword">output</span> rst<br>);<br>    <br><span class="hljs-keyword">reg</span> rst_r1;<br><span class="hljs-keyword">reg</span> rst_r2;<br><span class="hljs-comment">//POR为外部输入复位信号</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> POR) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span>(!POR) <span class="hljs-keyword">begin</span><br>        rst_r1 &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>        rst_r2 &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span><br>        rst_r1 &lt;= <span class="hljs-number">1&#x27;b1</span>;<br>        rst_r2 &lt;= rst_r2;<br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">assign</span> rst = rst_r2;<br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>

<h2 id="同步FIFO"><a href="#同步FIFO" class="headerlink" title="同步FIFO"></a>同步FIFO</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> sync_fifo #(<br>    <span class="hljs-keyword">parameter</span> DEEPWID = <span class="hljs-number">3</span>,<span class="hljs-comment">//存储器地址为位宽</span><br>    <span class="hljs-keyword">parameter</span> DEEP = <span class="hljs-number">8</span>, <span class="hljs-comment">//存储器深度</span><br>    <span class="hljs-keyword">parameter</span> BITWID = <span class="hljs-number">5</span> <span class="hljs-comment">//数据位宽</span><br>) (<br>    <span class="hljs-keyword">input</span> clk,<br>    <span class="hljs-keyword">input</span> rst_n,<br><br>    <span class="hljs-keyword">input</span> wr,<br>    <span class="hljs-keyword">input</span> [BITWID:<span class="hljs-number">0</span>] wr_dat,<br><br>    <span class="hljs-keyword">input</span> rd,<br>    <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> [BITWID:<span class="hljs-number">0</span>] rd_dat,<br>    <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> rd_dat_vld,<br><br>    <span class="hljs-keyword">input</span> [DEEPWID-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>] cfg_almost_full, <span class="hljs-comment">//</span><br>    <span class="hljs-keyword">input</span> [DEEPWID-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>] cfg_almost_empty,<br>    <span class="hljs-keyword">output</span>  almost_full,<br>    <span class="hljs-keyword">output</span>  almost_empty,<br>    <span class="hljs-keyword">output</span>  full,<br>    <span class="hljs-keyword">output</span>  empty,<br>    <span class="hljs-keyword">output</span> [DEEPWID : <span class="hljs-number">0</span>] fifo_num <span class="hljs-comment">//存储器中当前</span><br> <br> <br>);<br><br><br><br><span class="hljs-keyword">wire</span> [DEEPWID-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>] ram_wr_ptr; <span class="hljs-comment">//存储器的写地址索引</span><br><span class="hljs-keyword">wire</span> [DEEPWID-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>] ram_rd_ptr;  <span class="hljs-comment">//读地址索引</span><br><br>    <span class="hljs-keyword">reg</span> [DEEPWID : <span class="hljs-number">0</span>] ram_wr_ptr_exp; <span class="hljs-comment">//写地址索引扩展，为了记录fifo_num</span><br><span class="hljs-keyword">reg</span> [DEEPWID : <span class="hljs-number">0</span>] ram_rd_ptr_exp;<br><br>    <span class="hljs-keyword">reg</span> [BITWID-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>] my_memory[DEEP-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>]; <span class="hljs-comment">//使用寄存器作为存储介质</span><br><span class="hljs-keyword">integer</span> ii;<br><br><br><span class="hljs-keyword">assign</span> ram_wr_ptr = ram_wr_ptr_exp[DEEPWID-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>];<br><span class="hljs-keyword">assign</span> ram_rd_ptr = ram_rd_ptr_exp[DEEPWID-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>];<br><br><span class="hljs-comment">//状态信号的逻辑</span><br><span class="hljs-keyword">assign</span> fifo_num = ram_wr_ptr_exp - ram_rd_ptr_exp;<br><br><span class="hljs-keyword">assign</span> full = (fifo_num == DEEP) | ((fifo_num == DEEP - <span class="hljs-number">1</span>) &amp; wr &amp; (~rd));<br><span class="hljs-keyword">assign</span> empty = (fifo_num == <span class="hljs-number">0</span>) | ((fifo_num == <span class="hljs-number">1</span>) &amp; rd &amp; (~wr));<br><br><span class="hljs-keyword">assign</span> almost_full = (fifo_num &gt;= cfg_almost_full) | ((fifo_num == cfg_almost_full - <span class="hljs-number">1</span>) &amp; wr &amp; (~rd));<br><span class="hljs-keyword">assign</span> almost_empty = (fifo_num &lt;= cfg_almost_empty) | ((fifo_num == cfg_almost_empty + <span class="hljs-number">1</span>) &amp; rd &amp; (~wr));<br><br><br><span class="hljs-comment">//写地址的跳转</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>        ram_wr_ptr_exp &lt;= &#123;(DEEPWID+<span class="hljs-number">1</span>)&#123;<span class="hljs-number">1&#x27;b0</span>&#125;&#125;;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span>(wr)<span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (ram_wr_ptr_exp &lt; DEEP + DEEP - <span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>            ram_wr_ptr_exp &lt;= ram_wr_ptr_exp + <span class="hljs-number">1</span>;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>            ram_wr_ptr_exp &lt;= <span class="hljs-number">0</span>;<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-comment">//读地址的跳转</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>        ram_rd_ptr_exp &lt;= &#123;(DEEPWID+<span class="hljs-number">1</span>)&#123;<span class="hljs-number">1&#x27;b0</span>&#125;&#125;;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span>(wr)<span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (ram_rd_ptr_exp &lt; DEEP + DEEP - <span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>            ram_rd_ptr_exp &lt;= ram_rd_ptr_exp + <span class="hljs-number">1</span>;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>            ram_rd_ptr_exp &lt;= <span class="hljs-number">0</span>;<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><br><br><br><span class="hljs-comment">//将数据存入存储</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">for</span> (ii = <span class="hljs-number">0</span>; ii &lt; DEEP; ii = ii + <span class="hljs-number">1</span>)<br>            my_memory[ii] = <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">for</span> (ii = <span class="hljs-number">0</span>; ii &lt; DEEP; ii = ii + <span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>            <span class="hljs-keyword">if</span>(wr &amp; (ram_wr_ptr == ii))<br>                my_memory[ii] = wr_dat;<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-comment">//从存储器读出数据</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>        rd_dat &lt;= <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (rd) <span class="hljs-keyword">begin</span><br>            <span class="hljs-keyword">for</span> (ii = <span class="hljs-number">0</span>; ii &lt; DEEP; ii = ii + <span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>                <span class="hljs-keyword">if</span>(ram_rd_ptr == ii)<br>                    rd_dat &lt;= my_memory[ii];<br>            <span class="hljs-keyword">end</span><br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-comment">//读数据有效信号，表示是否在读取数据</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>        rd_dat_vld &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        rd_dat_vld &lt;= rd;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><br><span class="hljs-keyword">endmodule</span><br><br></code></pre></td></tr></table></figure>



<h3 id="使用移位寄存器实现"><a href="#使用移位寄存器实现" class="headerlink" title="使用移位寄存器实现"></a>使用移位寄存器实现</h3><h2 id="异步FIFO"><a href="#异步FIFO" class="headerlink" title="异步FIFO"></a>异步FIFO</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> afifo #(<br>    <span class="hljs-keyword">parameter</span> DEEPWID = <span class="hljs-number">3</span>,<span class="hljs-comment">//存储器地址为位宽</span><br>    <span class="hljs-keyword">parameter</span> DEEP = <span class="hljs-number">8</span>,<span class="hljs-comment">//存储器深度</span><br>    <span class="hljs-keyword">parameter</span> BITWID = <span class="hljs-number">8</span><span class="hljs-comment">//数据位宽</span><br>) (<br>    <span class="hljs-keyword">input</span> wr_clk,<br>    <span class="hljs-keyword">input</span> wr_rst_n,<br>    <span class="hljs-keyword">input</span> wr,<br>    <span class="hljs-keyword">input</span> [BITWID:<span class="hljs-number">0</span>] wr_dat,<br><br>    <span class="hljs-keyword">input</span> rd_clk,<br>    <span class="hljs-keyword">input</span> rd_rst_n,<br>    <span class="hljs-keyword">input</span> rd,<br>    <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> [BITWID:<span class="hljs-number">0</span>] rd_dat,<br>    <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> rd_dat_vld,<br><br>    <span class="hljs-keyword">input</span> [DEEPWID-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>] cfg_almost_full,<span class="hljs-comment">//设置的警告值</span><br>    <span class="hljs-keyword">input</span> [DEEPWID-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>] cfg_almost_empty,<br>    <span class="hljs-keyword">output</span>  almost_full,<br>    <span class="hljs-keyword">output</span>  almost_empty,<br>    <span class="hljs-keyword">output</span>  full,<br>    <span class="hljs-keyword">output</span>  empty,<br>    <span class="hljs-keyword">output</span> [DEEPWID : <span class="hljs-number">0</span>] wr_num, <span class="hljs-comment">//写时钟域中，存储器中当前的数据量</span><br>    <span class="hljs-keyword">output</span> [DEEPWID : <span class="hljs-number">0</span>] rd_num <span class="hljs-comment">//读时钟域中，存储器中当前的数据量</span><br> <br>);<br><br><br><span class="hljs-keyword">reg</span> [DEEPWID : <span class="hljs-number">0</span>] wr_ptr_exp;<span class="hljs-comment">//写地址索引扩展，为了记录fifo_num</span><br><span class="hljs-keyword">reg</span> [DEEPWID : <span class="hljs-number">0</span>] rd_ptr_exp;<br><span class="hljs-keyword">wire</span> [DEEPWID-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>] wd_ptr;<span class="hljs-comment">//存储器的写地址索引</span><br><span class="hljs-keyword">wire</span> [DEEPWID-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>] rd_ptr;<br><br><br><span class="hljs-comment">//用于进行单电平跨时钟域处理的相关信号</span><br><span class="hljs-keyword">reg</span> [DEEPWID : <span class="hljs-number">0</span>] wr_ptr_exp_r;<br><span class="hljs-keyword">reg</span> [DEEPWID : <span class="hljs-number">0</span>] rd_ptr_exp_r;<br><span class="hljs-keyword">reg</span> [DEEPWID : <span class="hljs-number">0</span>] wr_ptr_exp_cross;<br><span class="hljs-keyword">reg</span> [DEEPWID : <span class="hljs-number">0</span>] rd_ptr_exp_cross;<br><span class="hljs-keyword">reg</span> [DEEPWID : <span class="hljs-number">0</span>] wr_ptr_exp_cross_r;<br><span class="hljs-keyword">reg</span> [DEEPWID : <span class="hljs-number">0</span>] rd_ptr_exp_cross_r;<br><span class="hljs-keyword">wire</span> [DEEPWID : <span class="hljs-number">0</span>] wr_ptr_exp_cross_trans;<br><span class="hljs-keyword">wire</span> [DEEPWID : <span class="hljs-number">0</span>] rd_ptr_exp_cross_trans;<br><br><span class="hljs-keyword">reg</span> [BITWID-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>] my_memory[DEEP-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>]; <span class="hljs-comment">//使用寄存器作为存储介质</span><br><span class="hljs-keyword">integer</span> ii;<br><br><br><span class="hljs-keyword">assign</span> wr_ptr = wr_ptr_exp[DEEPWID-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>];<br><span class="hljs-keyword">assign</span> rd_ptr = rd_ptr_exp[DEEPWID-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>];<br><br><span class="hljs-comment">//各种状态信号的逻辑</span><br><span class="hljs-keyword">assign</span> wr_num = wr_ptr_exp - rd_ptr_exp_cross_trans;<br><span class="hljs-keyword">assign</span> rd_num = wr_ptr_exp_cross_trans - rd_ptr_exp;<br><br><span class="hljs-keyword">assign</span> full = (wr_num == DEEP) | ((wr_num == DEEP - <span class="hljs-number">1</span>) &amp; wr);<br><span class="hljs-keyword">assign</span> empty = (rd_num == <span class="hljs-number">0</span>) | ((rd_num == <span class="hljs-number">1</span>) &amp; rd);<br><br><span class="hljs-keyword">assign</span> almost_full = (wr_num &gt;= cfg_almost_full) | ((wr_num == cfg_almost_full - <span class="hljs-number">1</span>) &amp; wr);<br><span class="hljs-keyword">assign</span> almost_empty = (rd_num &lt;= cfg_almost_empty) | ((rd_num == cfg_almost_empty + <span class="hljs-number">1</span>) &amp; rd);<br><br><br><span class="hljs-comment">//写地址的跳转</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> wr_clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> wr_rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!wr_rst_n) <span class="hljs-keyword">begin</span><br>        wr_ptr_exp &lt;= &#123;(DEEPWID+<span class="hljs-number">1</span>)&#123;<span class="hljs-number">1&#x27;b0</span>&#125;&#125;;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span>(wr)<span class="hljs-keyword">begin</span><br>        wr_ptr_exp &lt;= wr_ptr_exp + &#123;&#123;(DEEPWID+<span class="hljs-number">1</span>)&#123;<span class="hljs-number">1&#x27;b0</span>&#125;&#125;, <span class="hljs-number">1&#x27;b1</span>&#125;;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><span class="hljs-comment">//读地址的跳转</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> rd_clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rd_rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rd_rst_n) <span class="hljs-keyword">begin</span><br>        rd_ptr_exp &lt;= &#123;(DEEPWID+<span class="hljs-number">1</span>)&#123;<span class="hljs-number">1&#x27;b0</span>&#125;&#125;;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span>(rd)<span class="hljs-keyword">begin</span><br>        rd_ptr_exp &lt;= rd_ptr_exp + &#123;&#123;(DEEPWID+<span class="hljs-number">1</span>)&#123;<span class="hljs-number">1&#x27;b0</span>&#125;&#125;, <span class="hljs-number">1&#x27;b1</span>&#125;;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-comment">//在写时钟域，将写地址转换为格雷码，并将读地址信号引入写时钟域（使用背靠背打拍方式）</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> wr_clk <span class="hljs-keyword">or</span> wr_rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!wr_rst_n) <span class="hljs-keyword">begin</span><br>        wr_ptr_exp_r &lt;= <span class="hljs-number">0</span>;<br>        rd_ptr_exp_cross &lt;= <span class="hljs-number">0</span>;<br>        rd_ptr_exp_cross_r &lt;= <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        wr_ptr_exp_r &lt;= graycode(wr_ptr_exp);<br>        rd_ptr_exp_cross &lt;= rd_ptr_exp_r;<br>        rd_ptr_exp_cross_r &lt;= rd_ptr_exp_cross;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-comment">//在读时钟域，将读地址转换为格雷码，并将写地址信号引入读时钟域（使用背靠背打拍方式）</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> rd_clk <span class="hljs-keyword">or</span> rd_rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rd_rst_n) <span class="hljs-keyword">begin</span><br>        rd_ptr_exp_r &lt;= <span class="hljs-number">0</span>;<br>        wr_ptr_exp_cross &lt;= <span class="hljs-number">0</span>;<br>        wr_ptr_exp_cross_r &lt;= <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        rd_ptr_exp_r &lt;= graycode(rd_ptr_exp);<br>        wr_ptr_exp_cross &lt;= wr_ptr_exp_r;<br>        wr_ptr_exp_cross_r &lt;= wr_ptr_exp_cross;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-comment">//将读写地址解格雷码，转换为各自时钟域可用信号</span><br><span class="hljs-keyword">assign</span> wr_ptr_exp_cross_trans = degraycode(wr_ptr_exp_cross_r);<br><span class="hljs-keyword">assign</span> rd_ptr_exp_cross_trans = degraycode(rd_ptr_exp_cross_r);<br><br><span class="hljs-comment">//将数据存入存储器</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> wr_clk <span class="hljs-keyword">or</span> wr_rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!wr_rst_n) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">for</span> (ii = <span class="hljs-number">0</span>; ii &lt; DEEP; ii = ii + <span class="hljs-number">1</span>)<br>            my_memory[ii] = <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">for</span> (ii = <span class="hljs-number">0</span>; ii &lt; DEEP; ii = ii + <span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>            <span class="hljs-keyword">if</span>(wr &amp; (wr_ptr == ii))<br>                my_memory[ii] = wr_dat;<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-comment">//从存储器中读出数据</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> rd_clk <span class="hljs-keyword">or</span> rd_rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rd_rst_n) <span class="hljs-keyword">begin</span><br>        rd_dat &lt;= <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (rd) <span class="hljs-keyword">begin</span><br>            <span class="hljs-keyword">for</span> (ii = <span class="hljs-number">0</span>; ii &lt; DEEP; ii = ii + <span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>                <span class="hljs-keyword">if</span>(rd_ptr == ii)<br>                    rd_dat &lt;= my_memory[ii];<br>            <span class="hljs-keyword">end</span><br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><span class="hljs-comment">//读数据有效信号，表示是否在读取数据</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> rd_clk <span class="hljs-keyword">or</span> rd_rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rd_rst_n) <span class="hljs-keyword">begin</span><br>        rd_dat_vld &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        rd_dat_vld &lt;= rd;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><br><span class="hljs-comment">//生成格雷码函数</span><br><span class="hljs-keyword">function</span> [DEEPWID : <span class="hljs-number">0</span>] graycode;<br>    <span class="hljs-keyword">input</span> [DEEPWID : <span class="hljs-number">0</span>] val_in;<br>    <span class="hljs-keyword">reg</span> [DEEPWID+<span class="hljs-number">1</span> : <span class="hljs-number">0</span>] val_in_exp;<br>    <span class="hljs-keyword">integer</span> i;<br><br>    <span class="hljs-keyword">begin</span><br>        val_in_exp = &#123;<span class="hljs-number">1&#x27;b0</span>, val_in&#125;;<br>        <span class="hljs-keyword">for</span>(i = <span class="hljs-number">0</span>; i &lt; DEEPWID + <span class="hljs-number">1</span>; i = i + <span class="hljs-number">1</span>)<br>            graycode[i] = val_in_exp[i]^val_in_exp[i+<span class="hljs-number">1</span>]; <span class="hljs-comment">//异或</span><br>    <span class="hljs-keyword">end</span><br>    <br><span class="hljs-keyword">endfunction</span><br><span class="hljs-comment">//解格雷码  </span><br><span class="hljs-keyword">function</span> [DEEPWID : <span class="hljs-number">0</span>] degraycode;<br>    <span class="hljs-keyword">input</span> [DEEPWID : <span class="hljs-number">0</span>] val_in;<br>    <span class="hljs-keyword">reg</span> [DEEPWID + <span class="hljs-number">1</span> : <span class="hljs-number">0</span>] tmp;<br>    <span class="hljs-keyword">integer</span> i;<br><br>    <span class="hljs-keyword">begin</span><br>        tmp = &#123;(DEEPWID + <span class="hljs-number">2</span>)&#123;<span class="hljs-number">1&#x27;b0</span>&#125;&#125;;<br>        <span class="hljs-keyword">for</span>(i = DEEPWID; i &gt;= <span class="hljs-number">0</span>; i = i - <span class="hljs-number">1</span>)<br>            tmp[i] = val_in[i]^tmp[i+<span class="hljs-number">1</span>];<br>        degraycode = tmp[DEEPWID : <span class="hljs-number">0</span>];<br>    <span class="hljs-keyword">end</span><br>    <br><span class="hljs-keyword">endfunction</span><br><br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>



<h2 id="任意深度FIFO"><a href="#任意深度FIFO" class="headerlink" title="任意深度FIFO"></a>任意深度FIFO</h2><p>去掉头和尾</p>
<p><a target="_blank" rel="noopener" href="https://blog.csdn.net/weixin_45243340/article/details/125708056">任意深度同步FIFO设计总结（非2次幂）_任意深度fifo设计-CSDN博客</a></p>
<h2 id="SPRAM"><a href="#SPRAM" class="headerlink" title="SPRAM"></a>SPRAM</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> SPRAM #(<br>        <span class="hljs-comment">// SPRAM output mode</span><br>        <span class="hljs-comment">// 0 : Read first</span><br>        <span class="hljs-comment">// 1 : Write first</span><br>        <span class="hljs-keyword">parameter</span> MODE  = <span class="hljs-number">0</span>,<br>        <span class="hljs-comment">// The width parameter for reading and writing data.</span><br>        <span class="hljs-keyword">parameter</span> WIDTH = <span class="hljs-number">16</span>,<br>        <span class="hljs-comment">// The depth parameter of RAM.</span><br>        <span class="hljs-keyword">parameter</span> DEPTH = <span class="hljs-number">1024</span>,<br>        <span class="hljs-comment">// Delay output</span><br>        <span class="hljs-keyword">parameter</span> DELAY = <span class="hljs-number">0</span><br>    )(<br>        <span class="hljs-comment">// Clock input </span><br>        <span class="hljs-keyword">input</span> <span class="hljs-keyword">wire</span>  clka,          <br>        <span class="hljs-comment">// Enable input active high</span><br>        <span class="hljs-keyword">input</span> <span class="hljs-keyword">wire</span>  ena,      <br>        <span class="hljs-comment">// Write Enable active high </span><br>        <span class="hljs-keyword">input</span> <span class="hljs-keyword">wire</span>  wea,     <br><br>        <span class="hljs-comment">// Address Inputs</span><br>        <span class="hljs-keyword">input</span> <span class="hljs-keyword">wire</span>  [<span class="hljs-built_in">$clog2</span>(DEPTH)-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>]  addra, <br>        <span class="hljs-comment">// Data Inputs</span><br>        <span class="hljs-keyword">input</span> <span class="hljs-keyword">wire</span>  [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>]          dina,   <br>        <span class="hljs-comment">// Data Outputs</span><br>        <span class="hljs-keyword">output</span> <span class="hljs-keyword">wire</span> [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>]          douta  <br>    );<br><br>    <span class="hljs-keyword">reg</span> [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] mem [DEPTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>];<br>    <span class="hljs-keyword">reg</span> [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] douta_buf;<br>    <span class="hljs-keyword">reg</span> [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] o_rdata_delay_reg[DELAY:<span class="hljs-number">0</span>];<br><br>    <span class="hljs-keyword">integer</span> i;<br>    <span class="hljs-keyword">initial</span> <span class="hljs-keyword">begin</span>    <br>        <span class="hljs-keyword">for</span> (i = <span class="hljs-number">0</span>; i &lt; DEPTH; i=i+<span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>            mem[i] &lt;= <span class="hljs-number">0</span>;<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br><br>    <span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clka) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (ena) <span class="hljs-keyword">begin</span><br>            <span class="hljs-keyword">if</span> (wea) <span class="hljs-keyword">begin</span><br>                mem[addra] &lt;= dina;<br>                douta_buf &lt;= MODE ? mem[addra] : dina;<br>            <span class="hljs-keyword">end</span> <br>            <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>                douta_buf &lt;= mem[addra];<br>            <span class="hljs-keyword">end</span><br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br><br>    <span class="hljs-keyword">assign</span> douta = douta_buf;<br><br>    <span class="hljs-comment">// delay read data</span><br>    <span class="hljs-keyword">generate</span><br>        <span class="hljs-keyword">if</span> (DELAY == <span class="hljs-number">0</span>) <span class="hljs-keyword">begin</span><br>            <span class="hljs-keyword">assign</span> douta = douta_buf;<br>        <span class="hljs-keyword">end</span><br>        <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>            <span class="hljs-keyword">for</span> (<span class="hljs-keyword">genvar</span> i = <span class="hljs-number">0</span>; i &lt; DELAY; i = i + <span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>                <span class="hljs-keyword">if</span> (i == <span class="hljs-number">0</span>) <span class="hljs-keyword">begin</span><br>                    <span class="hljs-keyword">always</span>@(<span class="hljs-keyword">posedge</span> clka) <span class="hljs-keyword">begin</span><br>                        o_rdata_delay_reg[i] &lt;= douta_buf;<br>                    <span class="hljs-keyword">end</span><br>                <span class="hljs-keyword">end</span><br>                <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>                    <span class="hljs-keyword">always</span>@(<span class="hljs-keyword">posedge</span> clka) <span class="hljs-keyword">begin</span><br>                        o_rdata_delay_reg[i] &lt;= o_rdata_delay_reg[i-<span class="hljs-number">1</span>];<br>                    <span class="hljs-keyword">end</span><br>                <span class="hljs-keyword">end</span><br>            <span class="hljs-keyword">end</span><br>            <span class="hljs-keyword">assign</span> douta = o_rdata_delay_reg[DELAY-<span class="hljs-number">1</span>];<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">endgenerate</span><br><br><span class="hljs-keyword">endmodule</span><br><br></code></pre></td></tr></table></figure>

<h2 id="SDPRAM"><a href="#SDPRAM" class="headerlink" title="SDPRAM"></a>SDPRAM</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> SDPRAM #(<br>        <span class="hljs-comment">// The depth parameter of RAM.</span><br>        <span class="hljs-keyword">parameter</span> DEPTH = <span class="hljs-number">1024</span>,<br>        <span class="hljs-comment">// The width parameter for reading and writing data.</span><br>        <span class="hljs-keyword">parameter</span> WIDTH = <span class="hljs-number">12</span>,<br>        <span class="hljs-comment">// Delay output</span><br>        <span class="hljs-keyword">parameter</span> DELAY = <span class="hljs-number">0</span>,<br>        <span class="hljs-comment">// do not set by user</span><br>        <span class="hljs-keyword">parameter</span> STEP  = (<span class="hljs-built_in">$clog2</span>(DEPTH) == <span class="hljs-number">0</span>) ? <span class="hljs-number">0</span> : (<span class="hljs-built_in">$clog2</span>(DEPTH) - <span class="hljs-number">1</span>)<br>    ) (<br>        <span class="hljs-comment">// Clock input</span><br>        <span class="hljs-keyword">input</span>      clock,<br>        <span class="hljs-comment">// Synchronous reset with active high</span><br>        <span class="hljs-comment">// When DEPTH == 1; asynchronous reset with active high</span><br>        <span class="hljs-keyword">input</span>      reset,<br><br>        <span class="hljs-comment">// Write enable input, active high.</span><br>        <span class="hljs-keyword">input</span>      wen,  <br>        <span class="hljs-comment">// Read enable input, active high.</span><br>        <span class="hljs-keyword">input</span>      ren,<br><br>        <span class="hljs-comment">// Write input address.</span><br>        <span class="hljs-keyword">input</span>  [STEP:<span class="hljs-number">0</span>] waddr,<br>        <span class="hljs-comment">// Read input address.</span><br>        <span class="hljs-keyword">input</span>  [STEP:<span class="hljs-number">0</span>] raddr,<br><br>        <span class="hljs-comment">// Write input data.</span><br>        <span class="hljs-keyword">input</span>  [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] din,<br>        <span class="hljs-comment">// Read output data.</span><br>        <span class="hljs-keyword">output</span> [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] dout<br>    );<br><br>    <span class="hljs-keyword">reg</span> [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] rdout;<br>    <span class="hljs-keyword">reg</span> [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] o_rdata_delay_reg[DELAY:<span class="hljs-number">0</span>];<br><br>    <span class="hljs-comment">// define ram as array or ip</span><br>    <span class="hljs-keyword">reg</span> [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] ram [DEPTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>];<br>    <span class="hljs-keyword">integer</span> i;<br>    <span class="hljs-keyword">initial</span> <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">for</span>(i=<span class="hljs-number">0</span>; i&lt;DEPTH; i=i+<span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>            ram[i] = <span class="hljs-number">0</span>;<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br>    <br>    <span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clock) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span>(reset) <span class="hljs-keyword">begin</span><br>            rdout &lt;= <span class="hljs-number">0</span>;<br>        <span class="hljs-keyword">end</span><br>        <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>            <span class="hljs-keyword">if</span> (wen) <span class="hljs-keyword">begin</span><br>                ram[waddr] &lt;= din;<br>            <span class="hljs-keyword">end</span><br>            <span class="hljs-keyword">if</span> (ren) <span class="hljs-keyword">begin</span><br>                rdout &lt;= ram[raddr];<br>            <span class="hljs-keyword">end</span><br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br><br><br>    <span class="hljs-comment">// delay read data</span><br>    <span class="hljs-keyword">generate</span><br>        <span class="hljs-keyword">if</span> (DELAY == <span class="hljs-number">0</span>) <span class="hljs-keyword">begin</span><br>            <span class="hljs-keyword">assign</span> dout = rdout;<br>        <span class="hljs-keyword">end</span><br>        <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>            <span class="hljs-keyword">for</span> (<span class="hljs-keyword">genvar</span> i = <span class="hljs-number">0</span>; i &lt; DELAY; i = i + <span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>                <span class="hljs-keyword">if</span> (i == <span class="hljs-number">0</span>) <span class="hljs-keyword">begin</span><br>                    <span class="hljs-keyword">always</span>@(<span class="hljs-keyword">posedge</span> clock) <span class="hljs-keyword">begin</span><br>                        o_rdata_delay_reg[i] &lt;= rdout;<br>                    <span class="hljs-keyword">end</span><br>                <span class="hljs-keyword">end</span><br>                <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>                    <span class="hljs-keyword">always</span>@(<span class="hljs-keyword">posedge</span> clock) <span class="hljs-keyword">begin</span><br>                        o_rdata_delay_reg[i] &lt;= o_rdata_delay_reg[i-<span class="hljs-number">1</span>];<br>                    <span class="hljs-keyword">end</span><br>                <span class="hljs-keyword">end</span><br>            <span class="hljs-keyword">end</span><br>            <span class="hljs-keyword">assign</span> dout = o_rdata_delay_reg[DELAY-<span class="hljs-number">1</span>];<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">endgenerate</span><br><br><span class="hljs-keyword">endmodule</span> <span class="hljs-comment">//</span><br><br></code></pre></td></tr></table></figure>

<h2 id="DPRAM"><a href="#DPRAM" class="headerlink" title="DPRAM"></a>DPRAM</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> DPRAM #(<br>        <span class="hljs-comment">// The width parameter for reading and writing data.</span><br>        <span class="hljs-keyword">parameter</span> WIDTH = <span class="hljs-number">16</span>,<br>        <span class="hljs-comment">// The depth parameter of RAM.</span><br>        <span class="hljs-keyword">parameter</span> DEPTH = <span class="hljs-number">1024</span><br>    ) (<br>        <span class="hljs-comment">// A Port Clock Input</span><br>        <span class="hljs-keyword">input</span>                       clka,<br>        <span class="hljs-comment">// A Port Enable active high</span><br>        <span class="hljs-keyword">input</span>                       ena,<br>        <span class="hljs-comment">// A Port Write Enable active high</span><br>        <span class="hljs-keyword">input</span>                       wea,<br>        <span class="hljs-comment">// A Port Address Inputs</span><br>        <span class="hljs-keyword">input</span> [<span class="hljs-built_in">$clog2</span>(DEPTH)-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>]   addra,<br>        <span class="hljs-comment">// A Port Data Inputs</span><br>        <span class="hljs-keyword">input</span> [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>]           dina,<br>        <span class="hljs-comment">// A Port Data Outputs</span><br>        <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>]      douta,<br><br>        <span class="hljs-comment">// B Port Clock Input</span><br>        <span class="hljs-keyword">input</span>                       clkb,<br>        <span class="hljs-comment">// B Port Enable active high</span><br>        <span class="hljs-keyword">input</span>                       enb,<br>        <span class="hljs-comment">// B Port Write Enable active high</span><br>        <span class="hljs-keyword">input</span>                       web,<br>        <span class="hljs-comment">// B Port Address Inputs</span><br>        <span class="hljs-keyword">input</span> [<span class="hljs-built_in">$clog2</span>(DEPTH)-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>]   addrb,<br>        <span class="hljs-comment">// B Port Data Inputs</span><br>        <span class="hljs-keyword">input</span> [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>]           dinb,<br>        <span class="hljs-comment">// B Port Data Outputs</span><br>        <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>]      doutb<br>    );<br><br>    <span class="hljs-keyword">reg</span> [WIDTH - <span class="hljs-number">1</span> : <span class="hljs-number">0</span>] ram [DEPTH - <span class="hljs-number">1</span> : <span class="hljs-number">0</span>];<br>    <span class="hljs-keyword">integer</span> i;<br>    <span class="hljs-keyword">initial</span> <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">for</span>(i=<span class="hljs-number">0</span>;i&lt;DEPTH;i=i+<span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>            ram[i] &lt;= <span class="hljs-number">0</span>;<br>        <span class="hljs-keyword">end</span><br>        douta &lt;= <span class="hljs-number">0</span>;<br>        doutb &lt;= <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span><br><br>    <span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clka) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (ena) <span class="hljs-keyword">begin</span><br>            <span class="hljs-keyword">if</span> (wea) <span class="hljs-keyword">begin</span><br>                ram[addra] &lt;= dina;<br>            <span class="hljs-keyword">end</span><br>            douta &lt;= ram[addra];<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br><br>    <span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clkb) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (enb) <span class="hljs-keyword">begin</span><br>            <span class="hljs-keyword">if</span> (web) <span class="hljs-keyword">begin</span><br>                ram[addrb] &lt;= dinb;<br>            <span class="hljs-keyword">end</span><br>            doutb &lt;= ram[addrb];<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br>    <br><span class="hljs-keyword">endmodule</span><br><br></code></pre></td></tr></table></figure>

<h2 id="移位寄存器"><a href="#移位寄存器" class="headerlink" title="移位寄存器"></a>移位寄存器</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> shift_reg #(<br>    <span class="hljs-keyword">parameter</span> DATA_WIDTH = <span class="hljs-number">16</span>,<br>    <span class="hljs-keyword">parameter</span> DELAY = <span class="hljs-number">0</span>  <span class="hljs-comment">// 延迟拍数</span><br>)(<br>    <span class="hljs-keyword">input</span> clk,<br>    <span class="hljs-keyword">input</span> rst,<br>    <span class="hljs-keyword">input</span>  <span class="hljs-keyword">signed</span> [DATA_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] din,<br>    <span class="hljs-keyword">output</span> <span class="hljs-keyword">signed</span> [DATA_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] dout<br>);<br><br>    <span class="hljs-comment">// 移位寄存器数组</span><br>    <span class="hljs-keyword">reg</span> <span class="hljs-keyword">signed</span> [DATA_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] shift_reg [<span class="hljs-number">0</span>:DELAY-<span class="hljs-number">1</span>];<br><br>    <span class="hljs-keyword">integer</span> i;<br><br>    <span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">posedge</span> rst) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (rst) <span class="hljs-keyword">begin</span><br>            <span class="hljs-keyword">for</span> (i = <span class="hljs-number">0</span>; i &lt; DELAY; i = i + <span class="hljs-number">1</span>)<br>                shift_reg[i] &lt;= <span class="hljs-number">0</span>;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>            <span class="hljs-keyword">if</span> (DELAY &gt; <span class="hljs-number">0</span>) <span class="hljs-keyword">begin</span><br>                shift_reg[<span class="hljs-number">0</span>] &lt;= din;<br>                <span class="hljs-keyword">for</span> (i = <span class="hljs-number">1</span>; i &lt; DELAY; i = i + <span class="hljs-number">1</span>)<br>                    shift_reg[i] &lt;= shift_reg[i-<span class="hljs-number">1</span>];<br>            <span class="hljs-keyword">end</span><br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br><br>    <span class="hljs-keyword">assign</span> dout = (DELAY == <span class="hljs-number">0</span>) ? din : shift_reg[DELAY-<span class="hljs-number">1</span>];<br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>

<h2 id="加法器"><a href="#加法器" class="headerlink" title="加法器"></a>加法器</h2><p>通过简单基本门电路设计，给出真值表</p>
<h3 id="半加器"><a href="#半加器" class="headerlink" title="半加器"></a>半加器</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> add_half(<br>   <span class="hljs-keyword">input</span>                A   ,<br>   <span class="hljs-keyword">input</span>                B   ,<br> <br>   <span class="hljs-keyword">output</span>   <span class="hljs-keyword">wire</span>        S   ,<br>   <span class="hljs-keyword">output</span>   <span class="hljs-keyword">wire</span>        C   <br>);<br><br><span class="hljs-keyword">assign</span> S = A ^ B;<br><span class="hljs-keyword">assign</span> C = A &amp; B;<br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>

<h3 id="全加器"><a href="#全加器" class="headerlink" title="全加器"></a>全加器</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> add_half(<br>   <span class="hljs-keyword">input</span>                A   ,<br>   <span class="hljs-keyword">input</span>                B   ,<br>   <span class="hljs-keyword">input</span>                Cin ,<br> <br>   <span class="hljs-keyword">output</span>   <span class="hljs-keyword">wire</span>        S   ,<br>   <span class="hljs-keyword">output</span>   <span class="hljs-keyword">wire</span>        C   <br>);<br><br><span class="hljs-keyword">assign</span> S = A ^ B ^ Cin;<br><span class="hljs-keyword">assign</span> C = (A ^ B) &amp; Cin | (A &amp; B);<br><span class="hljs-keyword">endmodule</span><br><br><span class="hljs-comment">//使用半加器实现</span><br><span class="hljs-keyword">module</span> add_full(<br>   <span class="hljs-keyword">input</span>                A   ,<br>   <span class="hljs-keyword">input</span>                B   ,<br>   <span class="hljs-keyword">input</span>                Ci  , <br><br>   <span class="hljs-keyword">output</span>	<span class="hljs-keyword">wire</span>        S   ,<br>   <span class="hljs-keyword">output</span>   <span class="hljs-keyword">wire</span>        Co   <br>);<br><br><span class="hljs-keyword">wire</span> S0;<br><span class="hljs-keyword">wire</span> C0;<br><span class="hljs-keyword">wire</span> C1;<br>add_half u_add_half_0(<br>    <span class="hljs-variable">.A</span>(A),<br>    <span class="hljs-variable">.B</span>(B),<br>    <span class="hljs-variable">.S</span>(S0),<br>    <span class="hljs-variable">.C</span>(C0)<br>);<br><br>add_half u_add_half_1(<br>    <span class="hljs-variable">.A</span>(Ci),<br>    <span class="hljs-variable">.B</span>(S0),<br>    <span class="hljs-variable">.S</span>(S),<br>    <span class="hljs-variable">.C</span>(C1)<br>);<br><br><span class="hljs-keyword">assign</span> Co = C0 | C1;<br><br><span class="hljs-keyword">endmodule</span><br><br><br></code></pre></td></tr></table></figure>

<h3 id="串行进位加法器"><a href="#串行进位加法器" class="headerlink" title="串行进位加法器"></a>串行进位加法器</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-comment">//串行进位加法器的缺点是，第i位的计算，必须等待第i-1位进位的产生</span><br><span class="hljs-keyword">module</span> add_4(<br>   <span class="hljs-keyword">input</span>         [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>]  A   ,<br>   <span class="hljs-keyword">input</span>         [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>]  B   ,<br>   <span class="hljs-keyword">input</span>                Ci  , <br><br>   <span class="hljs-keyword">output</span>	<span class="hljs-keyword">wire</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>]  S   ,<br>   <span class="hljs-keyword">output</span>   <span class="hljs-keyword">wire</span>        Co   <br>);<br><br><br><span class="hljs-keyword">genvar</span> i;<br><span class="hljs-keyword">wire</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] Coreg;<br><br><span class="hljs-keyword">generate</span><br>    <span class="hljs-keyword">for</span> (i = <span class="hljs-number">0</span>; i &lt; <span class="hljs-number">4</span>; i = i + <span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span>(i == <span class="hljs-number">0</span>) <span class="hljs-keyword">begin</span><br>            add_full u_add_full_0(<br>                <span class="hljs-variable">.A</span>(A[i]),<br>                <span class="hljs-variable">.B</span>(B[i]),<br>                <span class="hljs-variable">.Ci</span>(Ci),<br>                <span class="hljs-variable">.S</span>(S[i]),<br>                <span class="hljs-variable">.Co</span>(Coreg[i])<br>            );<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>            add_full u_add_full_1(<br>                <span class="hljs-variable">.A</span>(A[i]),<br>                <span class="hljs-variable">.B</span>(B[i]),<br>                <span class="hljs-variable">.Ci</span>(Coreg[i-<span class="hljs-number">1</span>]),<br>                <span class="hljs-variable">.S</span>(S[i]),<br>                <span class="hljs-variable">.Co</span>(Coreg[i])<br>            );<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">endgenerate</span><br><br><span class="hljs-keyword">assign</span> Co = Coreg[<span class="hljs-number">3</span>];<br><br></code></pre></td></tr></table></figure>

<h3 id="超前进位加法器"><a href="#超前进位加法器" class="headerlink" title="超前进位加法器"></a>超前进位加法器</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> huawei8<span class="hljs-comment">//四位超前进位加法器</span><br>(<br>	<span class="hljs-keyword">input</span> <span class="hljs-keyword">wire</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>]A,<br>	<span class="hljs-keyword">input</span> <span class="hljs-keyword">wire</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>]B,<br>	<span class="hljs-keyword">output</span> <span class="hljs-keyword">wire</span> [<span class="hljs-number">4</span>:<span class="hljs-number">0</span>]OUT<br>);<br><br><span class="hljs-comment">//*************code***********//</span><br><br><span class="hljs-keyword">genvar</span> i;<br><br><span class="hljs-keyword">wire</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] f_reg;<br><span class="hljs-keyword">wire</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] p_reg;<br><span class="hljs-keyword">wire</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] g_reg;<br><span class="hljs-keyword">wire</span> [<span class="hljs-number">4</span>:<span class="hljs-number">1</span>] Ci;<br><span class="hljs-keyword">wire</span> Gm;<br><span class="hljs-keyword">wire</span> Pm;<br><br><span class="hljs-keyword">assign</span> OUT = &#123;Ci[<span class="hljs-number">4</span>], f_reg&#125;;<br><br><span class="hljs-keyword">generate</span>  <br>	<span class="hljs-keyword">for</span> (i = <span class="hljs-number">0</span>; i &lt; <span class="hljs-number">4</span>; i = i + <span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>		<span class="hljs-keyword">if</span> (i == <span class="hljs-number">0</span>)<br>			Add1 u_Add1_0(<br>				<span class="hljs-variable">.a</span>(A[i]),<br>				<span class="hljs-variable">.b</span>(B[i]),<br>				<span class="hljs-variable">.C_in</span>(<span class="hljs-number">1&#x27;b0</span>),<br>				<span class="hljs-variable">.f</span>(f_reg[i]),<br>				<span class="hljs-variable">.p</span>(p_reg[i]),<br>				<span class="hljs-variable">.g</span>(g_reg[i])<br>			);<br>		<span class="hljs-keyword">else</span><br>			Add1 u_Add1_0(<br>				<span class="hljs-variable">.a</span>(A[i]),<br>				<span class="hljs-variable">.b</span>(B[i]),<br>				<span class="hljs-variable">.C_in</span>(Ci[i]),<br>				<span class="hljs-variable">.f</span>(f_reg[i]),<br>				<span class="hljs-variable">.p</span>(p_reg[i]),<br>				<span class="hljs-variable">.g</span>(g_reg[i])<br>			);<br>	<span class="hljs-keyword">end</span><br>	<br><span class="hljs-keyword">endgenerate</span><br><br>CLA_4 u_CLA_4(<br>	<span class="hljs-variable">.P</span>(p_reg),<br>	<span class="hljs-variable">.G</span>(g_reg),<br>	<span class="hljs-variable">.C_in</span>(<span class="hljs-number">1&#x27;b0</span>),<br>	<span class="hljs-variable">.Ci</span>(Ci),<br>	<span class="hljs-variable">.Gm</span>(Gm),<br>	<span class="hljs-variable">.Pm</span>(Pm)<br>);<br><br><span class="hljs-comment">//*************code***********//</span><br><span class="hljs-keyword">endmodule</span><br><br><br><br><span class="hljs-comment">//////////////下面是两个子模块////////</span><br><span class="hljs-comment">//半加器</span><br><span class="hljs-keyword">module</span> Add1<br>(<br>		<span class="hljs-keyword">input</span> a,<br>		<span class="hljs-keyword">input</span> b,<br>		<span class="hljs-keyword">input</span> C_in,<br>		<span class="hljs-keyword">output</span> f,<br>		<span class="hljs-keyword">output</span> g,<br>		<span class="hljs-keyword">output</span> p<br>		);<br><br><span class="hljs-keyword">assign</span> p = a ^ b;<br><span class="hljs-keyword">assign</span> g = a &amp; b;<br><span class="hljs-keyword">assign</span> f = p ^ C_in;<br><br><br><span class="hljs-keyword">endmodule</span><br><br><span class="hljs-keyword">module</span> CLA_4(<br>		<span class="hljs-keyword">input</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>]P,<br>		<span class="hljs-keyword">input</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>]G,<br>		<span class="hljs-keyword">input</span> C_in,<br>		<span class="hljs-keyword">output</span> [<span class="hljs-number">4</span>:<span class="hljs-number">1</span>]Ci,<br>		<span class="hljs-keyword">output</span> Gm,<br>		<span class="hljs-keyword">output</span> Pm<br>	);<br><br><span class="hljs-keyword">genvar</span> i;<br><br><span class="hljs-keyword">generate</span>  <br>	<span class="hljs-keyword">for</span> (i = <span class="hljs-number">1</span>; i &lt; <span class="hljs-number">5</span>; i = i + <span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br><br>		<span class="hljs-keyword">if</span>(i == <span class="hljs-number">1</span>) <br>			<span class="hljs-keyword">assign</span> Ci[i] = G[i-<span class="hljs-number">1</span>] | (C_in &amp; P[i-<span class="hljs-number">1</span>]);<br>		<span class="hljs-keyword">else</span><br>			<span class="hljs-keyword">assign</span> Ci[i] = G[i-<span class="hljs-number">1</span>] | (Ci[i-<span class="hljs-number">1</span>] &amp; P[i-<span class="hljs-number">1</span>]);<br>	<span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">endgenerate</span><br><br><span class="hljs-keyword">assign</span> Gm = Ci[<span class="hljs-number">4</span>];<br><span class="hljs-keyword">assign</span> Pm = Ci[<span class="hljs-number">4</span>];<br><br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>



<p><a target="_blank" rel="noopener" href="https://blog.csdn.net/vivid117/article/details/91980665">数字电路基础知识(四) 加法器-半加器、全加器与超前进位加法器-CSDN博客</a></p>
<h2 id="并转串电路"><a href="#并转串电路" class="headerlink" title="并转串电路"></a>并转串电路</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> huawei5(<br>	<span class="hljs-keyword">input</span> <span class="hljs-keyword">wire</span> clk  ,<br>	<span class="hljs-keyword">input</span> <span class="hljs-keyword">wire</span> rst  ,<br>	<span class="hljs-keyword">input</span> <span class="hljs-keyword">wire</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>]d ,<br>	<span class="hljs-keyword">output</span> <span class="hljs-keyword">wire</span> valid_in ,<br>	<span class="hljs-keyword">output</span> <span class="hljs-keyword">wire</span> dout<br>	);<br><br><span class="hljs-comment">//*************code***********//</span><br><span class="hljs-comment">//valid_in 表示输入有效, d 信号输入, dout 信号输出</span><br><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] cnt;<br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span>(!rst) <span class="hljs-keyword">begin</span> <br>		cnt &lt;= <span class="hljs-number">2&#x27;b00</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cnt &lt; <span class="hljs-number">4</span>) <span class="hljs-keyword">begin</span><br>		cnt &lt;= cnt + <span class="hljs-number">1&#x27;b1</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>		cnt &lt;= <span class="hljs-number">2&#x27;b00</span>;<br>	<span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] tmp;<br><span class="hljs-keyword">reg</span> valid_in_reg;<br>    <br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span>(!rst) <span class="hljs-keyword">begin</span> <br>		tmp &lt;= <span class="hljs-number">4&#x27;b0</span>;<br>		valid_in_reg &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cnt == <span class="hljs-number">3</span>)<span class="hljs-keyword">begin</span><br>		tmp &lt;= d;<br>		valid_in_reg &lt;= <span class="hljs-number">1&#x27;b1</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>		tmp &lt;= tmp &lt;&lt; <span class="hljs-number">1</span>;<br>		valid_in_reg &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">assign</span> dout = tmp[<span class="hljs-number">3</span>];<br><span class="hljs-keyword">assign</span> valid_in = valid_in_reg;<br><span class="hljs-comment">//*************code***********//</span><br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>



<h2 id="串转并电路"><a href="#串转并电路" class="headerlink" title="串转并电路"></a>串转并电路</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-comment">//带有握手信号，需要验证</span><br><span class="hljs-keyword">module</span> chuanzhuanbing  (<br>    <span class="hljs-keyword">input</span> clk,<br>    <span class="hljs-keyword">input</span> rst_n,<br>    <span class="hljs-keyword">input</span> data_a,<br>    <span class="hljs-keyword">input</span> valid_a,<br>    <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> valid_b,<br>    <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] data_b<br>); <br><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] cnt;<br>    <br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>        cnt &lt;= <span class="hljs-number">2&#x27;b00</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (valid_a) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (cnt &lt; <span class="hljs-number">2&#x27;b11</span>) <span class="hljs-keyword">begin</span><br>            cnt &lt;= cnt + <span class="hljs-number">2&#x27;b01</span>;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>            cnt &lt;= <span class="hljs-number">2&#x27;b00</span>;<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] data_b_reg;<br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>        data_b_reg &lt;= <span class="hljs-number">4&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (valid_a &amp; (cnt &lt;= <span class="hljs-number">2&#x27;b11</span>)) <span class="hljs-keyword">begin</span><br>        data_b_reg &lt;= &#123;data_b_reg[<span class="hljs-number">3</span>:<span class="hljs-number">1</span>], data_a&#125;;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>        data_b &lt;= <span class="hljs-number">4&#x27;b0</span>;<br>        valid_b &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (valid_a &amp; (cnt == <span class="hljs-number">2&#x27;b11</span>)) <span class="hljs-keyword">begin</span><br>        data_b &lt;= data_b_reg;<br>        valid_b &lt;= <span class="hljs-number">1&#x27;b1</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        valid_b &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>



<h2 id="无毛刺时钟切换电路"><a href="#无毛刺时钟切换电路" class="headerlink" title="无毛刺时钟切换电路"></a>无毛刺时钟切换电路</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-comment">//详细见书</span><br><span class="hljs-comment">//本题中两个时钟属于同频时钟，因此没有跨时钟同步的操作，完整的电路，应该对sel信号进行同步</span><br><span class="hljs-keyword">module</span> huawei6(<br>	<span class="hljs-keyword">input</span> <span class="hljs-keyword">wire</span> clk0  ,<br>	<span class="hljs-keyword">input</span> <span class="hljs-keyword">wire</span> clk1  ,<br>	<span class="hljs-keyword">input</span> <span class="hljs-keyword">wire</span> rst  ,<br>	<span class="hljs-keyword">input</span> <span class="hljs-keyword">wire</span> sel ,<br>	<span class="hljs-keyword">output</span>  clk_out<br>);<br><span class="hljs-comment">//*************code***********//</span><br><br><br><span class="hljs-keyword">wire</span> a1o;<br><span class="hljs-keyword">wire</span> a2o;<br><span class="hljs-keyword">reg</span> a1o_sync;<br><br><span class="hljs-keyword">assign</span> a1o = (~sel) &amp; (~a3o_sync);<br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">negedge</span> clk0 <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span>(!rst) <span class="hljs-keyword">begin</span> <br>		a1o_sync &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>		a1o_sync &lt;= a1o;<br>	<span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">assign</span> a2o = a1o_sync &amp; clk0;<br><br><br><span class="hljs-keyword">wire</span> a3o;<br><span class="hljs-keyword">wire</span> a4o;<br><span class="hljs-keyword">reg</span> a3o_sync;<br><br><span class="hljs-keyword">assign</span> a3o = sel &amp; (~a1o_sync);<br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">negedge</span> clk1 <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span>(!rst) <span class="hljs-keyword">begin</span> <br>		a3o_sync &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br><br>		a3o_sync &lt;= a3o;<br>	<span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">assign</span> a4o = a3o_sync &amp; clk1;<br><br><span class="hljs-keyword">assign</span> clk_out = a2o | a4o;<br><br><span class="hljs-comment">//*************code***********//</span><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>

<h2 id="4bit乘法器"><a href="#4bit乘法器" class="headerlink" title="4bit乘法器"></a>4bit乘法器</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-comment">//使用的方法是，先求部分积，然后累加的方法</span><br><span class="hljs-keyword">module</span> calculation(<br>	<span class="hljs-keyword">input</span> clk,<br>	<span class="hljs-keyword">input</span> rst_n,<br>	<span class="hljs-keyword">input</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] a,<br>	<span class="hljs-keyword">input</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] b,<br>	<span class="hljs-keyword">output</span> [<span class="hljs-number">8</span>:<span class="hljs-number">0</span>] c<br>	);<br><span class="hljs-keyword">wire</span>    [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>]   pro0,pro1;<br> <br>mult_4  u0<br>(<br>    <span class="hljs-variable">.clk</span>    (clk),<br>    <span class="hljs-variable">.rst_n</span>  (rst_n),<br>    <span class="hljs-variable">.data_a</span> (<span class="hljs-number">4&#x27;d12</span>),<br>    <span class="hljs-variable">.data_b</span> (a),<br> <br>    <span class="hljs-variable">.prod</span>   (pro0)<br>);<br> <br> <br>mult_4  u1<br>(<br>    <span class="hljs-variable">.clk</span>    (clk),<br>    <span class="hljs-variable">.rst_n</span>  (rst_n),<br>    <span class="hljs-variable">.data_a</span> (<span class="hljs-number">4&#x27;d5</span>),<br>    <span class="hljs-variable">.data_b</span> (b),<br> <br>    <span class="hljs-variable">.prod</span>   (pro1)<br>);<br> <br><span class="hljs-keyword">assign</span>  c = pro0 + pro1;<br> <br><span class="hljs-keyword">endmodule</span><br> <br> <br> <br><span class="hljs-keyword">module</span>  mult_4<br>(<br><span class="hljs-keyword">input</span>   <span class="hljs-keyword">wire</span>    clk ,<br><span class="hljs-keyword">input</span>   <span class="hljs-keyword">wire</span>    rst_n,<br><span class="hljs-keyword">input</span>   <span class="hljs-keyword">wire</span>    [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>]   data_a,<br><span class="hljs-keyword">input</span>   <span class="hljs-keyword">wire</span>    [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>]   data_b,<br> <br><span class="hljs-keyword">output</span>  <span class="hljs-keyword">reg</span>     [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>]   prod<br>);<br><span class="hljs-keyword">reg</span>     [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>]   mul0,mul1,mul2,mul3;<br> <br><span class="hljs-keyword">always</span>@(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n)<br>    <span class="hljs-keyword">if</span>(!rst_n)<br>        <span class="hljs-keyword">begin</span><br>            mul0    &lt;=  <span class="hljs-number">4&#x27;d0</span>;<br>            mul1    &lt;=  <span class="hljs-number">4&#x27;d0</span>;<br>            mul2    &lt;=  <span class="hljs-number">4&#x27;d0</span>;<br>            mul3    &lt;=  <span class="hljs-number">4&#x27;d0</span>;<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">else</span><br>        <span class="hljs-keyword">begin</span><br>            mul0    &lt;=   data_b[<span class="hljs-number">0</span>]?  data_a:<span class="hljs-number">0</span>;<br>            mul1    &lt;=   data_b[<span class="hljs-number">1</span>]?  data_a:<span class="hljs-number">0</span>;<br>            mul2    &lt;=   data_b[<span class="hljs-number">2</span>]?  data_a:<span class="hljs-number">0</span>;<br>            mul3    &lt;=   data_b[<span class="hljs-number">3</span>]?  data_a:<span class="hljs-number">0</span>;<br>        <span class="hljs-keyword">end</span><br><span class="hljs-keyword">always</span>@(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n)<br>    <span class="hljs-keyword">if</span>(!rst_n)<br>        prod    &lt;=   <span class="hljs-number">8&#x27;d0</span>;<br>    <span class="hljs-keyword">else</span><br>        prod    &lt;=   mul0 + (mul1 &lt;&lt;<span class="hljs-number">1</span>) + (mul2 &lt;&lt;<span class="hljs-number">2</span>) + (mul3 &lt;&lt;<span class="hljs-number">3</span>);<br> <br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>

<h2 id="浮点乘法器"><a href="#浮点乘法器" class="headerlink" title="浮点乘法器"></a>浮点乘法器</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><br><span class="hljs-keyword">module</span> Mul #(<br>    <span class="hljs-keyword">parameter</span> N = <span class="hljs-number">32</span><br>) (<br>    <span class="hljs-keyword">input</span> clk,<br>    <span class="hljs-keyword">input</span> rst,<br>    <span class="hljs-keyword">input</span> [N-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] float_x,<br>    <span class="hljs-keyword">input</span> [N-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] float_y,<br>    <span class="hljs-keyword">input</span> round_cfg,<br>    <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> [N-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] result,<br>    <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> overflow_flag,<br>    <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> underflow_flag<br>);<br><br><span class="hljs-comment">//Unpack</span><br><span class="hljs-keyword">reg</span> sign_x, sign_y;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">8</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] exponent_x, exponent_y;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">24</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] significand_x, significand_y;<br><br><br><span class="hljs-comment">//First-order</span><br><span class="hljs-keyword">wire</span> ff_sign;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">10</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] ff_exponent;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">48</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] ff_significand;<br><br><span class="hljs-keyword">reg</span> ff_sign_reg;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">10</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] ff_exponent_reg;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">48</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] ff_significand_reg;<br><br><span class="hljs-comment">//Second-order</span><br><span class="hljs-keyword">wire</span> sf_sign;<br><span class="hljs-keyword">wire</span> [<span class="hljs-number">8</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] sf_exponent;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">23</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] sf_significand;<br><br><span class="hljs-keyword">reg</span> sf_sign_reg;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">8</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] sf_exponent_reg;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">23</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] sf_significand_reg;<br><br><br><span class="hljs-comment">//Unpack</span><br><span class="hljs-keyword">always</span> @(*) <span class="hljs-keyword">begin</span><br>        sign_x &lt;= float_x[<span class="hljs-number">31</span>];<br>        exponent_x &lt;= float_x[<span class="hljs-number">30</span>:<span class="hljs-number">23</span>];<br>        significand_x &lt;= &#123;<span class="hljs-number">1&#x27;b1</span>, float_x[<span class="hljs-number">22</span>:<span class="hljs-number">0</span>]&#125;;<br>        sign_y &lt;= float_y[<span class="hljs-number">31</span>];<br>        exponent_y &lt;= float_y[<span class="hljs-number">30</span>:<span class="hljs-number">23</span>];<br>        significand_y &lt;= &#123;<span class="hljs-number">1&#x27;b1</span>, float_y[<span class="hljs-number">22</span>:<span class="hljs-number">0</span>]&#125;;<br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">wire</span> Zero_flag;<br><span class="hljs-comment">//X=0 or Y=0 ?</span><br><span class="hljs-keyword">assign</span> Zero_flag = float_x[<span class="hljs-number">30</span>:<span class="hljs-number">0</span>] == <span class="hljs-number">0</span> | float_y[<span class="hljs-number">30</span>:<span class="hljs-number">0</span>] == <span class="hljs-number">0</span> ? <span class="hljs-number">1</span> : <span class="hljs-number">0</span>;<br><br><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">10</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] biasComplement = <span class="hljs-number">10&#x27;b11_1000_0001</span>;<span class="hljs-comment">//-127</span><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">10</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] biasSource = <span class="hljs-number">10&#x27;b00_0111_1111</span>;<span class="hljs-comment">//127</span><br><br><span class="hljs-keyword">wire</span> [<span class="hljs-number">10</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] temp_x;<br><span class="hljs-keyword">wire</span> [<span class="hljs-number">10</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] temp_y;<br><br><span class="hljs-comment">//sign bit extension</span><br><span class="hljs-keyword">assign</span> temp_x = &#123;<span class="hljs-number">2&#x27;b00</span>, exponent_x&#125; + biasComplement; <br><span class="hljs-keyword">assign</span> temp_y = &#123;<span class="hljs-number">2&#x27;b00</span>, exponent_y&#125; + biasComplement; <br><br><span class="hljs-comment">//assign ff_exponent = temp_x + temp_y;</span><br><span class="hljs-keyword">always</span> @(*) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!Zero_flag) <span class="hljs-keyword">begin</span><br>        ff_exponent = temp_x + temp_y;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        ff_exponent = <span class="hljs-number">10&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @(*) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!Zero_flag) <span class="hljs-keyword">begin</span><br>        ff_significand = significand_x * significand_y;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        ff_significand = <span class="hljs-number">48&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">assign</span> ff_sign = sign_x ^ sign_y;<br><br><span class="hljs-comment">//First-order flow</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst) <span class="hljs-keyword">begin</span><br>        ff_sign_reg &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>        ff_exponent_reg &lt;= <span class="hljs-number">10&#x27;b0</span>;<br>        ff_significand_reg &lt;= <span class="hljs-number">48&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        ff_sign_reg &lt;= ff_sign;<br>        ff_exponent_reg &lt;= ff_exponent;<br>        ff_significand_reg &lt;= ff_significand;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><br><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">48</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] Norm;<br><span class="hljs-keyword">reg</span> shift_flag;<br><span class="hljs-comment">//Normalize</span><br><span class="hljs-keyword">always</span> @(*) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (ff_significand_reg != <span class="hljs-number">0</span>) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (ff_significand_reg[<span class="hljs-number">47</span>] == <span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>            shift_flag = <span class="hljs-number">1</span>;<br>            Norm = ff_significand_reg &gt;&gt; <span class="hljs-number">1</span>;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>            shift_flag = <span class="hljs-number">0</span>;<br>            Norm = ff_significand_reg;<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        Norm = <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-comment">//Round</span><br><span class="hljs-keyword">always</span> @(*) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (Norm != <span class="hljs-number">0</span>) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (round_cfg) <span class="hljs-keyword">begin</span><br>            sf_significand = Norm[<span class="hljs-number">45</span>:<span class="hljs-number">23</span>] + Norm[<span class="hljs-number">22</span>] * <span class="hljs-number">1&#x27;b1</span>;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>            sf_significand = Norm[<span class="hljs-number">45</span>:<span class="hljs-number">23</span>];<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        sf_significand = <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">10</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] temp_result;<br><span class="hljs-comment">//Adjust exponent</span><br><span class="hljs-keyword">always</span> @(*) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (ff_exponent_reg != <span class="hljs-number">0</span>) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (shift_flag) <span class="hljs-keyword">begin</span><br>            temp_result = ff_exponent_reg + <span class="hljs-number">1</span> + biasSource;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>            temp_result = ff_exponent_reg + biasSource;<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        temp_result = <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-comment">//Overflow or Underflow judgment</span><br><span class="hljs-keyword">reg</span> overflow_flag_reg;<br><span class="hljs-keyword">reg</span> underflow_flag_reg;<br><span class="hljs-keyword">always</span> @(*) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (temp_result != <span class="hljs-number">0</span>) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (temp_result[<span class="hljs-number">9</span>] == <span class="hljs-number">1&#x27;b1</span>) <span class="hljs-keyword">begin</span><br>            overflow_flag_reg = <span class="hljs-number">0</span>;<br>            underflow_flag_reg = <span class="hljs-number">1</span>;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (temp_result[<span class="hljs-number">9</span>:<span class="hljs-number">8</span>] == <span class="hljs-number">2&#x27;b01</span>)<span class="hljs-keyword">begin</span><br>            overflow_flag_reg = <span class="hljs-number">1</span>;<br>            underflow_flag_reg = <span class="hljs-number">0</span>;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>            overflow_flag_reg = <span class="hljs-number">0</span>;<br>            underflow_flag_reg = <span class="hljs-number">0</span>;<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        overflow_flag_reg = <span class="hljs-number">0</span>;<br>        underflow_flag_reg = <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">assign</span> sf_exponent = temp_result[<span class="hljs-number">7</span>:<span class="hljs-number">0</span>];<br><br><span class="hljs-keyword">assign</span> sf_sign = ff_sign_reg;<br><br><span class="hljs-comment">////Second-order flow</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst) <span class="hljs-keyword">begin</span><br>        sf_sign_reg &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>        sf_exponent_reg &lt;= <span class="hljs-number">8&#x27;b0</span>;<br>        sf_significand_reg &lt;= <span class="hljs-number">23&#x27;b0</span>;<br>        overflow_flag &lt;= <span class="hljs-number">0</span>;<br>        underflow_flag &lt;= <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        sf_sign_reg = sf_sign;<br>        sf_exponent_reg = sf_exponent;<br>        sf_significand_reg = sf_significand;  <br>        overflow_flag &lt;= overflow_flag_reg;<br>        underflow_flag &lt;= underflow_flag_reg;      <br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-comment">//Pack</span><br><span class="hljs-keyword">always</span> @(*) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span>(overflow_flag) <span class="hljs-keyword">begin</span><br>        result = &#123;sf_sign_reg, <span class="hljs-number">8&#x27;b1111_1111</span>, <span class="hljs-number">23&#x27;b0</span>&#125;;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span>(underflow_flag) <span class="hljs-keyword">begin</span><br>        result = &#123;sf_sign_reg, <span class="hljs-number">8&#x27;b1111_1111</span>, <span class="hljs-number">23&#x27;b0</span>&#125;;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        result = &#123;sf_sign_reg, sf_exponent_reg, sf_significand_reg&#125;;        <br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">endmodule</span><br><br></code></pre></td></tr></table></figure>

<h2 id="浮点加法器"><a href="#浮点加法器" class="headerlink" title="浮点加法器"></a>浮点加法器</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br><span class="line">256</span><br><span class="line">257</span><br><span class="line">258</span><br><span class="line">259</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> FP_Add #(<br>    <span class="hljs-keyword">parameter</span> DATA_WIDTH = <span class="hljs-number">32</span>,<br>    <span class="hljs-keyword">parameter</span> EXP_WIDTH = <span class="hljs-number">8</span>,<br>    <span class="hljs-keyword">parameter</span> SIGN_WIDTH = <span class="hljs-number">23</span><br>) (<br>    <span class="hljs-keyword">input</span> clk,<br>    <span class="hljs-keyword">input</span> rst,<br>    <span class="hljs-keyword">input</span> [DATA_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] float_x,<br>    <span class="hljs-keyword">input</span> [DATA_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] float_y,<br>    <span class="hljs-keyword">input</span> round_cfg,<br>    <span class="hljs-keyword">input</span> valid_in,<br>    <span class="hljs-keyword">output</span> valid_out,<br>    <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> [DATA_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] result,<br>    <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> overflow_flag,<br>    <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> underflow_flag<br>);<br><br><span class="hljs-comment">//reg [8-1:0] biasComplement = 8&#x27;b1000_0001;//-127</span><br><span class="hljs-comment">//reg [8-1:0] biasSource = 8&#x27;b0111_1111;//127</span><br><br><span class="hljs-comment">// Unpack stage</span><br><span class="hljs-keyword">reg</span> sign_x, sign_y;<br><span class="hljs-keyword">reg</span> [EXP_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] exponent_x, exponent_y;<br><span class="hljs-keyword">reg</span> [SIGN_WIDTH+<span class="hljs-number">1</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] significand_x, significand_y;<br><br><span class="hljs-comment">// First-stage outputs</span><br><span class="hljs-keyword">wire</span> ff_sign;<br><span class="hljs-keyword">wire</span> [EXP_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] ff_larger_exp;<br><span class="hljs-keyword">wire</span> [SIGN_WIDTH+<span class="hljs-number">1</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] ff_aligned_sig_smaller, ff_original_sig_larger;<br><span class="hljs-keyword">wire</span> ff_swap;<br><br><span class="hljs-comment">// First-stage outputs</span><br><span class="hljs-keyword">reg</span> ff_sign_reg;<br><span class="hljs-keyword">reg</span> [EXP_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] ff_exponent_reg;<br><span class="hljs-keyword">reg</span> [SIGN_WIDTH+<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] ff_significand_reg;<br><span class="hljs-keyword">reg</span> ff_valid_out;<br><br><span class="hljs-comment">// Second-stage inputs</span><br><span class="hljs-keyword">reg</span> sf_sign_reg;<br><span class="hljs-keyword">reg</span> [EXP_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] sf_exponent_reg;<br><span class="hljs-keyword">reg</span> [SIGN_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] sf_significand_reg;<br><br><span class="hljs-comment">// Second-stage outputs</span><br><span class="hljs-keyword">wire</span> sf_sign;<br><span class="hljs-keyword">wire</span> [EXP_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] sf_exponent;<br><span class="hljs-keyword">reg</span> [SIGN_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] sf_significand;<br><span class="hljs-keyword">reg</span> sf_valid_out;<br><br><span class="hljs-comment">// Unpack</span><br><span class="hljs-keyword">always</span> @(*) <span class="hljs-keyword">begin</span><br>    sign_x &lt;= float_x[DATA_WIDTH-<span class="hljs-number">1</span>];<br>    exponent_x &lt;= float_x[DATA_WIDTH-<span class="hljs-number">2</span>-:EXP_WIDTH];<br>    significand_x &lt;= &#123;<span class="hljs-number">1&#x27;b1</span>, float_x[SIGN_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>]&#125;;<br>    <br>    sign_y &lt;= float_y[DATA_WIDTH-<span class="hljs-number">1</span>];<br>    exponent_y &lt;= float_y[DATA_WIDTH-<span class="hljs-number">2</span>-:EXP_WIDTH];<br>    significand_y &lt;= &#123;<span class="hljs-number">1&#x27;b1</span>, float_y[SIGN_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>]&#125;;<br><span class="hljs-keyword">end</span><br><br><br><span class="hljs-comment">// Special cases detection</span><br><span class="hljs-keyword">wire</span> Zero_flag_x, Zero_flag_y;<br><span class="hljs-keyword">assign</span> Zero_flag_x = float_x[DATA_WIDTH-<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] == <span class="hljs-number">0</span>;<br><span class="hljs-keyword">assign</span> Zero_flag_y = float_y[DATA_WIDTH-<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] == <span class="hljs-number">0</span>;<br><br><span class="hljs-comment">// First stage: Exponent comparison and significand alignment</span><br><span class="hljs-comment">//x绝对值是否小于y</span><br><span class="hljs-keyword">assign</span> ff_swap = (exponent_x &lt; exponent_y) || <br>                 ((exponent_x == exponent_y) &amp;&amp; (significand_x &lt; significand_y));<br><br><span class="hljs-comment">//选出较大的指数</span><br><span class="hljs-keyword">assign</span> ff_larger_exp = ff_swap ? exponent_y : exponent_x;<br><span class="hljs-comment">//如果x绝对值小于y，那么计算完成的符号位就是y</span><br><span class="hljs-keyword">assign</span> ff_sign = ff_swap ? sign_y : sign_x;<br><br><span class="hljs-keyword">wire</span> [EXP_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] exp_diff;<br><span class="hljs-comment">//计算阶码的差</span><br><span class="hljs-keyword">assign</span> exp_diff = ff_swap ? (exponent_y - exponent_x) : (exponent_x - exponent_y);<br><span class="hljs-comment">//分配较小的尾数和较大的尾数</span><br><span class="hljs-keyword">wire</span> [SIGN_WIDTH+<span class="hljs-number">1</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] sig_smaller;<br><span class="hljs-keyword">assign</span> sig_smaller = ff_swap ? significand_x : significand_y;<br><span class="hljs-keyword">wire</span> [SIGN_WIDTH+<span class="hljs-number">1</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] sig_larger;<br><span class="hljs-keyword">assign</span> sig_larger = ff_swap ? significand_y : significand_x;<br><br><br><span class="hljs-comment">// Align smaller significand</span><br><span class="hljs-comment">//对阶，较小的尾数右移，较大的尾数保持不变</span><br><span class="hljs-comment">//此处有一定的精度损失，因为右移之后，有效位全部损失</span><br><span class="hljs-keyword">assign</span> ff_aligned_sig_smaller = sig_smaller &gt;&gt; (exp_diff &gt; SIGN_WIDTH+<span class="hljs-number">1</span> ? SIGN_WIDTH+<span class="hljs-number">1</span> : exp_diff);<br><span class="hljs-keyword">assign</span> ff_original_sig_larger = sig_larger;<br><br><br><span class="hljs-comment">// Second stage: Addition and normalization</span><br><span class="hljs-keyword">reg</span> [SIGN_WIDTH+<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] ff_add_result;<br><span class="hljs-keyword">reg</span> ff_sign_a, ff_sign_b;<br><span class="hljs-keyword">reg</span> [SIGN_WIDTH+<span class="hljs-number">1</span>-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] ff_sig_a, ff_sig_b;<br><br><br><span class="hljs-keyword">always</span> @(*) <span class="hljs-keyword">begin</span><br>    <span class="hljs-comment">// Determine operation (add or subtract based on signs)</span><br>    ff_sign_a = ff_sign; <span class="hljs-comment">//绝对值较大的符号位</span><br>    ff_sign_b = ff_swap ? sign_x : sign_y; <span class="hljs-comment">//绝对值较小的符号位</span><br>    <br>    ff_sig_a = ff_original_sig_larger; <span class="hljs-comment">//较大的尾数</span><br>    ff_sig_b = ff_aligned_sig_smaller; <span class="hljs-comment">//较小的尾数</span><br>    <br>    <span class="hljs-keyword">if</span> (ff_sign_a == ff_sign_b) <span class="hljs-keyword">begin</span><br>        <span class="hljs-comment">// Same sign - add</span><br>        ff_add_result = ff_sig_a + ff_sig_b;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        <span class="hljs-comment">// Different signs - subtract //如果a的尾数大于b的尾数，那么结果就是a的符号，且尾数=a-b</span><br>        ff_add_result = ff_sig_a - ff_sig_b;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><br><span class="hljs-comment">// First-stage pipeline registers</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst) <span class="hljs-keyword">begin</span><br>        ff_sign_reg &lt;= <span class="hljs-number">0</span>;<br>        ff_exponent_reg &lt;= <span class="hljs-number">0</span>;<br>        ff_significand_reg &lt;= <span class="hljs-number">0</span>;<br>        ff_valid_out &lt;= <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        ff_sign_reg &lt;= ff_sign_a; <span class="hljs-comment">//绝对值较大的符号位</span><br>        ff_exponent_reg &lt;= ff_larger_exp; <span class="hljs-comment">//较大的阶数</span><br>        ff_significand_reg &lt;= ff_add_result; <span class="hljs-comment">//相加或者相减的结果</span><br>        ff_valid_out &lt;= valid_in;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-comment">/******************************************************************************************************/</span><br><span class="hljs-comment">//第二级流水</span><br><br><span class="hljs-comment">// Normalization</span><br><span class="hljs-keyword">reg</span> [SIGN_WIDTH+<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] Norm;<br><br><span class="hljs-comment">// 前导零预测（简化版，实际需LZD模块）</span><br><span class="hljs-keyword">function</span> [<span class="hljs-number">4</span>:<span class="hljs-number">0</span>] leading_zero_count;<br>    <span class="hljs-keyword">input</span> [SIGN_WIDTH+<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] data;<br>    <span class="hljs-keyword">integer</span> i;<br>    <span class="hljs-keyword">reg</span> found_one;<br>    <span class="hljs-keyword">begin</span><br>        leading_zero_count = <span class="hljs-number">0</span>;<br>        found_one = <span class="hljs-number">0</span>;<br>        <span class="hljs-keyword">if</span> (data[SIGN_WIDTH+<span class="hljs-number">1</span>] == <span class="hljs-number">1&#x27;b0</span>) <span class="hljs-keyword">begin</span>  <span class="hljs-comment">// 仅在最高位是0时计数</span><br>            <span class="hljs-keyword">for</span> (i = SIGN_WIDTH; i &gt;= <span class="hljs-number">0</span>; i = i - <span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>                <span class="hljs-keyword">if</span> (!found_one) <span class="hljs-keyword">begin</span><br>                    <span class="hljs-keyword">if</span> (data[i] == <span class="hljs-number">1&#x27;b0</span>)<br>                        leading_zero_count = leading_zero_count + <span class="hljs-number">1</span>;<br>                    <span class="hljs-keyword">else</span><br>                        found_one = <span class="hljs-number">1</span>;<br>                <span class="hljs-keyword">end</span><br>            <span class="hljs-keyword">end</span><br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>            leading_zero_count = <span class="hljs-number">0</span>;<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">endfunction</span><br><br><br><span class="hljs-keyword">wire</span> [<span class="hljs-number">4</span>:<span class="hljs-number">0</span>] lzc;<br><span class="hljs-keyword">assign</span> lzc = leading_zero_count(ff_significand_reg);<br><span class="hljs-keyword">reg</span> [EXP_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] temp_exponent;<br><span class="hljs-comment">//规格化</span><br><span class="hljs-keyword">always</span> @(*) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (ff_significand_reg != <span class="hljs-number">0</span>) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (ff_significand_reg[SIGN_WIDTH+<span class="hljs-number">1</span>] == <span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>            temp_exponent = ff_exponent_reg + <span class="hljs-number">1</span>;<br>            Norm = ff_significand_reg &gt;&gt; <span class="hljs-number">1</span>;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (lzc &gt; <span class="hljs-number">0</span>)<span class="hljs-keyword">begin</span><br>            temp_exponent = ff_exponent_reg - lzc;<br>            Norm = ff_significand_reg &lt;&lt; lzc;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>            temp_exponent = ff_exponent_reg;<br>            Norm = ff_significand_reg;<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        temp_exponent = <span class="hljs-number">0</span>;<br>        Norm = <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-comment">// Rounding</span><br><span class="hljs-keyword">always</span> @(*) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (Norm != <span class="hljs-number">0</span>) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (round_cfg) <span class="hljs-keyword">begin</span> <span class="hljs-comment">//就近舍入</span><br>            sf_significand = Norm[SIGN_WIDTH-<span class="hljs-number">1</span>-:SIGN_WIDTH] + Norm[<span class="hljs-number">0</span>] * <span class="hljs-number">1&#x27;b1</span>;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span> <span class="hljs-comment">//直接截取</span><br>            sf_significand = Norm[SIGN_WIDTH-<span class="hljs-number">1</span>-:SIGN_WIDTH];<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        sf_significand = <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><br><br><span class="hljs-comment">//Overflow or Underflow judgment</span><br><span class="hljs-keyword">reg</span> overflow_flag_reg;<br><span class="hljs-keyword">reg</span> underflow_flag_reg;<br><span class="hljs-keyword">always</span> @(*) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (temp_exponent != <span class="hljs-number">0</span>) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (&amp;temp_exponent[EXP_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>]) <span class="hljs-keyword">begin</span> <span class="hljs-comment">//如果结果是全1，即指数等于255，实际指数128，则发生了上溢，是由于指数进位导致的</span><br>            overflow_flag_reg = <span class="hljs-number">1</span>;<br>            underflow_flag_reg = <span class="hljs-number">0</span>;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span> <span class="hljs-comment">//浮点数相加，对阶的过程是向大的阶数对阶，而负指数即使进位，也是加1，不会发生下溢</span><br>            overflow_flag_reg = <span class="hljs-number">0</span>;<br>            underflow_flag_reg = <span class="hljs-number">0</span>;<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        overflow_flag_reg = <span class="hljs-number">0</span>;<br>        underflow_flag_reg = <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">assign</span> sf_exponent = temp_exponent[EXP_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>];<br><span class="hljs-keyword">assign</span> sf_sign = ff_sign_reg;<br><br><br><br><span class="hljs-comment">// Second-stage pipeline registers</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst) <span class="hljs-keyword">begin</span><br>        sf_sign_reg &lt;= <span class="hljs-number">0</span>;<br>        sf_exponent_reg &lt;= <span class="hljs-number">0</span>;<br>        sf_significand_reg &lt;= <span class="hljs-number">0</span>;<br>        sf_valid_out &lt;= <span class="hljs-number">0</span>;<br>        overflow_flag &lt;= <span class="hljs-number">0</span>;<br>        underflow_flag &lt;= <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        sf_sign_reg &lt;= sf_sign;<br>        sf_exponent_reg &lt;= sf_exponent;<br>        sf_significand_reg &lt;= sf_significand;<br>        sf_valid_out &lt;= ff_valid_out;<br>        overflow_flag &lt;= overflow_flag_reg;<br>        underflow_flag &lt;= underflow_flag_reg;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><br><span class="hljs-comment">// Pack final result</span><br><span class="hljs-keyword">always</span> @(*) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst) <span class="hljs-keyword">begin</span><br>        result = <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (sf_valid_out) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (overflow_flag) <span class="hljs-keyword">begin</span><br>            result = &#123;sf_sign_reg, &#123;EXP_WIDTH&#123;<span class="hljs-number">1&#x27;b1</span>&#125;&#125;, &#123;SIGN_WIDTH&#123;<span class="hljs-number">1&#x27;b0</span>&#125;&#125; &#125;; <span class="hljs-comment">// Infinity</span><br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (underflow_flag) <span class="hljs-keyword">begin</span><br>            result = &#123;sf_sign_reg, &#123;EXP_WIDTH&#123;<span class="hljs-number">1&#x27;b1</span>&#125;&#125;, &#123;SIGN_WIDTH&#123;<span class="hljs-number">1&#x27;b0</span>&#125;&#125; &#125;; <span class="hljs-comment">// Infinity</span><br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>            result = &#123;sf_sign_reg, sf_exponent_reg, sf_significand_reg&#125;;<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">assign</span> valid_out = sf_valid_out;<br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>

<h2 id="序列检测器"><a href="#序列检测器" class="headerlink" title="序列检测器"></a>序列检测器</h2><p>使用移位寄存器实现</p>
<p>使用状态机实现，几位就几个状态，画出状态转移图</p>
<p>注意输出信号的时序要求</p>
<h3 id="移位寄存器实现"><a href="#移位寄存器实现" class="headerlink" title="移位寄存器实现"></a>移位寄存器实现</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-comment">// 序列检测模块，检测输入信号a是否满足01110001序列，当信号满足该序列，给出指示信号match。</span><br><span class="hljs-keyword">module</span> sequence_detect(<br>	<span class="hljs-keyword">input</span> clk,<br>	<span class="hljs-keyword">input</span> rst_n,<br>	<span class="hljs-keyword">input</span> a,<br>	<span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> match<br>	);<br><br><span class="hljs-keyword">parameter</span> seq = <span class="hljs-number">8&#x27;b0111_0001</span>;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] seqa_reg;<br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span>(!rst_n) <span class="hljs-keyword">begin</span><br>		seqa_reg &lt;= <span class="hljs-number">8&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>		seqa_reg &lt;= &#123;seqa_reg[<span class="hljs-number">6</span>:<span class="hljs-number">0</span>], a&#125;;<br>	<span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span>(!rst_n) <span class="hljs-keyword">begin</span><br>		match &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (seqa_reg == seq)<span class="hljs-keyword">begin</span><br>		match &lt;= <span class="hljs-number">1&#x27;b1</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>		match &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>

<h3 id="移位寄存器实现（含有无关项）"><a href="#移位寄存器实现（含有无关项）" class="headerlink" title="移位寄存器实现（含有无关项）"></a>移位寄存器实现（含有无关项）</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-comment">// 检测输入信号a是否满足011XXX110序列（长度为9位数据，前三位是011，后三位是110，中间三位不做要求），当信号满足该序列，给出指示信号match</span><br><span class="hljs-keyword">module</span> sequence_detect(<br>	<span class="hljs-keyword">input</span> clk,<br>	<span class="hljs-keyword">input</span> rst_n,<br>	<span class="hljs-keyword">input</span> a,<br>	<span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> match<br>	);<br><br><span class="hljs-keyword">parameter</span> seq0 = <span class="hljs-number">3&#x27;b011</span>;<br><span class="hljs-keyword">parameter</span> seq1 = <span class="hljs-number">3&#x27;b110</span>;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">8</span>:<span class="hljs-number">0</span>] seqa_reg;<br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span>(!rst_n) <span class="hljs-keyword">begin</span><br>		seqa_reg &lt;= <span class="hljs-number">9&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>		seqa_reg &lt;= &#123;seqa_reg[<span class="hljs-number">8</span>:<span class="hljs-number">0</span>], a&#125;;<br>	<span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span>(!rst_n) <span class="hljs-keyword">begin</span><br>		match &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> ((seqa_reg[<span class="hljs-number">8</span>:<span class="hljs-number">6</span>] == seq0) &amp; ((seqa_reg[<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] == seq1)))<span class="hljs-keyword">begin</span><br>		match &lt;= <span class="hljs-number">1&#x27;b1</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>		match &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>

<h3 id="不重叠序列检测"><a href="#不重叠序列检测" class="headerlink" title="不重叠序列检测"></a>不重叠序列检测</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-comment">// 检测输入信号（a）是否满足011100序列， 要求以每六个输入为一组，不检测重复序列，例如第一位数据不符合，则不考虑后五位。一直到第七位数据即下一组信号的第一位开始检测。当信号满足该序列，给出指示信号match。当不满足时给出指示信号not_match</span><br><span class="hljs-keyword">module</span> sequence_detect(<br>	<span class="hljs-keyword">input</span> clk,<br>	<span class="hljs-keyword">input</span> rst_n,<br>	<span class="hljs-keyword">input</span> data,<br>	<span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> match,<br>	<span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> not_match<br>	);<br><br><span class="hljs-keyword">parameter</span> seq = <span class="hljs-number">6&#x27;b011_100</span>;<br><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] cnt;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">5</span>:<span class="hljs-number">0</span>] seq_reg;<br><span class="hljs-keyword">reg</span> data_valid;<br><br><span class="hljs-keyword">always</span> @ (<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>		data_valid &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>		data_valid &lt;= <span class="hljs-number">1&#x27;b1</span>;<br>	<span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @ (<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>		cnt &lt;= <span class="hljs-number">&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cnt &lt; <span class="hljs-number">5</span>) <span class="hljs-keyword">begin</span><br>		cnt &lt;= cnt + <span class="hljs-number">1&#x27;b1</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>		cnt &lt;= <span class="hljs-number">&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @ (<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>		seq_reg &lt;= <span class="hljs-number">&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cnt == <span class="hljs-number">0</span>) <span class="hljs-keyword">begin</span><br>		seq_reg &lt;= &#123;<span class="hljs-number">5&#x27;b0</span>, data&#125;;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>		seq_reg &lt;= &#123;seq_reg[<span class="hljs-number">4</span>:<span class="hljs-number">0</span>], data&#125;;<br>	<span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @ (*) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span> ((cnt==<span class="hljs-number">0</span>) &amp; data_valid) <span class="hljs-keyword">begin</span><br>		<span class="hljs-keyword">if</span> (seq_reg == seq) <span class="hljs-keyword">begin</span><br>			match = <span class="hljs-number">1&#x27;b1</span>;<br>			not_match = <span class="hljs-number">1&#x27;b0</span>;<br>		<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>			match = <span class="hljs-number">1&#x27;b0</span>;<br>			not_match = <span class="hljs-number">1&#x27;b1</span>;<br>		<span class="hljs-keyword">end</span><br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>		match = <span class="hljs-number">1&#x27;b0</span>;<br>		not_match = <span class="hljs-number">1&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>

<h3 id="输入序列不连续的序列检测（状态机实现）"><a href="#输入序列不连续的序列检测（状态机实现）" class="headerlink" title="输入序列不连续的序列检测（状态机实现）"></a>输入序列不连续的序列检测（状态机实现）</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-comment">// 输入信号端口为data，表示数据有效的指示信号端口为data_valid。当data_valid信号为高时，表示此刻的输入信号data有效，参与序列检测；当data_valid为低时，data无效，抛弃该时刻的输入。当输入序列的有效信号满足0110时，拉高序列匹配信号match</span><br><span class="hljs-keyword">module</span> sequence_detect(<br>	<span class="hljs-keyword">input</span> clk,<br>	<span class="hljs-keyword">input</span> rst_n,<br>	<span class="hljs-keyword">input</span> data,<br>	<span class="hljs-keyword">input</span> data_valid,<br>	<span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> match<br>	);<br><br><span class="hljs-keyword">parameter</span> IDLE = <span class="hljs-number">3&#x27;b000</span>,<br>		  S1 = <span class="hljs-number">3&#x27;b001</span>,<br>		  S2 = <span class="hljs-number">3&#x27;b010</span>,<br>		  S3 = <span class="hljs-number">3&#x27;b011</span>,<br>		  S4 = <span class="hljs-number">3&#x27;b100</span>;<br><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] state;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] next_state;<br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>		state &lt;= <span class="hljs-number">&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>		state &lt;= next_state;<br>	<span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @(*) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">case</span> (state) <br>		IDLE : <span class="hljs-keyword">begin</span><br>			<span class="hljs-keyword">if</span> (data &amp; data_valid)<br>				next_state = IDLE;<br>			<span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (~data &amp; data_valid)<br>				next_state = S1;<br>		<span class="hljs-keyword">end</span><br><br>		S1 : <span class="hljs-keyword">begin</span><br>			<span class="hljs-keyword">if</span> (data &amp; data_valid)<br>				next_state = S2;<br>			<span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (~data &amp; data_valid)<br>				next_state = S1;<br>		<span class="hljs-keyword">end</span><br><br>		S2 : <span class="hljs-keyword">begin</span><br>			<span class="hljs-keyword">if</span> (data &amp; data_valid)<br>				next_state = S3;<br>			<span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (~data &amp; data_valid)<br>				next_state = S1;<br>		<span class="hljs-keyword">end</span><br><br>		S3 : <span class="hljs-keyword">begin</span><br>			<span class="hljs-keyword">if</span> (data &amp; data_valid)<br>				next_state = IDLE;<br>			<span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (~data &amp; data_valid)<br>				next_state = S4;<br>		<span class="hljs-keyword">end</span><br><br>		S4 : <span class="hljs-keyword">begin</span><br>			<span class="hljs-keyword">if</span> (data &amp; data_valid)<br>				next_state = S2;<br>			<span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (~data &amp; data_valid)<br>				next_state = S1;<br>		<span class="hljs-keyword">end</span><br>	<span class="hljs-keyword">endcase</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span> (!rst_n) <br>		match &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>	<span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> ((state == S3) &amp; ~data &amp; data_valid) <br>		match &lt;= <span class="hljs-number">1&#x27;b1</span>;<br>	<span class="hljs-keyword">else</span> <br>		match &lt;= <span class="hljs-number">1&#x27;b0</span>;<br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>





<h2 id="分频器"><a href="#分频器" class="headerlink" title="分频器"></a>分频器</h2><h3 id="任意偶数分频"><a href="#任意偶数分频" class="headerlink" title="任意偶数分频"></a>任意偶数分频</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> div_even # (<br>    <span class="hljs-keyword">parameter</span> M = <span class="hljs-number">4</span> <span class="hljs-comment">//偶数</span><br>)(<br>    <span class="hljs-keyword">input</span> clk,<br>    <span class="hljs-keyword">input</span> rst_n,<br>    <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> clk_div<br>);<br><br><span class="hljs-keyword">localparam</span> WID_CNT = <span class="hljs-built_in">$clog2</span>(M);    <br><span class="hljs-keyword">reg</span> [WID_CNT-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>] cnt;<br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>        cnt &lt;= <span class="hljs-number">&#x27;b0</span>;<br>        clk_div &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cnt == (M-<span class="hljs-number">1</span>)/<span class="hljs-number">2</span>) <span class="hljs-keyword">begin</span><br>        cnt &lt;= cnt + <span class="hljs-number">1&#x27;b1</span>;<br>        clk_div &lt;= <span class="hljs-number">1&#x27;b1</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cnt == M - <span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>        cnt &lt;= <span class="hljs-number">&#x27;b0</span>;<br>        clk_div &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        cnt &lt;= cnt + <span class="hljs-number">1&#x27;b1</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>

<p>任意偶数分频，是几分频，计数几次就行，占空比也通过计数值决定</p>
<h3 id="任意奇数分频（-50，其他占空比）"><a href="#任意奇数分频（-50，其他占空比）" class="headerlink" title="任意奇数分频（%50，其他占空比）"></a>任意奇数分频（%50，其他占空比）</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><br><span class="hljs-keyword">module</span> div_odd # (<br>    <span class="hljs-keyword">parameter</span> M = <span class="hljs-number">3</span> <span class="hljs-comment">//奇数</span><br>)(<br>    <span class="hljs-keyword">input</span> clk,<br>    <span class="hljs-keyword">input</span> rst_n,<br>    <span class="hljs-keyword">output</span> clk_div<br>);<br><br><span class="hljs-keyword">localparam</span> WID_CNT = <span class="hljs-built_in">$clog2</span>(M+<span class="hljs-number">1</span>);    <br><span class="hljs-keyword">reg</span> [WID_CNT-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>] cnt_0;<br><span class="hljs-keyword">reg</span> [WID_CNT-<span class="hljs-number">1</span> : <span class="hljs-number">0</span>] cnt_1;<br><span class="hljs-keyword">reg</span> clk_div_0;<br><span class="hljs-keyword">reg</span> clk_div_1;<br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>        cnt_0 &lt;= <span class="hljs-number">&#x27;b0</span>;<br>        clk_div_0 &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cnt_0 == (M-<span class="hljs-number">1</span>)/<span class="hljs-number">2</span>) <span class="hljs-keyword">begin</span><br>        cnt_0 &lt;= cnt_0 + <span class="hljs-number">1&#x27;b1</span>;<br>        clk_div_0 &lt;= <span class="hljs-number">1&#x27;b1</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cnt_0 == M - <span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>        cnt_0 &lt;= <span class="hljs-number">&#x27;b0</span>;<br>        clk_div_0 &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        cnt_0 &lt;= cnt_0 + <span class="hljs-number">1&#x27;b1</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">negedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>        cnt_1 &lt;= <span class="hljs-number">&#x27;b0</span>;<br>        clk_div_1 &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cnt_1 == (M-<span class="hljs-number">1</span>)/<span class="hljs-number">2</span>) <span class="hljs-keyword">begin</span><br>        cnt_1 &lt;= cnt_1 + <span class="hljs-number">1&#x27;b1</span>;<br>        clk_div_1 &lt;= <span class="hljs-number">1&#x27;b1</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cnt_1 == M - <span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>        cnt_1 &lt;= <span class="hljs-number">&#x27;b0</span>;<br>        clk_div_1 &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        cnt_1 &lt;= cnt_1 + <span class="hljs-number">1&#x27;b1</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">assign</span> clk_div = clk_div_0 | clk_div_1;<br><br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>

<p>任意奇数分频，是几分频，计数几次，然后分别使用上升沿和下降沿，产生两个分频，根据占空比决定，每个分频的占空比，两个分频相差0.5个周期，取与的话，就是各个占空比加0.5，取或就是各个占空比-0.5，这样就可以产生任意奇数分频，非常规占空比的分配器</p>
<h3 id="任意小数分配"><a href="#任意小数分配" class="headerlink" title="任意小数分配"></a>任意小数分配</h3><p>小数分频</p>
<p>例如 17&#x2F;3</p>
<p>除数 5，17个周期内，进行3次分频，5分频和6分频</p>
<p>a+b&#x3D;3（除数）</p>
<p>5a+6b &#x3D; 17（被除数）</p>
<p>a&#x3D;1，b&#x3D;2</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-comment">// 8.7倍分频，8，9分频</span><br><span class="hljs-keyword">module</span> div_M_N(<br>    <span class="hljs-keyword">input</span>  <span class="hljs-keyword">wire</span> clk_in,<br>    <span class="hljs-keyword">input</span>  <span class="hljs-keyword">wire</span> rst,<br>    <span class="hljs-keyword">output</span> <span class="hljs-keyword">wire</span> clk_out<br>);<br><span class="hljs-keyword">parameter</span> M_N = <span class="hljs-number">8&#x27;d87</span>; <br><span class="hljs-keyword">parameter</span> c89 = <span class="hljs-number">8&#x27;d24</span>; <span class="hljs-comment">// 8/9时钟切换点</span><br><span class="hljs-keyword">parameter</span> div_e = <span class="hljs-number">5&#x27;d8</span>; <span class="hljs-comment">//偶数周期</span><br><span class="hljs-keyword">parameter</span> div_o = <span class="hljs-number">5&#x27;d9</span>; <span class="hljs-comment">//奇数周期</span><br><span class="hljs-comment">//*************code***********//</span><br><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] cnt;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">4</span>:<span class="hljs-number">0</span>] cnt1;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">4</span>:<span class="hljs-number">0</span>] cnt2;<br><br><span class="hljs-keyword">reg</span> clk_out_reg;<br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk_in <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst) <span class="hljs-keyword">begin</span><br>        cnt1 &lt;= <span class="hljs-number">&#x27;b0</span>;<br>        cnt2 &lt;= <span class="hljs-number">&#x27;b0</span>;<br>        clk_out_reg &lt;= <span class="hljs-number">&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cnt &lt; c89) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (cnt1 == div_e-<span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>            cnt1 &lt;= <span class="hljs-number">&#x27;b0</span>;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cnt1 == <span class="hljs-number">&#x27;b0</span>) <span class="hljs-keyword">begin</span><br>            cnt1 &lt;= cnt1 + <span class="hljs-number">1&#x27;b1</span>;<br>            clk_out_reg &lt;= <span class="hljs-number">1&#x27;b1</span>;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cnt1 == div_e/<span class="hljs-number">2</span>) <span class="hljs-keyword">begin</span><br>            cnt1 &lt;= cnt1 + <span class="hljs-number">1&#x27;b1</span>;<br>            clk_out_reg &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>            cnt1 &lt;= cnt1 + <span class="hljs-number">1&#x27;b1</span>;<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cnt &lt; M_N) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span> (cnt2 == div_o-<span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>            cnt2 &lt;= <span class="hljs-number">&#x27;b0</span>;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cnt2 == <span class="hljs-number">&#x27;b0</span>) <span class="hljs-keyword">begin</span><br>            cnt2 &lt;= cnt2 + <span class="hljs-number">1&#x27;b1</span>;<br>            clk_out_reg &lt;= <span class="hljs-number">1&#x27;b1</span>;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cnt2 == div_o/<span class="hljs-number">2</span>) <span class="hljs-keyword">begin</span><br>            cnt2 &lt;= cnt2 + <span class="hljs-number">1&#x27;b1</span>;<br>            clk_out_reg &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>            cnt2 &lt;= cnt2 + <span class="hljs-number">1&#x27;b1</span>;<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk_in <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst) <span class="hljs-keyword">begin</span><br>        cnt &lt;= <span class="hljs-number">&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cnt &lt; M_N-<span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span><br>        cnt &lt;= cnt + <span class="hljs-number">1&#x27;b1</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        cnt &lt;= <span class="hljs-number">&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">assign</span> clk_out = clk_out_reg;<br><span class="hljs-comment">//*************code***********//</span><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>



<h2 id="边沿检测"><a href="#边沿检测" class="headerlink" title="边沿检测"></a>边沿检测</h2><p>上升沿，下降沿，双边沿（异或），都是采用打两拍的方式</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> edge_det(<br>    <span class="hljs-keyword">input</span> clk            ,<br>    <span class="hljs-keyword">input</span> rstn           ,<br>    <span class="hljs-keyword">input</span> signal         ,<br>    <span class="hljs-keyword">output</span> signal_edge<br>);<br> <br><span class="hljs-keyword">reg</span> reg1, reg2;<br> <br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rstn)<span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span>(!rstn)<span class="hljs-keyword">begin</span><br>        reg1 &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>        reg2 &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        reg1 &lt;= signal;<br>        reg2 &lt;= reg1;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br> <br><span class="hljs-keyword">assign</span> signal_rise_edge = reg1 &amp; (~reg2);<br><span class="hljs-keyword">assign</span> signal_fall_edge = reg2 &amp; (~reg1); <br><span class="hljs-keyword">assign</span> signal_double_edge = reg1 ^ reg2;    <br> <br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>



<h2 id="握手信号"><a href="#握手信号" class="headerlink" title="握手信号"></a>握手信号</h2><p>上游下游的握手</p>
<h2 id="流水线握手断流与反压"><a href="#流水线握手断流与反压" class="headerlink" title="流水线握手断流与反压"></a>流水线握手断流与反压</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> pipeline_handshake(<br>  <span class="hljs-keyword">input</span>                 clk                     ,<br>  <span class="hljs-keyword">input</span>                 rstn                    ,<br>  <span class="hljs-keyword">input</span>         [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>]   a2,a3,a4,b2,b3,b4       ,<br>  <span class="hljs-keyword">input</span>         [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>]   c1,c2,c3,c4             ,<br>  <span class="hljs-keyword">output</span>  <span class="hljs-keyword">reg</span>   [<span class="hljs-number">19</span>:<span class="hljs-number">0</span>]  result                  ,<br> <br>  <span class="hljs-keyword">input</span>                 ready_i                 ,<br>  <span class="hljs-keyword">input</span>                 valid_i                 ,<br>  <span class="hljs-keyword">output</span>                ready_o                 ,<br>  <span class="hljs-keyword">output</span>                valid_o                 <br>);<br> <br><span class="hljs-keyword">wire</span> ready_r1,ready_r2;<br><span class="hljs-keyword">reg</span> valid_r1,valid_r2,valid_r3;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] a1,b1;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] a2_r1,a3_r1,a4_r1,b2_r1,b3_r1,b4_r1;<br> <br><span class="hljs-keyword">reg</span> [<span class="hljs-number">15</span>:<span class="hljs-number">0</span>] temp1,temp2,temp3,temp4;<br> <br><span class="hljs-comment">//pipeline stage 1</span><br><span class="hljs-keyword">assign</span> ready_o = ~valid_r1 || ready_r1;<br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk)<span class="hljs-keyword">begin</span><br>  <span class="hljs-keyword">if</span>(!rstn)<span class="hljs-keyword">begin</span><br>    valid_r1 &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>  <span class="hljs-keyword">end</span><br>  <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span>(ready_o)<span class="hljs-keyword">begin</span>    <span class="hljs-comment">//如果本级准备好了，则将上一级的valid信号传递过来</span><br>    valid_r1 &lt;= valid_i;<br>  <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk)<span class="hljs-keyword">begin</span><br>  <span class="hljs-keyword">if</span>(ready_o &amp;&amp; valid_i)<span class="hljs-keyword">begin</span> <span class="hljs-comment">//输入数据ready_valid信号同时拉高时，数据有效并传入</span><br>    a1 &lt;= c1 + c2;<br>    b1 &lt;= c3 + c4;<br>    a2_r1 &lt;= a2; a3_r1 &lt;= a3; a4_r1 &lt;= a4; <span class="hljs-comment">//数据进来打一拍到第二级流水</span><br>    b2_r1 &lt;= b2; b3_r1 &lt;= b3; b4_r1 &lt;= b4;<br>  <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><span class="hljs-comment">//pipeline stage 2</span><br><span class="hljs-keyword">assign</span> ready_r1 = ~valid_r2 || ready_r2;<br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk)<span class="hljs-keyword">begin</span><br>  <span class="hljs-keyword">if</span>(!rstn)<span class="hljs-keyword">begin</span><br>    valid_r2 &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>  <span class="hljs-keyword">end</span><br>  <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span>(ready_r1)<span class="hljs-keyword">begin</span>   <span class="hljs-comment">//如果本级准备好了，则将上一级的valid信号传递过来</span><br>    valid_r2 &lt;= valid_r1;<br>  <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk)<span class="hljs-keyword">begin</span><br>  <span class="hljs-keyword">if</span>(ready_r1 &amp;&amp; valid_r1)<span class="hljs-keyword">begin</span><br>    temp1 &lt;= a1    * b1;<br>    temp2 &lt;= a2_r1 * b2_r1;<br>    temp3 &lt;= a3_r1 * b3_r1;<br>    temp4 &lt;= a4_r1 * b4_r1;<br>  <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br> <br><span class="hljs-comment">//pipeline stage 3</span><br><span class="hljs-keyword">assign</span> ready_r2 = ~valid_r3 || ready_i;<br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk)<span class="hljs-keyword">begin</span><br>  <span class="hljs-keyword">if</span>(!rstn)<span class="hljs-keyword">begin</span><br>    valid_r3 &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>  <span class="hljs-keyword">end</span><br>  <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span>(ready_r2)<span class="hljs-keyword">begin</span><br>    valid_r3 &lt;= valid_r2;<br>  <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk)<span class="hljs-keyword">begin</span><br>  <span class="hljs-keyword">if</span>(ready_r2 &amp;&amp; valid_r2)<span class="hljs-keyword">begin</span><br>    result &lt;= temp1 + temp2 + temp3 + temp4;<br>  <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><span class="hljs-keyword">assign</span> valid_o = valid_r3;<br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>



<h2 id="状态机饮料机"><a href="#状态机饮料机" class="headerlink" title="状态机饮料机"></a>状态机饮料机</h2><h2 id="数据位宽转换器"><a href="#数据位宽转换器" class="headerlink" title="数据位宽转换器"></a>数据位宽转换器</h2><p><strong>宽-窄，</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> wide_to_narrow(<br>    <span class="hljs-keyword">input</span>           rstn      ,<br>    <span class="hljs-keyword">input</span>           clk1      ,<br>    <span class="hljs-keyword">input</span>   [<span class="hljs-number">31</span>:<span class="hljs-number">0</span>]  data_in   ,<br>    <span class="hljs-keyword">output</span>  [<span class="hljs-number">15</span>:<span class="hljs-number">0</span>]  data_out  <br>);<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">31</span>:<span class="hljs-number">0</span>] data_sync;<br><span class="hljs-keyword">reg</span> clk2;<br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk1)<span class="hljs-keyword">begin</span><br>  <span class="hljs-keyword">if</span>(!rstn)<span class="hljs-keyword">begin</span><br>    clk2 &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>  <span class="hljs-keyword">end</span><br>  <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>    clk2 &lt;= ~clk2; <span class="hljs-comment">//div_2</span><br>  <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk2)<span class="hljs-keyword">begin</span><br>  data_sync &lt;= data_in;<br><span class="hljs-keyword">end</span><br><span class="hljs-keyword">assign</span> data_out = clk2 ? data_sync[<span class="hljs-number">31</span>:<span class="hljs-number">16</span>] : data_sync[<span class="hljs-number">15</span>:<span class="hljs-number">0</span>];<br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>



<p><strong>窄-宽</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> narrow_to_wide(<br>    <span class="hljs-keyword">input</span>              rstn      ,<br>    <span class="hljs-keyword">input</span>              clk1      ,<br>    <span class="hljs-keyword">input</span>      [<span class="hljs-number">15</span>:<span class="hljs-number">0</span>]  data_in   ,<br>    <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> [<span class="hljs-number">31</span>:<span class="hljs-number">0</span>]  data_out  <br>);<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">31</span>:<span class="hljs-number">0</span>]  data_sync;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">15</span>:<span class="hljs-number">0</span>]  data_temp;<br><span class="hljs-keyword">reg</span> clk2;<br> <br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk1)<span class="hljs-keyword">begin</span><br>  <span class="hljs-keyword">if</span>(!rstn)<span class="hljs-keyword">begin</span><br>    clk2 &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>  <span class="hljs-keyword">end</span><br>  <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>    clk2 &lt;= ~clk2; <span class="hljs-comment">//div_2</span><br>  <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk1)<span class="hljs-keyword">begin</span><br>  data_temp &lt;= data_in;<br>  data_sync &lt;= &#123;data_temp,data_in&#125;;<br><span class="hljs-keyword">end</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk2)<span class="hljs-keyword">begin</span><br>  data_out &lt;= data_sync;<br><span class="hljs-keyword">end</span><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>



<h2 id="倍频"><a href="#倍频" class="headerlink" title="倍频"></a>倍频</h2><p><strong>二倍频</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> double_f(<br>    <span class="hljs-keyword">input</span>   clk     ,<br>    <span class="hljs-keyword">input</span>   rstn    ,<br>    <span class="hljs-keyword">output</span>  clk_out<br>);<br> <br><span class="hljs-keyword">reg</span> Q;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">4</span>:<span class="hljs-number">0</span>] count;<br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk_out <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rstn)<span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span>(!rstn)<span class="hljs-keyword">begin</span><br>        Q &lt;= <span class="hljs-number">0</span>;<br>        count &lt;= <span class="hljs-number">1&#x27;d0</span>;<br>    <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        Q &lt;= ~Q;<br>        count &lt;= count + <span class="hljs-number">1&#x27;b1</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br> <br><span class="hljs-keyword">assign</span> clk_out = Q ^ clk;<br> <br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>

<p><strong>四倍频</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> four_f(<br><span class="hljs-keyword">input</span> clk     ,<br><span class="hljs-keyword">input</span> rstn    ,<br><span class="hljs-keyword">output</span> clk_out <br>);<br> <br><span class="hljs-keyword">wire</span> clk_out_temp1,clk_out_temp2;<br><span class="hljs-keyword">reg</span> Q,Q1;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">4</span>:<span class="hljs-number">0</span>] count;<br><span class="hljs-keyword">always</span>@(<span class="hljs-keyword">posedge</span> clk_out_temp1 <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rstn)<span class="hljs-keyword">begin</span><br>  <span class="hljs-keyword">if</span>(!rstn)<span class="hljs-keyword">begin</span><br>    Q &lt;= <span class="hljs-number">0</span>;<br>  <span class="hljs-keyword">end</span> <br>  <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>    Q &lt;= ~Q;<br>  <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br> <br><span class="hljs-keyword">assign</span> clk_out_temp1 = Q^clk;<br> <br><span class="hljs-keyword">always</span>@(<span class="hljs-keyword">posedge</span> clk_out_temp2 <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rstn)<span class="hljs-keyword">begin</span><br>  <span class="hljs-keyword">if</span>(!rstn)<span class="hljs-keyword">begin</span><br>    Q1 &lt;= <span class="hljs-number">0</span>;<br>  <span class="hljs-keyword">end</span> <br>  <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>    Q1 &lt;= ~Q1;<br>  <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br> <br><span class="hljs-keyword">assign</span> clk_out_temp2 = Q1^clk_out_temp1;<br><span class="hljs-keyword">assign</span> clk_out = clk_out_temp1 ^ clk_out_temp2;<br> <br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk_out <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rstn)<span class="hljs-keyword">begin</span><br>  <span class="hljs-keyword">if</span>(!rstn)<span class="hljs-keyword">begin</span><br>    count &lt;= <span class="hljs-number">1&#x27;d0</span>;<br>  <span class="hljs-keyword">end</span><br>  <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>    count &lt;= count + <span class="hljs-number">1&#x27;b1</span>;<br>  <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br> <br><span class="hljs-keyword">endmodule</span><br> <br></code></pre></td></tr></table></figure>



<h2 id="仲裁器"><a href="#仲裁器" class="headerlink" title="仲裁器"></a>仲裁器</h2><h3 id="固定优先级仲裁器"><a href="#固定优先级仲裁器" class="headerlink" title="固定优先级仲裁器"></a>固定优先级仲裁器</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-comment">// 以三个优先级为例</span><br><span class="hljs-keyword">module</span> fixed_pri_arb(<br>    <span class="hljs-keyword">input</span> [<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] req;<br>    <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> [<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] grant<br>);<br>    <span class="hljs-keyword">always</span>@(*)<span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">case</span>(<span class="hljs-number">1&#x27;b1</span>)<br>            req[<span class="hljs-number">0</span>]:grant = <span class="hljs-number">3&#x27;b001</span>;<br>            req[<span class="hljs-number">1</span>]:grant = <span class="hljs-number">3&#x27;b010</span>;<br>            req[<span class="hljs-number">2</span>]:grant = <span class="hljs-number">3&#x27;b100</span>;<br>            <span class="hljs-keyword">default</span>: grant = <span class="hljs-number">3&#x27;b000</span>;<br>        <span class="hljs-keyword">endcase</span><br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">endmodule</span><br><br><span class="hljs-comment">// 参数化设计</span><br><span class="hljs-keyword">module</span> fixed_pri_arb#(<br>    <span class="hljs-keyword">parameter</span> REQ_WIDTH = <span class="hljs-number">16</span>)<br>    (<br>        <span class="hljs-keyword">input</span> [ REQ_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] req;<br>        <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> [ REQ_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] grant<br>    );<br><br>    <span class="hljs-keyword">reg</span> [REQ_WIDTH-<span class="hljs-number">1</span>] pre_req;<span class="hljs-comment">//为了记录低位是否已经有了request。</span><br><br>    <span class="hljs-keyword">always</span>@(*)<span class="hljs-keyword">begin</span><br>        pre_req[<span class="hljs-number">0</span>] = req[<span class="hljs-number">0</span>];<br>        grant = req[<span class="hljs-number">0</span>];<br>        <span class="hljs-keyword">for</span>(<span class="hljs-keyword">int</span> i = <span class="hljs-number">1</span>;i&lt;REQ_WIDTH;i = i+<span class="hljs-number">1</span>)<span class="hljs-keyword">begin</span>	<br>            grant[i] = req[i]&amp;!pre_req[i-<span class="hljs-number">1</span>];<br>            pre_req[i] = req[i] | pre_req[i-<span class="hljs-number">1</span>];<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">endmodule</span><br><br><span class="hljs-comment">//就是如果第i位的req为第一个1，那么pre_req从i+1位开始每一位都是1，而第0位到第i位都是0。这其实就是我们要找的mask! 只需要把req和上一个周期的pre_req AND起来，那么我们自然就得到了一个新的request</span><br><span class="hljs-keyword">module</span> fixed_pri_arb#(<br>    <span class="hljs-keyword">parameter</span> REQ_WIDTH = <span class="hljs-number">16</span>)<br>    (<br>        <span class="hljs-keyword">input</span> [REQ_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] req;<br>        <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> [REQ_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] grant<br>    );<br>				<br>    <span class="hljs-keyword">reg</span> [REQ_WIDTH-<span class="hljs-number">1</span>] pre_req;<span class="hljs-comment">//为了记录低位是否已经有了request。</span><br><br>    <span class="hljs-keyword">assign</span> pre_req[<span class="hljs-number">0</span>] = <span class="hljs-number">1&#x27;b0</span>;<br>    <span class="hljs-keyword">assign</span> pre_req[REQ_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">1</span>] = req[REQ_WIDTH-<span class="hljs-number">2</span>:<span class="hljs-number">0</span>]|pre_req[REQ_WIDTH-<span class="hljs-number">2</span>:<span class="hljs-number">0</span>];<br>    <span class="hljs-keyword">assign</span> grant = req &amp; ~pre_req;<br>		<br><span class="hljs-keyword">endmodule</span><br><br><span class="hljs-comment">// request和它的2的补码按位与</span><br><span class="hljs-keyword">module</span> fixed_pri_arb#(<br>    <span class="hljs-keyword">parameter</span> REQ_WIDTH = <span class="hljs-number">16</span>)<br>    (<br>        <span class="hljs-keyword">input</span> [ REQ_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] req;<br>        <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> [ REQ_WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] grant<br>    );<br>    <span class="hljs-keyword">assign</span> grant = req &amp; (~(req-<span class="hljs-number">1</span>));<br>		<br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>

<h3 id="轮询仲裁器"><a href="#轮询仲裁器" class="headerlink" title="轮询仲裁器"></a>轮询仲裁器</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-comment">// 优先级变化，request不变</span><br><span class="hljs-keyword">module</span> fixed_pri_arb_0 #(<br>    <span class="hljs-keyword">parameter</span> NUM_REQ = <span class="hljs-number">16</span>)<br>    (<br>        <span class="hljs-keyword">input</span> [NUM_REQ-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] req;<br>        <span class="hljs-keyword">input</span> [NUM_REQ-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] base; <br><span class="hljs-comment">// 是一个独热码，它为1的那一位表示这一位的优先级最高，然后其次是它的高位即左边的位，直到最高位后回到第0位绕回来，优先级依次降低，直到为1那一位右边的这位为最低。</span><br>        <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> [NUM_REQ-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] grant<br>    );		<br>    <br>    <span class="hljs-keyword">wire</span> [<span class="hljs-number">2</span>*NUM_REQ-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] double_req <br>    <span class="hljs-keyword">wire</span> [<span class="hljs-number">2</span>*NUM_REQ-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] double_gnt;<br>    <span class="hljs-keyword">assign</span> double_req = &#123;req,req&#125;;<br><br>    <span class="hljs-keyword">assign</span> double_gnt = double_req &amp; ~(double_req-base);<br>    <span class="hljs-keyword">assign</span> grant = double_gnt[NUM_REQ-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] | double_gnt[<span class="hljs-number">2</span>*NUM_REQ-<span class="hljs-number">1</span>:NUM_REQ];<br><br><span class="hljs-keyword">endmodule</span><br><br><br><span class="hljs-keyword">module</span> round_robin_arbiter_0 #(<br>    <span class="hljs-keyword">parameter</span> NUM_REQ = <span class="hljs-number">16</span>)<br>    (<br>        <span class="hljs-keyword">input</span> clk,<br>        <span class="hljs-keyword">input</span> rstn,<br>        <span class="hljs-keyword">input</span> [NUM_REQ-<span class="hljs-number">1</span>] <span class="hljs-keyword">reg</span>,<br>        <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> [ NUM_REQ-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] gnt<br>    );<br><br>    <span class="hljs-keyword">wire</span> [NUM_REQ-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] hist_q,hist_d; <br>    <span class="hljs-comment">// 每个周期更新优先级</span><br>    <span class="hljs-keyword">always</span>@(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rstn) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span>(!rstn)<br>            hist_q &lt;= &#123;&#123;NUM_REQ-<span class="hljs-number">1</span>&#123;<span class="hljs-number">1&#x27;b0</span>&#125;&#125;,<span class="hljs-number">1&#x27;b1</span>&#125;;<br>        <span class="hljs-keyword">else</span><br>            <span class="hljs-keyword">if</span>(|req)<br>                hist_q&lt;= &#123;gnt[NUM_REQ-<span class="hljs-number">2</span>:<span class="hljs-number">0</span>],gnt[NUM_REQ-<span class="hljs-number">1</span>]&#125;;<br>    <span class="hljs-keyword">end</span><br>	<br>	<br>fixed_pri_arb_0 #(<br>    <span class="hljs-variable">.NUM_REQ</span>(NUM_REQ)<br>) u_fixed_pri_arb_0(<br>    <span class="hljs-variable">.req</span>(req),<br>    <span class="hljs-variable">.gnt</span>(gnt),<br>    <span class="hljs-variable">.base</span>(hist_q)<br>);<br>	<br><span class="hljs-keyword">endmodule</span><br><br><br><span class="hljs-comment">// 优先级不变，但是我们从request入手：当某一路request已经grant之后，我们人为地把进入fixed priority arbiter的这一路req给屏蔽掉，这样相当于只允许之前没有grant的那些路去参与仲裁，grant一路之后就屏蔽一路，等到剩余的request都依次处理完了再把屏蔽放开，重新来过。这就是利用屏蔽mask的办法来实现round robin的思路。</span><br><span class="hljs-keyword">module</span> round_robin_arbiter_1 #(<br>    <span class="hljs-keyword">parameter</span> N = <span class="hljs-number">16</span><br>)(<br>    <span class="hljs-keyword">input</span>         clk,<br>    <span class="hljs-keyword">input</span>         rst,<br>    <span class="hljs-keyword">input</span> [N-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] req,<br>    <span class="hljs-keyword">output</span>[N-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] grant<br>);<br><br><span class="hljs-keyword">logic</span> [N-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] req_masked;<br><span class="hljs-keyword">logic</span> [N-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] mask_higher_pri_reqs;<br><span class="hljs-keyword">logic</span> [N-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] grant_masked;<br><span class="hljs-keyword">logic</span> [N-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] unmask_higher_pri_reqs;<br><span class="hljs-keyword">logic</span> [N-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] grant_unmasked;<br><span class="hljs-keyword">logic</span> no_req_masked;<br><span class="hljs-keyword">logic</span> [N-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] pointer_reg;<br><br><span class="hljs-comment">// Simple priority arbitration for masked portion</span><br><span class="hljs-keyword">assign</span> req_masked = req &amp; pointer_reg;<br><span class="hljs-keyword">assign</span> mask_higher_pri_reqs[N-<span class="hljs-number">1</span>:<span class="hljs-number">1</span>] = mask_higher_pri_reqs[N-<span class="hljs-number">2</span>: <span class="hljs-number">0</span>] | req_masked[N-<span class="hljs-number">2</span>:<span class="hljs-number">0</span>];<br><span class="hljs-keyword">assign</span> mask_higher_pri_reqs[<span class="hljs-number">0</span>] = <span class="hljs-number">1&#x27;b0</span>;<br><span class="hljs-keyword">assign</span> grant_masked[N-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] = req_masked[N-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] &amp; ~mask_higher_pri_reqs[N-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>];<br><br><span class="hljs-comment">// Simple priority arbitration for unmasked portion</span><br><span class="hljs-keyword">assign</span> unmask_higher_pri_reqs[N-<span class="hljs-number">1</span>:<span class="hljs-number">1</span>] = unmask_higher_pri_reqs[N-<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] | req[N-<span class="hljs-number">2</span>:<span class="hljs-number">0</span>];<br><span class="hljs-keyword">assign</span> unmask_higher_pri_reqs[<span class="hljs-number">0</span>] = <span class="hljs-number">1&#x27;b0</span>;<br><span class="hljs-keyword">assign</span> grant_unmasked[N-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] = req[N-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] &amp; ~unmask_higher_pri_reqs[N-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>];<br><br><span class="hljs-comment">// Use grant_masked if there is any there, otherwise use grant_unmasked. </span><br><br><span class="hljs-keyword">assign</span> no_req_masked = ~(|req_masked);<br><span class="hljs-keyword">assign</span> grant = (&#123;N&#123;no_req_masked&#125;&#125; &amp; grant_unmasked) | grant_masked;<br><br><span class="hljs-comment">// Pointer update</span><br><span class="hljs-keyword">always</span> @ (<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (rst) <span class="hljs-keyword">begin</span><br>        pointer_reg &lt;= &#123;N&#123;<span class="hljs-number">1&#x27;b1</span>&#125;&#125;;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (|req_masked) <span class="hljs-keyword">begin</span> <span class="hljs-comment">// Which arbiter was used?</span><br>        pointer_reg &lt;= mask_higher_pri_reqs;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (|req) <span class="hljs-keyword">begin</span> <span class="hljs-comment">// Only update if there&#x27;s a req </span><br>        pointer_reg &lt;= unmask_higher_pri_reqs;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">endmodule</span><br><br></code></pre></td></tr></table></figure>

<p><a target="_blank" rel="noopener" href="https://blog.csdn.net/spx1164376416/article/details/124377534">verilog仲裁器设计-CSDN博客</a></p>
<h3 id="WRR"><a href="#WRR" class="headerlink" title="WRR"></a>WRR</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><br></code></pre></td></tr></table></figure>





<h2 id="独热码转二进制"><a href="#独热码转二进制" class="headerlink" title="独热码转二进制"></a>独热码转二进制</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">function</span> <span class="hljs-keyword">integer</span> clogb2 (<span class="hljs-keyword">input</span> <span class="hljs-keyword">integer</span> bit_depth) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">for</span> (clogb2=<span class="hljs-number">0</span>; bit_depth&gt;<span class="hljs-number">0</span>; clogb2=clogb2+<span class="hljs-number">1</span>)<br>        bit_depth = bit_depth &gt;&gt; <span class="hljs-number">1</span>;<br><span class="hljs-keyword">end</span><br></code></pre></td></tr></table></figure>



<h2 id="找到序列第一个1和最后一个1"><a href="#找到序列第一个1和最后一个1" class="headerlink" title="找到序列第一个1和最后一个1"></a>找到序列第一个1和最后一个1</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-comment">// 从高位开始第一个</span><br><span class="hljs-keyword">module</span> find_first_1(<br>	<span class="hljs-keyword">input</span>   [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>]   data     ,<br>	<span class="hljs-keyword">output</span>  [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>]   one_hot<br>);<br>		<br><span class="hljs-keyword">wire</span> [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] pre;<br> <br><span class="hljs-keyword">assign</span> pre[<span class="hljs-number">7</span>] = <span class="hljs-number">0</span>;<br> <br><span class="hljs-keyword">assign</span> pre[<span class="hljs-number">6</span>:<span class="hljs-number">0</span>] = pre[<span class="hljs-number">7</span>:<span class="hljs-number">1</span>] | data[<span class="hljs-number">7</span>:<span class="hljs-number">1</span>];<br> <br><span class="hljs-keyword">assign</span> one_hot = data &amp; ~pre;<br>	<br><span class="hljs-keyword">endmodule</span> <br><span class="hljs-comment">// 从低位开始第一个</span><br><span class="hljs-comment">// 两种方式</span><br><span class="hljs-comment">// </span><br><span class="hljs-keyword">module</span> find_last_1(<br>	<span class="hljs-keyword">input</span>   [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>]   data     ,<br>	<span class="hljs-keyword">output</span>  [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>]   one_hot<br>);<br><br><span class="hljs-keyword">assign</span> pre[<span class="hljs-number">0</span>] = <span class="hljs-number">0</span>;<br> <br><span class="hljs-keyword">assign</span> pre[<span class="hljs-number">7</span>:<span class="hljs-number">1</span>] = pre[<span class="hljs-number">6</span>:<span class="hljs-number">0</span>] | data[<span class="hljs-number">6</span>:<span class="hljs-number">0</span>];<br> <br><span class="hljs-keyword">assign</span> one_hot = data &amp; ~pre;    <br>    <br><span class="hljs-comment">// assign one_hot = data &amp; ~(data-1);</span><br>	<br><span class="hljs-keyword">endmodule</span><br><br><br></code></pre></td></tr></table></figure>

<h2 id="找出1-x2F-0，并输出位置"><a href="#找出1-x2F-0，并输出位置" class="headerlink" title="找出1&#x2F;0，并输出位置"></a>找出1&#x2F;0，并输出位置</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-comment">// 其中找出位置的方式有问题</span><br><span class="hljs-keyword">module</span> first_1_and_0#(<br>    <span class="hljs-keyword">parameter</span> WIDTH = <span class="hljs-number">8</span><br>)(<br>    <span class="hljs-keyword">input</span>   [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>]         data_in ,<br>    <span class="hljs-keyword">input</span>                       target  ,<br>    <span class="hljs-keyword">output</span>                      exist   ,<br>    <span class="hljs-keyword">output</span>  [<span class="hljs-built_in">$clog2</span>(WIDTH):<span class="hljs-number">0</span>]   pos<br>);<br> <br><span class="hljs-comment">// signal defination</span><br><span class="hljs-keyword">wire</span> [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] find_1_pre,find_0_pre;<br><span class="hljs-keyword">wire</span> [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] one_hot_1,one_hot_0;<br><span class="hljs-keyword">wire</span>             exist_1,exist_0;<br><span class="hljs-keyword">wire</span> [<span class="hljs-built_in">$clog2</span>(WIDTH):<span class="hljs-number">0</span>] pos_0,pos_1; <br> <br><span class="hljs-comment">//find first 1</span><br><span class="hljs-keyword">assign</span> find_1_pre[WIDTH-<span class="hljs-number">1</span>] = <span class="hljs-number">0</span>;<br><span class="hljs-keyword">assign</span> find_1_pre[WIDTH-<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] = find_1_pre[WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">1</span>] | data_in[WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">1</span>];<br> <br><span class="hljs-keyword">assign</span> one_hot_1 = data_in &amp; (~find_1_pre);<br><span class="hljs-keyword">assign</span> exist_1 = |data_in;<br><span class="hljs-keyword">assign</span> pos_1 = exist_1 ? (WIDTH-<span class="hljs-built_in">$clog2</span>(one_hot_1)-<span class="hljs-number">1</span>): <span class="hljs-number">0</span>;<br> <br><span class="hljs-comment">//find first 0</span><br><span class="hljs-keyword">assign</span> find_0_pre[WIDTH-<span class="hljs-number">1</span>] = <span class="hljs-number">1</span>;<br><span class="hljs-keyword">assign</span> find_0_pre[WIDTH-<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] = find_0_pre[WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">1</span>] &amp; data_in[WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">1</span>];<br> <br><span class="hljs-keyword">assign</span> one_hot_0 = find_0_pre &amp; ~(find_0_pre-<span class="hljs-number">1</span>);<br><span class="hljs-keyword">assign</span> exist_0 = !(&amp;data_in);<br><span class="hljs-keyword">assign</span> pos_0 = exist_0 ? (WIDTH-<span class="hljs-built_in">$clog2</span>(one_hot_0)-<span class="hljs-number">1</span>): <span class="hljs-number">0</span>;<br> <br><span class="hljs-comment">//output </span><br><span class="hljs-keyword">assign</span> exist = target ? exist_1 : exist_0;<br><span class="hljs-keyword">assign</span> pos   = target ? pos_1   : pos_0  ;<br> <br><span class="hljs-keyword">endmodule</span><br><br></code></pre></td></tr></table></figure>



<h2 id="前导0计算"><a href="#前导0计算" class="headerlink" title="前导0计算"></a>前导0计算</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><br></code></pre></td></tr></table></figure>



<h2 id="8-to-16"><a href="#8-to-16" class="headerlink" title="8 to 16"></a>8 to 16</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> width_8to16(<br><br>	<span class="hljs-keyword">input</span> 				clk 		,   <br>	<span class="hljs-keyword">input</span> 			    rst_n		,<br>	<span class="hljs-keyword">input</span>				valid_in	,<br>	<span class="hljs-keyword">input</span>	[<span class="hljs-number">7</span>:<span class="hljs-number">0</span>]	     data_in	,<br> <br> 	<span class="hljs-keyword">output</span>  <span class="hljs-keyword">reg</span>			valid_out,<br>	<span class="hljs-keyword">output</span>  <span class="hljs-keyword">reg</span> [<span class="hljs-number">15</span>:<span class="hljs-number">0</span>]      data_out<br>);<br><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">15</span>:<span class="hljs-number">0</span>] data_tmp;<br><span class="hljs-keyword">reg</span> cnt; <br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>		cnt &lt;= <span class="hljs-number">&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (valid_in) <span class="hljs-keyword">begin</span><br>		cnt &lt;= cnt + <span class="hljs-number">1&#x27;b1</span>;<br>	<span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>		data_tmp &lt;= <span class="hljs-number">&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (valid_in) <span class="hljs-keyword">begin</span><br>		data_tmp &lt;= &#123;data_tmp[<span class="hljs-number">7</span>:<span class="hljs-number">0</span>], data_in&#125;; <br>	<span class="hljs-keyword">end</span> <br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>		data_out &lt;= <span class="hljs-number">&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (valid_in &amp; (cnt == <span class="hljs-number">1</span>)) <span class="hljs-keyword">begin</span><br>		data_out &lt;= &#123;data_tmp[<span class="hljs-number">7</span>:<span class="hljs-number">0</span>], data_in&#125;;<br>	<span class="hljs-keyword">end</span> <br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>		valid_out &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (valid_in &amp; (cnt == <span class="hljs-number">1</span>)) <span class="hljs-keyword">begin</span><br>		valid_out &lt;= <span class="hljs-number">1&#x27;b1</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>		valid_out &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>





<h2 id="8-to-12"><a href="#8-to-12" class="headerlink" title="8 to 12"></a>8 to 12</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><br><span class="hljs-keyword">module</span> width_8to12(<br>	<span class="hljs-keyword">input</span> 				 clk 		,   <br>	<span class="hljs-keyword">input</span> 			     rst_n		,<br>	<span class="hljs-keyword">input</span>				 valid_in	,<br>	<span class="hljs-keyword">input</span>	[<span class="hljs-number">7</span>:<span class="hljs-number">0</span>]	     data_in	,<br> <br> 	<span class="hljs-keyword">output</span>  <span class="hljs-keyword">reg</span>			 valid_out,<br>	<span class="hljs-keyword">output</span>  <span class="hljs-keyword">reg</span> [<span class="hljs-number">11</span>:<span class="hljs-number">0</span>]      data_out<br>);<br><br><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">15</span>:<span class="hljs-number">0</span>] data_tmp;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] cnt; <br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>		cnt &lt;= <span class="hljs-number">&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (valid_in &amp; (cnt &lt; <span class="hljs-number">2</span>)) <span class="hljs-keyword">begin</span><br>		cnt &lt;= cnt + <span class="hljs-number">1&#x27;b1</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (valid_in &amp; (cnt == <span class="hljs-number">2</span>)) <span class="hljs-keyword">begin</span><br>		cnt &lt;= <span class="hljs-number">&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>		data_tmp &lt;= <span class="hljs-number">&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (valid_in) <span class="hljs-keyword">begin</span><br>		<span class="hljs-keyword">case</span> (cnt) <br>			<span class="hljs-number">&#x27;d0</span> : <span class="hljs-keyword">begin</span> data_tmp &lt;= &#123;data_in, <span class="hljs-number">8&#x27;b0</span>&#125;;  <span class="hljs-keyword">end</span><br>			<span class="hljs-number">&#x27;d1</span> : <span class="hljs-keyword">begin</span> data_tmp &lt;= &#123;data_tmp[<span class="hljs-number">15</span>:<span class="hljs-number">8</span>], data_in&#125;;  <span class="hljs-keyword">end</span><br>			<span class="hljs-number">&#x27;d2</span> : <span class="hljs-keyword">begin</span> data_tmp &lt;= &#123;data_tmp[<span class="hljs-number">3</span>:<span class="hljs-number">0</span>], data_in, <span class="hljs-number">4&#x27;b0</span>&#125;;  <span class="hljs-keyword">end</span><br>			<span class="hljs-keyword">default</span> : <span class="hljs-keyword">begin</span> data_tmp &lt;= &#123;data_in, <span class="hljs-number">8&#x27;b0</span>&#125;; <span class="hljs-keyword">end</span><br>		<span class="hljs-keyword">endcase</span><br>	<span class="hljs-keyword">end</span> <br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>		data_out &lt;= <span class="hljs-number">&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (valid_in &amp; ((cnt == <span class="hljs-number">1</span>))) <span class="hljs-keyword">begin</span><br>		data_out &lt;= &#123;data_tmp[<span class="hljs-number">15</span>:<span class="hljs-number">8</span>], data_in[<span class="hljs-number">7</span>:<span class="hljs-number">4</span>]&#125;;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (valid_in &amp; ((cnt == <span class="hljs-number">2</span>))) <span class="hljs-keyword">begin</span><br>		data_out &lt;= &#123;data_tmp[<span class="hljs-number">3</span>:<span class="hljs-number">0</span>], data_in&#125;;<br>	<span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>	<span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>		valid_out &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (valid_in &amp; ((cnt == <span class="hljs-number">1</span>) | (cnt == <span class="hljs-number">2</span>))) <span class="hljs-keyword">begin</span><br>		valid_out &lt;= <span class="hljs-number">1&#x27;b1</span>;<br>	<span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>		valid_out &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>	<span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>











<h2 id="PWM生成"><a href="#PWM生成" class="headerlink" title="PWM生成"></a>PWM生成</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> top<br>#(<br>	<span class="hljs-keyword">parameter</span> CACHE_WAY = <span class="hljs-number">8</span>,<br>    <span class="hljs-keyword">parameter</span> DATA_WIDTH = <span class="hljs-number">32</span><br><br>)(<br>    <span class="hljs-keyword">input</span> clk,                 <span class="hljs-comment">// 500MHz工作时钟</span><br>    <span class="hljs-keyword">input</span> rst_n,               <span class="hljs-comment">// 异步复位，低有效</span><br>    <span class="hljs-keyword">input</span> [<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] freq_sel,      <span class="hljs-comment">// 频率选择</span><br>    <span class="hljs-keyword">input</span> [<span class="hljs-number">8</span>:<span class="hljs-number">0</span>] duty,          <span class="hljs-comment">// 占空比配置（高电平周期数）</span><br>    <span class="hljs-keyword">output</span>  pwm_out,        <span class="hljs-comment">// PWM输出</span><br>    <span class="hljs-keyword">output</span>  config_done,    <span class="hljs-comment">// 配置生效脉冲（高电平一个时钟周期）</span><br>    <span class="hljs-keyword">output</span>  duty_error      <span class="hljs-comment">// 占空比错误脉冲（高电平一个时钟周期）</span><br>);<br><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">8</span>:<span class="hljs-number">0</span>] duty_next;          <span class="hljs-comment">// 下一次配置的占空比</span><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] freq_sel_next;      <span class="hljs-comment">// 下一次配置的频率选择</span><br><br><span class="hljs-keyword">localparam</span> CLK_FREQ = <span class="hljs-number">500_000_000</span>;  <span class="hljs-comment">// 500MHz</span><br><span class="hljs-keyword">localparam</span> FREQ_1MHZ = <span class="hljs-number">1_000_000</span>;<br><span class="hljs-keyword">localparam</span> FREQ_10MHZ = <span class="hljs-number">10_000_000</span>;<br><span class="hljs-keyword">localparam</span> FREQ_50MHZ = <span class="hljs-number">50_000_000</span>;<br><span class="hljs-keyword">localparam</span> FREQ_100MHZ = <span class="hljs-number">100_000_000</span>;<br><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">15</span>:<span class="hljs-number">0</span>] period_max;   <br><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] freq_sel_current;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">8</span>:<span class="hljs-number">0</span>] duty_current;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">15</span>:<span class="hljs-number">0</span>] cnt;<br><span class="hljs-keyword">reg</span> period_max_vld;<br><span class="hljs-keyword">wire</span> freq_change;<br><span class="hljs-keyword">wire</span> duty_change;<br><br><span class="hljs-keyword">always</span> @(*) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">case</span> (freq_sel_current)<br>        <span class="hljs-number">2&#x27;b00</span>: period_max = CLK_FREQ / FREQ_1MHZ;     <span class="hljs-comment">// 500</span><br>        <span class="hljs-number">2&#x27;b01</span>: period_max = CLK_FREQ / FREQ_10MHZ;     <span class="hljs-comment">// 500</span><br>        <span class="hljs-number">2&#x27;b10</span>: period_max = CLK_FREQ / FREQ_50MHZ;     <span class="hljs-comment">// 500</span><br>        <span class="hljs-number">2&#x27;b11</span>: period_max = CLK_FREQ / FREQ_100MHZ;     <span class="hljs-comment">// 500</span><br>        <span class="hljs-keyword">default</span>: period_max = <span class="hljs-number">&#x27;b0</span>;     <span class="hljs-comment">// 500</span><br>    <span class="hljs-keyword">endcase</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>        period_max_vld &lt;= <span class="hljs-number">&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        period_max_vld &lt;= <span class="hljs-number">1&#x27;b1</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">assign</span> freq_change = (freq_sel_current!=freq_sel)  ;<br><span class="hljs-keyword">assign</span> duty_change = (duty_current!=duty) ;<br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>        freq_sel_current &lt;= <span class="hljs-number">&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (freq_change &amp; (cnt == <span class="hljs-number">&#x27;b0</span>)) <span class="hljs-keyword">begin</span><br>        freq_sel_current &lt;= freq_sel;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>        duty_current &lt;= <span class="hljs-number">&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (duty_change &amp; (cnt == <span class="hljs-number">&#x27;b0</span>)) <span class="hljs-keyword">begin</span><br>        duty_current &lt;= duty;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">assign</span> config_done = (freq_change | duty_change) &amp; (cnt == <span class="hljs-number">&#x27;b0</span>);<br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk <span class="hljs-keyword">or</span> <span class="hljs-keyword">negedge</span> rst_n) <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span> (!rst_n) <span class="hljs-keyword">begin</span><br>        cnt &lt;= <span class="hljs-number">&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> ((cnt &lt; (period_max-<span class="hljs-number">1</span>)) &amp; period_max_vld) <span class="hljs-keyword">begin</span><br>        cnt &lt;= cnt + <span class="hljs-number">1&#x27;b1</span>;<br>    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span><br>        cnt &lt;= <span class="hljs-number">&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">assign</span> pwm_out = ((cnt &lt; duty_current) | config_done) ? <span class="hljs-number">1&#x27;b1</span> : <span class="hljs-number">1&#x27;b0</span>;<br><br><span class="hljs-keyword">assign</span> duty_error = ((duty &gt; freq_sel) &amp; config_done) ? <span class="hljs-number">1&#x27;b1</span> : <span class="hljs-number">1&#x27;b0</span>;<br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>



<h2 id="交织器-x2F-矩阵转置"><a href="#交织器-x2F-矩阵转置" class="headerlink" title="交织器&#x2F;矩阵转置"></a>交织器&#x2F;矩阵转置</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-comment">// 用 HDL 语言按照节省芯片面积的方式实现交织器，假定输入的数据 datain 顺序为 1、2、 3、…63，输入使能为 datain_ena，经交织器后输出的顺序要求为 1、10、19、28、37、 46、55、2、11、…</span><br><br><span class="hljs-comment">// 即行列交织，按行的顺序进按列的顺序出,输入输出数据均按时钟沿变化。实现时可自己 定义 ram 使用。</span><br><span class="hljs-comment">// 示例</span><br><span class="hljs-number">1</span>  <span class="hljs-number">2</span>  <span class="hljs-number">3</span>  <span class="hljs-number">4</span>  <span class="hljs-number">5</span>  <span class="hljs-number">6</span>  <span class="hljs-number">7</span>  <span class="hljs-number">8</span>  <span class="hljs-number">9</span><br><span class="hljs-number">10</span> <span class="hljs-number">11</span> <span class="hljs-number">12</span> <span class="hljs-number">13</span> <span class="hljs-number">14</span> <span class="hljs-number">15</span> <span class="hljs-number">16</span> <span class="hljs-number">17</span> <span class="hljs-number">18</span><br><span class="hljs-number">19</span> <span class="hljs-number">20</span> <span class="hljs-number">21</span> <span class="hljs-number">22</span> <span class="hljs-number">23</span> <span class="hljs-number">24</span> <span class="hljs-number">25</span> <span class="hljs-number">26</span> <span class="hljs-number">27</span><br><span class="hljs-number">28</span> <span class="hljs-number">29</span> <span class="hljs-number">30</span> <span class="hljs-number">31</span> <span class="hljs-number">32</span> <span class="hljs-number">33</span> <span class="hljs-number">34</span> <span class="hljs-number">35</span> <span class="hljs-number">36</span><br><span class="hljs-number">37</span> <span class="hljs-number">38</span> <span class="hljs-number">39</span> <span class="hljs-number">40</span> <span class="hljs-number">41</span> <span class="hljs-number">42</span> <span class="hljs-number">43</span> <span class="hljs-number">44</span> <span class="hljs-number">45</span><br><span class="hljs-number">46</span> <span class="hljs-number">47</span> <span class="hljs-number">48</span> <span class="hljs-number">49</span> <span class="hljs-number">50</span> <span class="hljs-number">51</span> <span class="hljs-number">52</span> <span class="hljs-number">53</span> <span class="hljs-number">54</span><br><span class="hljs-number">55</span> <span class="hljs-number">56</span> <span class="hljs-number">57</span> <span class="hljs-number">58</span> <span class="hljs-number">59</span> <span class="hljs-number">60</span> <span class="hljs-number">61</span> <span class="hljs-number">62</span> <span class="hljs-number">63</span><br><br><span class="hljs-keyword">module</span> matrix_trans(<br>    <span class="hljs-keyword">input</span>               clk         ,<br>    <span class="hljs-keyword">input</span>               rstn        ,<br>    <span class="hljs-keyword">input</span>       [<span class="hljs-number">5</span>:<span class="hljs-number">0</span>]   datain      ,<br>    <span class="hljs-keyword">input</span>               datain_ena  ,<br> <br>    <span class="hljs-keyword">output</span>      [<span class="hljs-number">5</span>:<span class="hljs-number">0</span>]   dataout     ,<br>    <span class="hljs-keyword">output</span>  <span class="hljs-keyword">reg</span>         dataout_ena <br>);<br> <br><span class="hljs-keyword">reg</span> [<span class="hljs-number">5</span>:<span class="hljs-number">0</span>] ram [<span class="hljs-number">62</span>:<span class="hljs-number">0</span>];  <span class="hljs-comment">//63 numbers</span><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">5</span>:<span class="hljs-number">0</span>] addr_wr,addr_rd;<br> <br><span class="hljs-comment">// write data</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk)<span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span>(!rstn)<span class="hljs-keyword">begin</span><br>        addr_wr &lt;= <span class="hljs-number">6&#x27;d0</span>;<br>    <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span>(datain_ena &amp;&amp; addr_wr &lt; <span class="hljs-number">62</span>)<span class="hljs-keyword">begin</span><br>        addr_wr &lt;= addr_wr + <span class="hljs-number">1&#x27;b1</span>; <br>    <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span>(datain_ena &amp;&amp; addr_wr ==<span class="hljs-number">62</span>)<span class="hljs-keyword">begin</span><br>        addr_wr &lt;= <span class="hljs-number">6&#x27;d0</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk)<span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span>(datain_ena)<span class="hljs-keyword">begin</span><br>        ram[addr_wr] &lt;= datain;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><span class="hljs-comment">// read data</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk)<span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span>(!rstn)<span class="hljs-keyword">begin</span><br>        dataout_ena &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span>(addr_rd == <span class="hljs-number">6&#x27;d62</span>)<span class="hljs-keyword">begin</span><br>        dataout_ena &lt;= <span class="hljs-number">1&#x27;b0</span>;<br>    <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span>(addr_wr == <span class="hljs-number">6&#x27;d62</span> &amp;&amp; datain_ena == <span class="hljs-number">1&#x27;b1</span>)<span class="hljs-keyword">begin</span><br>        dataout_ena &lt;= <span class="hljs-number">1&#x27;b1</span>;<br>    <span class="hljs-keyword">end</span> <br><span class="hljs-keyword">end</span><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk)<span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span>(!rstn)<span class="hljs-keyword">begin</span><br>        addr_rd     &lt;= <span class="hljs-number">6&#x27;d0</span>;<br>    <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span>(dataout_ena==<span class="hljs-number">1&#x27;b1</span> &amp;&amp; addr_rd &lt; <span class="hljs-number">62</span>)<span class="hljs-keyword">begin</span><br>        addr_rd     &lt;= addr_rd + <span class="hljs-number">1&#x27;b1</span>;<br>    <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span>(dataout_ena==<span class="hljs-number">1&#x27;b1</span> &amp;&amp; addr_rd == <span class="hljs-number">62</span>)<span class="hljs-keyword">begin</span><br>        addr_rd     &lt;= <span class="hljs-number">6&#x27;d0</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><span class="hljs-comment">// 9*7 </span><br><span class="hljs-comment">// 0=0,1=9,2=18,3=27,4=36,5=45,6=54, 7=1</span><br><span class="hljs-keyword">assign</span> dataout = ram[((addr_rd)%<span class="hljs-number">7</span>)*<span class="hljs-number">9</span>+addr_rd/<span class="hljs-number">7</span>];<br> <br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>



<h2 id="数据流最大值"><a href="#数据流最大值" class="headerlink" title="数据流最大值"></a>数据流最大值</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-comment">// 一段数据流 data 输入，在 datain_ena 为高时有效时，请将这段数据流的最大次大值 选出，在一段 datain_ena 结束之后给出相应的结果 max，submax 和结果使能 dataout_ena。</span><br><span class="hljs-keyword">module</span> find_max(<br>    <span class="hljs-keyword">input</span>               clk         ,<br>    <span class="hljs-keyword">input</span>    [<span class="hljs-number">4</span>:<span class="hljs-number">0</span>]      datain      ,<br>    <span class="hljs-keyword">input</span>               datain_ena  ,<br>    <span class="hljs-keyword">input</span>               rstn        ,<br> <br>    <span class="hljs-keyword">output</span>  <span class="hljs-keyword">reg</span> [<span class="hljs-number">4</span>:<span class="hljs-number">0</span>]   max         ,  <br>    <span class="hljs-keyword">output</span>  <span class="hljs-keyword">reg</span> [<span class="hljs-number">4</span>:<span class="hljs-number">0</span>]   submax      ,<br>    <span class="hljs-keyword">output</span>              dataout_ena<br>);<br> <br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk)<span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span>(!rstn)<span class="hljs-keyword">begin</span><br>        max &lt;= <span class="hljs-number">5&#x27;d0</span>;<br>        submax &lt;= <span class="hljs-number">5&#x27;d0</span>;<br>    <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span>(datain_ena == <span class="hljs-number">1&#x27;b1</span>)<span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span>(datain &gt; max)<span class="hljs-keyword">begin</span><br>            max &lt;= datain;<br>            submax &lt;= max;<br>        <span class="hljs-keyword">end</span><br>        <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span>(datain == max)<span class="hljs-keyword">begin</span><br>            submax &lt;= datain;<br>        <span class="hljs-keyword">end</span><br>        <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span>(datain &gt;=submax &amp;&amp; datain &lt; max)<span class="hljs-keyword">begin</span><br>            submax &lt;= datain;<br>        <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br><span class="hljs-keyword">reg</span> [<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] count;<br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk)<span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">if</span>(!rstn)<span class="hljs-keyword">begin</span><br>       count &lt;= <span class="hljs-number">2&#x27;d0</span>; <br>    <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span>(datain_ena &amp;&amp; count &lt; <span class="hljs-number">2&#x27;d3</span>)<span class="hljs-keyword">begin</span><br>        count &lt;= count + <span class="hljs-number">1&#x27;b1</span>;<br>    <span class="hljs-keyword">end</span><br><span class="hljs-keyword">end</span><br> <br><span class="hljs-keyword">assign</span> dataout_ena = (count &gt;= <span class="hljs-number">2</span>) ? <span class="hljs-number">1</span>:<span class="hljs-number">0</span>;  <span class="hljs-comment">//if input number &gt;= 2 , dataout_ena = 1</span><br> <br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>



<h2 id="斐波那契数列实现"><a href="#斐波那契数列实现" class="headerlink" title="斐波那契数列实现"></a>斐波那契数列实现</h2><h2 id="扰码器实现"><a href="#扰码器实现" class="headerlink" title="扰码器实现"></a>扰码器实现</h2><h2 id="参考"><a href="#参考" class="headerlink" title="参考"></a>参考</h2><p><a target="_blank" rel="noopener" href="https://blog.csdn.net/qq_57502075/article/details/127072341">数字IC手撕代码—百题斩_手撕代码百题斩‘-CSDN博客</a></p>

                
              </div>
            
            <hr/>
            <div>
              <div class="post-metas my-3">
  
    <div class="post-meta mr-3 d-flex align-items-center">
      <i class="iconfont icon-category"></i>
      

<span class="category-chains">
  
  
    
      <span class="category-chain">
        
  <a href="/categories/IC/" class="category-chain-item">IC</a>
  
  

      </span>
    
  
</span>

    </div>
  
  
    <div class="post-meta">
      <i class="iconfont icon-tags"></i>
      
        <a href="/tags/IC/">#IC</a>
      
    </div>
  
</div>


              
  

  <div class="license-box my-3">
    <div class="license-title">
      <div>电路模块</div>
      <div>http://vinters-v.github.io/2025/04/02/数字IC_电路模块/</div>
    </div>
    <div class="license-meta">
      
        <div class="license-meta-item">
          <div>作者</div>
          <div>Vinters-v</div>
        </div>
      
      
        <div class="license-meta-item license-meta-date">
          <div>发布于</div>
          <div>2025年4月2日</div>
        </div>
      
      
      
        <div class="license-meta-item">
          <div>许可协议</div>
          <div>
            
              
              
                <a target="_blank" href="https://creativecommons.org/licenses/by/4.0/">
                  <span class="hint--top hint--rounded" aria-label="BY - 署名">
                    <i class="iconfont icon-by"></i>
                  </span>
                </a>
              
            
          </div>
        </div>
      
    </div>
    <div class="license-icon iconfont"></div>
  </div>



              
                <div class="post-prevnext my-3">
                  <article class="post-prev col-6">
                    
                    
                      <a href="/2025/04/06/%E6%95%B0%E5%AD%97IC_AXI4%E5%8D%8F%E8%AE%AE%E6%80%BB%E7%BB%93/" title="AXI4协议">
                        <i class="iconfont icon-arrowleft"></i>
                        <span class="hidden-mobile">AXI4协议</span>
                        <span class="visible-mobile">上一篇</span>
                      </a>
                    
                  </article>
                  <article class="post-next col-6">
                    
                    
                      <a href="/2025/03/29/%E6%95%B0%E5%AD%97IC_SystemVerilog/" title="SystemVerilog语法">
                        <span class="hidden-mobile">SystemVerilog语法</span>
                        <span class="visible-mobile">下一篇</span>
                        <i class="iconfont icon-arrowright"></i>
                      </a>
                    
                  </article>
                </div>
              
            </div>

            
          </article>
        </div>
      </div>
    </div>

    <div class="side-col d-none d-lg-block col-lg-2">
      

    </div>
  </div>
</div>





  



  



  



  



  


  
  









    

    
      <a id="scroll-top-button" aria-label="TOP" href="#" role="button">
        <i class="iconfont icon-arrowup" aria-hidden="true"></i>
      </a>
    

    
      <div class="modal fade" id="modalSearch" tabindex="-1" role="dialog" aria-labelledby="ModalLabel"
     aria-hidden="true">
  <div class="modal-dialog modal-dialog-scrollable modal-lg" role="document">
    <div class="modal-content">
      <div class="modal-header text-center">
        <h4 class="modal-title w-100 font-weight-bold">搜索</h4>
        <button type="button" id="local-search-close" class="close" data-dismiss="modal" aria-label="Close">
          <span aria-hidden="true">&times;</span>
        </button>
      </div>
      <div class="modal-body mx-3">
        <div class="md-form mb-5">
          <input type="text" id="local-search-input" class="form-control validate">
          <label data-error="x" data-success="v" for="local-search-input">关键词</label>
        </div>
        <div class="list-group" id="local-search-result"></div>
      </div>
    </div>
  </div>
</div>

    

    
  </main>

  <footer>
    <div class="footer-inner">
  
    <div class="footer-content">
       <a href="https://hexo.io" target="_blank" rel="nofollow noopener"><span>Hexo</span></a> <i class="iconfont icon-love"></i> <a href="https://github.com/fluid-dev/hexo-theme-fluid" target="_blank" rel="nofollow noopener"><span>Fluid</span></a> 
    </div>
  
  
  
  
</div>

  </footer>

  <!-- Scripts -->
  
  <script  src="https://lib.baomitu.com/nprogress/0.2.0/nprogress.min.js" ></script>
  <link  rel="stylesheet" href="https://lib.baomitu.com/nprogress/0.2.0/nprogress.min.css" />

  <script>
    NProgress.configure({"showSpinner":false,"trickleSpeed":100})
    NProgress.start()
    window.addEventListener('load', function() {
      NProgress.done();
    })
  </script>


<script  src="https://lib.baomitu.com/jquery/3.6.0/jquery.min.js" ></script>
<script  src="https://lib.baomitu.com/twitter-bootstrap/4.6.1/js/bootstrap.min.js" ></script>
<script  src="/js/events.js" ></script>
<script  src="/js/plugins.js" ></script>


  <script  src="https://lib.baomitu.com/typed.js/2.0.12/typed.min.js" ></script>
  <script>
    (function (window, document) {
      var typing = Fluid.plugins.typing;
      var subtitle = document.getElementById('subtitle');
      if (!subtitle || !typing) {
        return;
      }
      var text = subtitle.getAttribute('data-typed-text');
      
        typing(text);
      
    })(window, document);
  </script>




  
    <script  src="/js/img-lazyload.js" ></script>
  




  
<script>
  Fluid.utils.createScript('https://lib.baomitu.com/tocbot/4.18.2/tocbot.min.js', function() {
    var toc = jQuery('#toc');
    if (toc.length === 0 || !window.tocbot) { return; }
    var boardCtn = jQuery('#board-ctn');
    var boardTop = boardCtn.offset().top;

    window.tocbot.init(Object.assign({
      tocSelector     : '#toc-body',
      contentSelector : '.markdown-body',
      linkClass       : 'tocbot-link',
      activeLinkClass : 'tocbot-active-link',
      listClass       : 'tocbot-list',
      isCollapsedClass: 'tocbot-is-collapsed',
      collapsibleClass: 'tocbot-is-collapsible',
      scrollSmooth    : true,
      includeTitleTags: true,
      headingsOffset  : -boardTop,
    }, CONFIG.toc));
    if (toc.find('.toc-list-item').length > 0) {
      toc.css('visibility', 'visible');
    }

    Fluid.events.registerRefreshCallback(function() {
      if ('tocbot' in window) {
        tocbot.refresh();
        var toc = jQuery('#toc');
        if (toc.length === 0 || !tocbot) {
          return;
        }
        if (toc.find('.toc-list-item').length > 0) {
          toc.css('visibility', 'visible');
        }
      }
    });
  });
</script>


  <script src=https://lib.baomitu.com/clipboard.js/2.0.11/clipboard.min.js></script>

  <script>Fluid.plugins.codeWidget();</script>


  
<script>
  Fluid.utils.createScript('https://lib.baomitu.com/anchor-js/4.3.1/anchor.min.js', function() {
    window.anchors.options = {
      placement: CONFIG.anchorjs.placement,
      visible  : CONFIG.anchorjs.visible
    };
    if (CONFIG.anchorjs.icon) {
      window.anchors.options.icon = CONFIG.anchorjs.icon;
    }
    var el = (CONFIG.anchorjs.element || 'h1,h2,h3,h4,h5,h6').split(',');
    var res = [];
    for (var item of el) {
      res.push('.markdown-body > ' + item.trim());
    }
    if (CONFIG.anchorjs.placement === 'left') {
      window.anchors.options.class = 'anchorjs-link-left';
    }
    window.anchors.add(res.join(', '));

    Fluid.events.registerRefreshCallback(function() {
      if ('anchors' in window) {
        anchors.removeAll();
        var el = (CONFIG.anchorjs.element || 'h1,h2,h3,h4,h5,h6').split(',');
        var res = [];
        for (var item of el) {
          res.push('.markdown-body > ' + item.trim());
        }
        if (CONFIG.anchorjs.placement === 'left') {
          anchors.options.class = 'anchorjs-link-left';
        }
        anchors.add(res.join(', '));
      }
    });
  });
</script>


  
<script>
  Fluid.utils.createScript('https://lib.baomitu.com/fancybox/3.5.7/jquery.fancybox.min.js', function() {
    Fluid.plugins.fancyBox();
  });
</script>


  <script>Fluid.plugins.imageCaption();</script>

  
      <script>
        if (!window.MathJax) {
          window.MathJax = {
            tex    : {
              inlineMath: { '[+]': [['$', '$']] }
            },
            loader : {
              load: ['ui/lazy']
            },
            options: {
              renderActions: {
                insertedScript: [200, () => {
                  document.querySelectorAll('mjx-container').forEach(node => {
                    let target = node.parentNode;
                    if (target.nodeName.toLowerCase() === 'li') {
                      target.parentNode.classList.add('has-jax');
                    }
                  });
                }, '', false]
              }
            }
          };
        } else {
          MathJax.startup.document.state(0);
          MathJax.texReset();
          MathJax.typeset();
          MathJax.typesetPromise();
        }

        Fluid.events.registerRefreshCallback(function() {
          if ('MathJax' in window && MathJax.startup.document && typeof MathJax.startup.document.state === 'function') {
            MathJax.startup.document.state(0);
            MathJax.texReset();
            MathJax.typeset();
            MathJax.typesetPromise();
          }
        });
      </script>
    

  <script  src="https://lib.baomitu.com/mathjax/3.2.2/es5/tex-mml-chtml.js" ></script>

  <script  src="/js/local-search.js" ></script>





<!-- 主题的启动项，将它保持在最底部 -->
<!-- the boot of the theme, keep it at the bottom -->
<script  src="/js/boot.js" ></script>


  

  <noscript>
    <div class="noscript-warning">博客在允许 JavaScript 运行的环境下浏览效果更佳</div>
  </noscript>
</body>
</html>
