#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21db490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21b7160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x2201a40 .functor NOT 1, L_0x2204730, C4<0>, C4<0>, C4<0>;
L_0x22044c0 .functor XOR 5, L_0x2204380, L_0x2204420, C4<00000>, C4<00000>;
L_0x2204620 .functor XOR 5, L_0x22044c0, L_0x2204580, C4<00000>, C4<00000>;
v0x2200dc0_0 .net *"_ivl_10", 4 0, L_0x2204580;  1 drivers
v0x2200ec0_0 .net *"_ivl_12", 4 0, L_0x2204620;  1 drivers
v0x2200fa0_0 .net *"_ivl_2", 4 0, L_0x22042e0;  1 drivers
v0x2201060_0 .net *"_ivl_4", 4 0, L_0x2204380;  1 drivers
v0x2201140_0 .net *"_ivl_6", 4 0, L_0x2204420;  1 drivers
v0x2201270_0 .net *"_ivl_8", 4 0, L_0x22044c0;  1 drivers
v0x2201350_0 .var "clk", 0 0;
v0x22013f0_0 .var/2u "stats1", 159 0;
v0x22014b0_0 .var/2u "strobe", 0 0;
v0x2201600_0 .net "sum_dut", 4 0, L_0x2204090;  1 drivers
v0x22016c0_0 .net "sum_ref", 4 0, L_0x2201de0;  1 drivers
v0x2201760_0 .net "tb_match", 0 0, L_0x2204730;  1 drivers
v0x2201800_0 .net "tb_mismatch", 0 0, L_0x2201a40;  1 drivers
v0x22018c0_0 .net "x", 3 0, v0x21fd0b0_0;  1 drivers
v0x2201980_0 .net "y", 3 0, v0x21fd170_0;  1 drivers
L_0x22042e0 .concat [ 5 0 0 0], L_0x2201de0;
L_0x2204380 .concat [ 5 0 0 0], L_0x2201de0;
L_0x2204420 .concat [ 5 0 0 0], L_0x2204090;
L_0x2204580 .concat [ 5 0 0 0], L_0x2201de0;
L_0x2204730 .cmp/eeq 5, L_0x22042e0, L_0x2204620;
S_0x21c0f00 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x21b7160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x21c42d0_0 .net *"_ivl_0", 4 0, L_0x2201ad0;  1 drivers
L_0x7f189e020018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x21c1a30_0 .net *"_ivl_3", 0 0, L_0x7f189e020018;  1 drivers
v0x21fc8a0_0 .net *"_ivl_4", 4 0, L_0x2201c60;  1 drivers
L_0x7f189e020060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x21fc960_0 .net *"_ivl_7", 0 0, L_0x7f189e020060;  1 drivers
v0x21fca40_0 .net "sum", 4 0, L_0x2201de0;  alias, 1 drivers
v0x21fcb70_0 .net "x", 3 0, v0x21fd0b0_0;  alias, 1 drivers
v0x21fcc50_0 .net "y", 3 0, v0x21fd170_0;  alias, 1 drivers
L_0x2201ad0 .concat [ 4 1 0 0], v0x21fd0b0_0, L_0x7f189e020018;
L_0x2201c60 .concat [ 4 1 0 0], v0x21fd170_0, L_0x7f189e020060;
L_0x2201de0 .arith/sum 5, L_0x2201ad0, L_0x2201c60;
S_0x21fcdb0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x21b7160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x21fcfd0_0 .net "clk", 0 0, v0x2201350_0;  1 drivers
v0x21fd0b0_0 .var "x", 3 0;
v0x21fd170_0 .var "y", 3 0;
E_0x21ca950/0 .event negedge, v0x21fcfd0_0;
E_0x21ca950/1 .event posedge, v0x21fcfd0_0;
E_0x21ca950 .event/or E_0x21ca950/0, E_0x21ca950/1;
S_0x21fd250 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x21b7160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x2204220 .functor BUFZ 1, L_0x2203c00, C4<0>, C4<0>, C4<0>;
v0x2200410_0 .net *"_ivl_30", 0 0, L_0x2204220;  1 drivers
v0x2200510_0 .net "c1", 0 0, L_0x2202440;  1 drivers
v0x22005d0_0 .net "c2", 0 0, L_0x2202c30;  1 drivers
v0x22006c0_0 .net "c3", 0 0, L_0x2203410;  1 drivers
v0x22007b0_0 .net "c4", 0 0, L_0x2203c00;  1 drivers
v0x22008a0_0 .net "sum", 4 0, L_0x2204090;  alias, 1 drivers
v0x2200940_0 .net "x", 3 0, v0x21fd0b0_0;  alias, 1 drivers
v0x2200a30_0 .net "y", 3 0, v0x21fd170_0;  alias, 1 drivers
L_0x2202550 .part v0x21fd0b0_0, 0, 1;
L_0x2202680 .part v0x21fd170_0, 0, 1;
L_0x2202d40 .part v0x21fd0b0_0, 1, 1;
L_0x2202e70 .part v0x21fd170_0, 1, 1;
L_0x2203520 .part v0x21fd0b0_0, 2, 1;
L_0x2203650 .part v0x21fd170_0, 2, 1;
L_0x2203d60 .part v0x21fd0b0_0, 3, 1;
L_0x2203e90 .part v0x21fd170_0, 3, 1;
LS_0x2204090_0_0 .concat8 [ 1 1 1 1], L_0x2201f90, L_0x22028b0, L_0x2203040, L_0x2203830;
LS_0x2204090_0_4 .concat8 [ 1 0 0 0], L_0x2204220;
L_0x2204090 .concat8 [ 4 1 0 0], LS_0x2204090_0_0, LS_0x2204090_0_4;
S_0x21fd430 .scope module, "FA0" "full_adder" 4 9, 4 44 0, S_0x21fd250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2201e80 .functor XOR 1, L_0x2202550, L_0x2202680, C4<0>, C4<0>;
L_0x7f189e0200a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2201f90 .functor XOR 1, L_0x2201e80, L_0x7f189e0200a8, C4<0>, C4<0>;
L_0x2202050 .functor AND 1, L_0x2202550, L_0x2202680, C4<1>, C4<1>;
L_0x2202190 .functor AND 1, L_0x2202680, L_0x7f189e0200a8, C4<1>, C4<1>;
L_0x2202280 .functor OR 1, L_0x2202050, L_0x2202190, C4<0>, C4<0>;
L_0x2202390 .functor AND 1, L_0x2202550, L_0x7f189e0200a8, C4<1>, C4<1>;
L_0x2202440 .functor OR 1, L_0x2202280, L_0x2202390, C4<0>, C4<0>;
v0x21fd6c0_0 .net *"_ivl_0", 0 0, L_0x2201e80;  1 drivers
v0x21fd7c0_0 .net *"_ivl_10", 0 0, L_0x2202390;  1 drivers
v0x21fd8a0_0 .net *"_ivl_4", 0 0, L_0x2202050;  1 drivers
v0x21fd990_0 .net *"_ivl_6", 0 0, L_0x2202190;  1 drivers
v0x21fda70_0 .net *"_ivl_8", 0 0, L_0x2202280;  1 drivers
v0x21fdba0_0 .net "a", 0 0, L_0x2202550;  1 drivers
v0x21fdc60_0 .net "b", 0 0, L_0x2202680;  1 drivers
v0x21fdd20_0 .net "cin", 0 0, L_0x7f189e0200a8;  1 drivers
v0x21fdde0_0 .net "cout", 0 0, L_0x2202440;  alias, 1 drivers
v0x21fdea0_0 .net "sum", 0 0, L_0x2201f90;  1 drivers
S_0x21fe000 .scope module, "FA1" "full_adder" 4 17, 4 44 0, S_0x21fd250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2202840 .functor XOR 1, L_0x2202d40, L_0x2202e70, C4<0>, C4<0>;
L_0x22028b0 .functor XOR 1, L_0x2202840, L_0x2202440, C4<0>, C4<0>;
L_0x22029b0 .functor AND 1, L_0x2202d40, L_0x2202e70, C4<1>, C4<1>;
L_0x2202a20 .functor AND 1, L_0x2202e70, L_0x2202440, C4<1>, C4<1>;
L_0x2202ac0 .functor OR 1, L_0x22029b0, L_0x2202a20, C4<0>, C4<0>;
L_0x2202b80 .functor AND 1, L_0x2202d40, L_0x2202440, C4<1>, C4<1>;
L_0x2202c30 .functor OR 1, L_0x2202ac0, L_0x2202b80, C4<0>, C4<0>;
v0x21fe260_0 .net *"_ivl_0", 0 0, L_0x2202840;  1 drivers
v0x21fe340_0 .net *"_ivl_10", 0 0, L_0x2202b80;  1 drivers
v0x21fe420_0 .net *"_ivl_4", 0 0, L_0x22029b0;  1 drivers
v0x21fe510_0 .net *"_ivl_6", 0 0, L_0x2202a20;  1 drivers
v0x21fe5f0_0 .net *"_ivl_8", 0 0, L_0x2202ac0;  1 drivers
v0x21fe720_0 .net "a", 0 0, L_0x2202d40;  1 drivers
v0x21fe7e0_0 .net "b", 0 0, L_0x2202e70;  1 drivers
v0x21fe8a0_0 .net "cin", 0 0, L_0x2202440;  alias, 1 drivers
v0x21fe940_0 .net "cout", 0 0, L_0x2202c30;  alias, 1 drivers
v0x21fea70_0 .net "sum", 0 0, L_0x22028b0;  1 drivers
S_0x21fec00 .scope module, "FA2" "full_adder" 4 25, 4 44 0, S_0x21fd250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2202fd0 .functor XOR 1, L_0x2203520, L_0x2203650, C4<0>, C4<0>;
L_0x2203040 .functor XOR 1, L_0x2202fd0, L_0x2202c30, C4<0>, C4<0>;
L_0x2203140 .functor AND 1, L_0x2203520, L_0x2203650, C4<1>, C4<1>;
L_0x22031b0 .functor AND 1, L_0x2203650, L_0x2202c30, C4<1>, C4<1>;
L_0x2203250 .functor OR 1, L_0x2203140, L_0x22031b0, C4<0>, C4<0>;
L_0x2203360 .functor AND 1, L_0x2203520, L_0x2202c30, C4<1>, C4<1>;
L_0x2203410 .functor OR 1, L_0x2203250, L_0x2203360, C4<0>, C4<0>;
v0x21fee70_0 .net *"_ivl_0", 0 0, L_0x2202fd0;  1 drivers
v0x21fef50_0 .net *"_ivl_10", 0 0, L_0x2203360;  1 drivers
v0x21ff030_0 .net *"_ivl_4", 0 0, L_0x2203140;  1 drivers
v0x21ff120_0 .net *"_ivl_6", 0 0, L_0x22031b0;  1 drivers
v0x21ff200_0 .net *"_ivl_8", 0 0, L_0x2203250;  1 drivers
v0x21ff330_0 .net "a", 0 0, L_0x2203520;  1 drivers
v0x21ff3f0_0 .net "b", 0 0, L_0x2203650;  1 drivers
v0x21ff4b0_0 .net "cin", 0 0, L_0x2202c30;  alias, 1 drivers
v0x21ff550_0 .net "cout", 0 0, L_0x2203410;  alias, 1 drivers
v0x21ff680_0 .net "sum", 0 0, L_0x2203040;  1 drivers
S_0x21ff810 .scope module, "FA3" "full_adder" 4 33, 4 44 0, S_0x21fd250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x22037c0 .functor XOR 1, L_0x2203d60, L_0x2203e90, C4<0>, C4<0>;
L_0x2203830 .functor XOR 1, L_0x22037c0, L_0x2203410, C4<0>, C4<0>;
L_0x2203930 .functor AND 1, L_0x2203d60, L_0x2203e90, C4<1>, C4<1>;
L_0x22039a0 .functor AND 1, L_0x2203e90, L_0x2203410, C4<1>, C4<1>;
L_0x2203a40 .functor OR 1, L_0x2203930, L_0x22039a0, C4<0>, C4<0>;
L_0x2203b50 .functor AND 1, L_0x2203d60, L_0x2203410, C4<1>, C4<1>;
L_0x2203c00 .functor OR 1, L_0x2203a40, L_0x2203b50, C4<0>, C4<0>;
v0x21ffa50_0 .net *"_ivl_0", 0 0, L_0x22037c0;  1 drivers
v0x21ffb50_0 .net *"_ivl_10", 0 0, L_0x2203b50;  1 drivers
v0x21ffc30_0 .net *"_ivl_4", 0 0, L_0x2203930;  1 drivers
v0x21ffd20_0 .net *"_ivl_6", 0 0, L_0x22039a0;  1 drivers
v0x21ffe00_0 .net *"_ivl_8", 0 0, L_0x2203a40;  1 drivers
v0x21fff30_0 .net "a", 0 0, L_0x2203d60;  1 drivers
v0x21ffff0_0 .net "b", 0 0, L_0x2203e90;  1 drivers
v0x22000b0_0 .net "cin", 0 0, L_0x2203410;  alias, 1 drivers
v0x2200150_0 .net "cout", 0 0, L_0x2203c00;  alias, 1 drivers
v0x2200280_0 .net "sum", 0 0, L_0x2203830;  1 drivers
S_0x2200bc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x21b7160;
 .timescale -12 -12;
E_0x21cae00 .event anyedge, v0x22014b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x22014b0_0;
    %nor/r;
    %assign/vec4 v0x22014b0_0, 0;
    %wait E_0x21cae00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21fcdb0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21ca950;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x21fd170_0, 0;
    %assign/vec4 v0x21fd0b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x21b7160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2201350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22014b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x21b7160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x2201350_0;
    %inv;
    %store/vec4 v0x2201350_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x21b7160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21fcfd0_0, v0x2201800_0, v0x22018c0_0, v0x2201980_0, v0x22016c0_0, v0x2201600_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x21b7160;
T_5 ;
    %load/vec4 v0x22013f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x22013f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x22013f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x22013f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x22013f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x22013f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x22013f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x21b7160;
T_6 ;
    %wait E_0x21ca950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22013f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22013f0_0, 4, 32;
    %load/vec4 v0x2201760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x22013f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22013f0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22013f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22013f0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x22016c0_0;
    %load/vec4 v0x22016c0_0;
    %load/vec4 v0x2201600_0;
    %xor;
    %load/vec4 v0x22016c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x22013f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22013f0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x22013f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22013f0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/m2014_q4j/iter0/response30/top_module.sv";
