/*******************************************************************************
* DISCLAIMER
* This software is supplied by Renesas Electronics Corporation and is only
* intended for use with Renesas products. No other uses are authorized. This
* software is owned by Renesas Electronics Corporation and is protected under
* all applicable laws, including copyright laws.
* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
* THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
* LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
* AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
* TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
* ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
* FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
* ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
* BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
* Renesas reserves the right, without notice, to make changes to this software
* and to discontinue the availability of this software. By using this software,
* you agree to the additional terms and conditions found by accessing the
* following link:
* http://www.renesas.com/disclaimer
* Copyright (C) 2018 Renesas Electronics Corporation. All rights reserved.
*******************************************************************************/ 
#ifndef EPTPC0_IOBITMASK_H
#define EPTPC0_IOBITMASK_H


/* ==== Mask values for IO registers ==== */

#define EPTPC0_SYSR_OFMUD                                                      (0x00000001u)
#define EPTPC0_SYSR_OFMUD_SHIFT                                                (0u)
#define EPTPC0_SYSR_INTCHG                                                     (0x00000002u)
#define EPTPC0_SYSR_INTCHG_SHIFT                                               (1u)
#define EPTPC0_SYSR_MPDUD                                                      (0x00000004u)
#define EPTPC0_SYSR_MPDUD_SHIFT                                                (2u)
#define EPTPC0_SYSR_DRPTO                                                      (0x00000010u)
#define EPTPC0_SYSR_DRPTO_SHIFT                                                (4u)
#define EPTPC0_SYSR_INTDEV                                                     (0x00000020u)
#define EPTPC0_SYSR_INTDEV_SHIFT                                               (5u)
#define EPTPC0_SYSR_DRQOVR                                                     (0x00000040u)
#define EPTPC0_SYSR_DRQOVR_SHIFT                                               (6u)
#define EPTPC0_SYSR_RECLP                                                      (0x00001000u)
#define EPTPC0_SYSR_RECLP_SHIFT                                                (12u)
#define EPTPC0_SYSR_INFABT                                                     (0x00004000u)
#define EPTPC0_SYSR_INFABT_SHIFT                                               (14u)
#define EPTPC0_SYSR_RESDN                                                      (0x00010000u)
#define EPTPC0_SYSR_RESDN_SHIFT                                                (16u)
#define EPTPC0_SYSR_GENDN                                                      (0x00020000u)
#define EPTPC0_SYSR_GENDN_SHIFT                                                (17u)
#define EPTPC0_SYIPR_OFMUD                                                     (0x00000001u)
#define EPTPC0_SYIPR_OFMUD_SHIFT                                               (0u)
#define EPTPC0_SYIPR_INTCHG                                                    (0x00000002u)
#define EPTPC0_SYIPR_INTCHG_SHIFT                                              (1u)
#define EPTPC0_SYIPR_MPDUD                                                     (0x00000004u)
#define EPTPC0_SYIPR_MPDUD_SHIFT                                               (2u)
#define EPTPC0_SYIPR_DRPTO                                                     (0x00000010u)
#define EPTPC0_SYIPR_DRPTO_SHIFT                                               (4u)
#define EPTPC0_SYIPR_INTDEV                                                    (0x00000020u)
#define EPTPC0_SYIPR_INTDEV_SHIFT                                              (5u)
#define EPTPC0_SYIPR_DRQOVR                                                    (0x00000040u)
#define EPTPC0_SYIPR_DRQOVR_SHIFT                                              (6u)
#define EPTPC0_SYIPR_RECLP                                                     (0x00001000u)
#define EPTPC0_SYIPR_RECLP_SHIFT                                               (12u)
#define EPTPC0_SYIPR_INFABT                                                    (0x00004000u)
#define EPTPC0_SYIPR_INFABT_SHIFT                                              (14u)
#define EPTPC0_SYIPR_RESDN                                                     (0x00010000u)
#define EPTPC0_SYIPR_RESDN_SHIFT                                               (16u)
#define EPTPC0_SYIPR_GENDN                                                     (0x00020000u)
#define EPTPC0_SYIPR_GENDN_SHIFT                                               (17u)
#define EPTPC0_SYMACRU_SYMACRU                                                 (0x00FFFFFFu)
#define EPTPC0_SYMACRU_SYMACRU_SHIFT                                           (0u)
#define EPTPC0_SYMACRL_SYMACRL                                                 (0x00FFFFFFu)
#define EPTPC0_SYMACRL_SYMACRL_SHIFT                                           (0u)
#define EPTPC0_SYLLCCTLR_CTL                                                   (0x000000FFu)
#define EPTPC0_SYLLCCTLR_CTL_SHIFT                                             (0u)
#define EPTPC0_SYIPADDRR_SYIPADDRR                                             (0xFFFFFFFFu)
#define EPTPC0_SYIPADDRR_SYIPADDRR_SHIFT                                       (0u)
#define EPTPC0_SYSPVRR_VER                                                     (0x0000000Fu)
#define EPTPC0_SYSPVRR_VER_SHIFT                                               (0u)
#define EPTPC0_SYSPVRR_TRSP                                                    (0x000000F0u)
#define EPTPC0_SYSPVRR_TRSP_SHIFT                                              (4u)
#define EPTPC0_SYDOMR_DNUM                                                     (0x000000FFu)
#define EPTPC0_SYDOMR_DNUM_SHIFT                                               (0u)
#define EPTPC0_ANFR_FLAG0                                                      (0x00000001u)
#define EPTPC0_ANFR_FLAG0_SHIFT                                                (0u)
#define EPTPC0_ANFR_FLAG1                                                      (0x00000002u)
#define EPTPC0_ANFR_FLAG1_SHIFT                                                (1u)
#define EPTPC0_ANFR_FLAG2                                                      (0x00000004u)
#define EPTPC0_ANFR_FLAG2_SHIFT                                                (2u)
#define EPTPC0_ANFR_FLAG3                                                      (0x00000008u)
#define EPTPC0_ANFR_FLAG3_SHIFT                                                (3u)
#define EPTPC0_ANFR_FLAG4                                                      (0x00000010u)
#define EPTPC0_ANFR_FLAG4_SHIFT                                                (4u)
#define EPTPC0_ANFR_FLAG5                                                      (0x00000020u)
#define EPTPC0_ANFR_FLAG5_SHIFT                                                (5u)
#define EPTPC0_ANFR_FLAG8                                                      (0x00000100u)
#define EPTPC0_ANFR_FLAG8_SHIFT                                                (8u)
#define EPTPC0_ANFR_FLAG10                                                     (0x00000400u)
#define EPTPC0_ANFR_FLAG10_SHIFT                                               (10u)
#define EPTPC0_ANFR_FLAG13                                                     (0x00002000u)
#define EPTPC0_ANFR_FLAG13_SHIFT                                               (13u)
#define EPTPC0_ANFR_FLAG14                                                     (0x00004000u)
#define EPTPC0_ANFR_FLAG14_SHIFT                                               (14u)
#define EPTPC0_SYNFR_FLAG10                                                    (0x00000400u)
#define EPTPC0_SYNFR_FLAG10_SHIFT                                              (10u)
#define EPTPC0_SYNFR_FLAG13                                                    (0x00002000u)
#define EPTPC0_SYNFR_FLAG13_SHIFT                                              (13u)
#define EPTPC0_SYNFR_FLAG14                                                    (0x00004000u)
#define EPTPC0_SYNFR_FLAG14_SHIFT                                              (14u)
#define EPTPC0_DYRQFR_FLAG10                                                   (0x00000400u)
#define EPTPC0_DYRQFR_FLAG10_SHIFT                                             (10u)
#define EPTPC0_DYRQFR_FLAG13                                                   (0x00002000u)
#define EPTPC0_DYRQFR_FLAG13_SHIFT                                             (13u)
#define EPTPC0_DYRQFR_FLAG14                                                   (0x00004000u)
#define EPTPC0_DYRQFR_FLAG14_SHIFT                                             (14u)
#define EPTPC0_DYRPFR_FLAG8                                                    (0x00000100u)
#define EPTPC0_DYRPFR_FLAG8_SHIFT                                              (8u)
#define EPTPC0_DYRPFR_FLAG9                                                    (0x00000200u)
#define EPTPC0_DYRPFR_FLAG9_SHIFT                                              (9u)
#define EPTPC0_DYRPFR_FLAG10                                                   (0x00000400u)
#define EPTPC0_DYRPFR_FLAG10_SHIFT                                             (10u)
#define EPTPC0_DYRPFR_FLAG13                                                   (0x00002000u)
#define EPTPC0_DYRPFR_FLAG13_SHIFT                                             (13u)
#define EPTPC0_DYRPFR_FLAG14                                                   (0x00004000u)
#define EPTPC0_DYRPFR_FLAG14_SHIFT                                             (14u)
#define EPTPC0_SYCIDRL_SYCIDRL                                                 (0xFFFFFFFFu)
#define EPTPC0_SYCIDRL_SYCIDRL_SHIFT                                           (0u)
#define EPTPC0_SYCIDRU_SYCIDRU                                                 (0xFFFFFFFFu)
#define EPTPC0_SYCIDRU_SYCIDRU_SHIFT                                           (0u)
#define EPTPC0_SYPNUMR_PNUM                                                    (0x0000FFFFu)
#define EPTPC0_SYPNUMR_PNUM_SHIFT                                              (0u)
#define EPTPC0_SYRVLDR_BMUP                                                    (0x00000001u)
#define EPTPC0_SYRVLDR_BMUP_SHIFT                                              (0u)
#define EPTPC0_SYRVLDR_STUP                                                    (0x00000002u)
#define EPTPC0_SYRVLDR_STUP_SHIFT                                              (1u)
#define EPTPC0_SYRVLDR_ANUP                                                    (0x00000004u)
#define EPTPC0_SYRVLDR_ANUP_SHIFT                                              (2u)
#define EPTPC0_SYRFL1R_ANCE                                                    (0x00000003u)
#define EPTPC0_SYRFL1R_ANCE_SHIFT                                              (0u)
#define EPTPC0_SYRFL1R_SYNC                                                    (0x00000070u)
#define EPTPC0_SYRFL1R_SYNC_SHIFT                                              (4u)
#define EPTPC0_SYRFL1R_FUP                                                     (0x00000700u)
#define EPTPC0_SYRFL1R_FUP_SHIFT                                               (8u)
#define EPTPC0_SYRFL1R_DRQ                                                     (0x00007000u)
#define EPTPC0_SYRFL1R_DRQ_SHIFT                                               (12u)
#define EPTPC0_SYRFL1R_DRP                                                     (0x00070000u)
#define EPTPC0_SYRFL1R_DRP_SHIFT                                               (16u)
#define EPTPC0_SYRFL1R_PDRQ                                                    (0x00700000u)
#define EPTPC0_SYRFL1R_PDRQ_SHIFT                                              (20u)
#define EPTPC0_SYRFL1R_PDRP                                                    (0x07000000u)
#define EPTPC0_SYRFL1R_PDRP_SHIFT                                              (24u)
#define EPTPC0_SYRFL1R_PDFUP                                                   (0x70000000u)
#define EPTPC0_SYRFL1R_PDFUP_SHIFT                                             (28u)
#define EPTPC0_SYRFL2R_MAN                                                     (0x00000003u)
#define EPTPC0_SYRFL2R_MAN_SHIFT                                               (0u)
#define EPTPC0_SYRFL2R_SIG                                                     (0x00000030u)
#define EPTPC0_SYRFL2R_SIG_SHIFT                                               (4u)
#define EPTPC0_SYRFL2R_ILL                                                     (0x30000000u)
#define EPTPC0_SYRFL2R_ILL_SHIFT                                               (28u)
#define EPTPC0_SYTRENR_ANCE                                                    (0x00000001u)
#define EPTPC0_SYTRENR_ANCE_SHIFT                                              (0u)
#define EPTPC0_SYTRENR_SYNC                                                    (0x00000010u)
#define EPTPC0_SYTRENR_SYNC_SHIFT                                              (4u)
#define EPTPC0_SYTRENR_DRQ                                                     (0x00000100u)
#define EPTPC0_SYTRENR_DRQ_SHIFT                                               (8u)
#define EPTPC0_SYTRENR_PDRQ                                                    (0x00001000u)
#define EPTPC0_SYTRENR_PDRQ_SHIFT                                              (12u)
#define EPTPC0_MTCIDL_MTCIDL                                                   (0xFFFFFFFFu)
#define EPTPC0_MTCIDL_MTCIDL_SHIFT                                             (0u)
#define EPTPC0_MTCIDU_MTCIDU                                                   (0xFFFFFFFFu)
#define EPTPC0_MTCIDU_MTCIDU_SHIFT                                             (0u)
#define EPTPC0_MTPID_PNUM                                                      (0x0000FFFFu)
#define EPTPC0_MTPID_PNUM_SHIFT                                                (0u)
#define EPTPC0_SYTLIR_ANCE                                                     (0x000000FFu)
#define EPTPC0_SYTLIR_ANCE_SHIFT                                               (0u)
#define EPTPC0_SYTLIR_SYNC                                                     (0x0000FF00u)
#define EPTPC0_SYTLIR_SYNC_SHIFT                                               (8u)
#define EPTPC0_SYTLIR_DREQ                                                     (0x00FF0000u)
#define EPTPC0_SYTLIR_DREQ_SHIFT                                               (16u)
#define EPTPC0_SYRLIR_ANCE                                                     (0x000000FFu)
#define EPTPC0_SYRLIR_ANCE_SHIFT                                               (0u)
#define EPTPC0_SYRLIR_SYNC                                                     (0x0000FF00u)
#define EPTPC0_SYRLIR_SYNC_SHIFT                                               (8u)
#define EPTPC0_SYRLIR_DRESP                                                    (0x00FF0000u)
#define EPTPC0_SYRLIR_DRESP_SHIFT                                              (16u)
#define EPTPC0_OFMRL_OFMRL                                                     (0xFFFFFFFFu)
#define EPTPC0_OFMRL_OFMRL_SHIFT                                               (0u)
#define EPTPC0_OFMRU_OFMRU                                                     (0xFFFFFFFFu)
#define EPTPC0_OFMRU_OFMRU_SHIFT                                               (0u)
#define EPTPC0_MPDRU_MPDRU                                                     (0xFFFFFFFFu)
#define EPTPC0_MPDRU_MPDRU_SHIFT                                               (0u)
#define EPTPC0_MPDRL_MPDRL                                                     (0xFFFFFFFFu)
#define EPTPC0_MPDRL_MPDRL_SHIFT                                               (0u)
#define EPTPC0_GMPR_GMPR2                                                      (0x000000FFu)
#define EPTPC0_GMPR_GMPR2_SHIFT                                                (0u)
#define EPTPC0_GMPR_GMPR1                                                      (0x00FF0000u)
#define EPTPC0_GMPR_GMPR1_SHIFT                                                (16u)
#define EPTPC0_GMCQR_GMCQR                                                     (0xFFFFFFFFu)
#define EPTPC0_GMCQR_GMCQR_SHIFT                                               (0u)
#define EPTPC0_GMIDRU_GMIDRU                                                   (0xFFFFFFFFu)
#define EPTPC0_GMIDRU_GMIDRU_SHIFT                                             (0u)
#define EPTPC0_GMIDRL_GMIDRL                                                   (0xFFFFFFFFu)
#define EPTPC0_GMIDRL_GMIDRL_SHIFT                                             (0u)
#define EPTPC0_CUOTSR_TSRC                                                     (0x000000FFu)
#define EPTPC0_CUOTSR_TSRC_SHIFT                                               (0u)
#define EPTPC0_CUOTSR_CUTO                                                     (0xFFFF0000u)
#define EPTPC0_CUOTSR_CUTO_SHIFT                                               (16u)
#define EPTPC0_SRR_SRMV                                                        (0x0000FFFFu)
#define EPTPC0_SRR_SRMV_SHIFT                                                  (0u)
#define EPTPC0_PPMACRU_PPMACRU                                                 (0x00FFFFFFu)
#define EPTPC0_PPMACRU_PPMACRU_SHIFT                                           (0u)
#define EPTPC0_PPMACRL_PPMACRL                                                 (0x00FFFFFFu)
#define EPTPC0_PPMACRL_PPMACRL_SHIFT                                           (0u)
#define EPTPC0_PDMACRU_PDMACRU                                                 (0x00FFFFFFu)
#define EPTPC0_PDMACRU_PDMACRU_SHIFT                                           (0u)
#define EPTPC0_PDMACRL_PDMACRL                                                 (0x00FFFFFFu)
#define EPTPC0_PDMACRL_PDMACRL_SHIFT                                           (0u)
#define EPTPC0_PETYPER_TYPE                                                    (0x0000FFFFu)
#define EPTPC0_PETYPER_TYPE_SHIFT                                              (0u)
#define EPTPC0_PPIPR_PPIPR                                                     (0xFFFFFFFFu)
#define EPTPC0_PPIPR_PPIPR_SHIFT                                               (0u)
#define EPTPC0_PDIPR_PDIPR                                                     (0xFFFFFFFFu)
#define EPTPC0_PDIPR_PDIPR_SHIFT                                               (0u)
#define EPTPC0_PETOSR_EVTO                                                     (0x000000FFu)
#define EPTPC0_PETOSR_EVTO_SHIFT                                               (0u)
#define EPTPC0_PGTOSR_GETO                                                     (0x000000FFu)
#define EPTPC0_PGTOSR_GETO_SHIFT                                               (0u)
#define EPTPC0_PPTTLR_PRTL                                                     (0x000000FFu)
#define EPTPC0_PPTTLR_PRTL_SHIFT                                               (0u)
#define EPTPC0_PDTTLR_PDTL                                                     (0x000000FFu)
#define EPTPC0_PDTTLR_PDTL_SHIFT                                               (0u)
#define EPTPC0_PEUDPR_EVUPT                                                    (0x0000FFFFu)
#define EPTPC0_PEUDPR_EVUPT_SHIFT                                              (0u)
#define EPTPC0_PGUDPR_GEUPT                                                    (0x0000FFFFu)
#define EPTPC0_PGUDPR_GEUPT_SHIFT                                              (0u)
#define EPTPC0_FFLTR_SEL                                                       (0x00000001u)
#define EPTPC0_FFLTR_SEL_SHIFT                                                 (0u)
#define EPTPC0_FFLTR_PRT                                                       (0x00000002u)
#define EPTPC0_FFLTR_PRT_SHIFT                                                 (1u)
#define EPTPC0_FFLTR_ENB                                                       (0x00000004u)
#define EPTPC0_FFLTR_ENB_SHIFT                                                 (2u)
#define EPTPC0_FFLTR_EXTPRM                                                    (0x00010000u)
#define EPTPC0_FFLTR_EXTPRM_SHIFT                                              (16u)
#define EPTPC0_FMAC0RU_FMAC0RU                                                 (0x00FFFFFFu)
#define EPTPC0_FMAC0RU_FMAC0RU_SHIFT                                           (0u)
#define EPTPC0_FMAC0RL_FMAC0RL                                                 (0x00FFFFFFu)
#define EPTPC0_FMAC0RL_FMAC0RL_SHIFT                                           (0u)
#define EPTPC0_FMAC1RU_FMAC1RU                                                 (0x00FFFFFFu)
#define EPTPC0_FMAC1RU_FMAC1RU_SHIFT                                           (0u)
#define EPTPC0_FMAC1RL_FMAC1RL                                                 (0x00FFFFFFu)
#define EPTPC0_FMAC1RL_FMAC1RL_SHIFT                                           (0u)
#define EPTPC0_DASYMRU_DASYMRU                                                 (0x0000FFFFu)
#define EPTPC0_DASYMRU_DASYMRU_SHIFT                                           (0u)
#define EPTPC0_DASYMRL_DASYMRL                                                 (0xFFFFFFFFu)
#define EPTPC0_DASYMRL_DASYMRL_SHIFT                                           (0u)
#define EPTPC0_TSLATR_EGP                                                      (0x0000FFFFu)
#define EPTPC0_TSLATR_EGP_SHIFT                                                (0u)
#define EPTPC0_TSLATR_INGP                                                     (0xFFFF0000u)
#define EPTPC0_TSLATR_INGP_SHIFT                                               (16u)
#define EPTPC0_SYCONFR_TCYC                                                    (0x000000FFu)
#define EPTPC0_SYCONFR_TCYC_SHIFT                                              (0u)
#define EPTPC0_SYCONFR_SBDIS                                                   (0x00001000u)
#define EPTPC0_SYCONFR_SBDIS_SHIFT                                             (12u)
#define EPTPC0_SYCONFR_FILDIS                                                  (0x00010000u)
#define EPTPC0_SYCONFR_FILDIS_SHIFT                                            (16u)
#define EPTPC0_SYCONFR_TCMOD                                                   (0x00100000u)
#define EPTPC0_SYCONFR_TCMOD_SHIFT                                             (20u)
#define EPTPC0_SYFORMR_FORM0                                                   (0x00000001u)
#define EPTPC0_SYFORMR_FORM0_SHIFT                                             (0u)
#define EPTPC0_SYFORMR_FORM1                                                   (0x00000002u)
#define EPTPC0_SYFORMR_FORM1_SHIFT                                             (1u)
#define EPTPC0_RSTOUTR_RSTOUTR                                                 (0xFFFFFFFFu)
#define EPTPC0_RSTOUTR_RSTOUTR_SHIFT                                           (0u)

#endif
