<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/Mips/MipsAnalyzeImmediate.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- MipsAnalyzeImmediate.cpp - Analyze Immediates ----------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsAnalyzeImmediate.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;Mips.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/MathExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cstdint&gt;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;iterator&gt;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='covered-line'><pre>2.16k</pre></td><td class='code'><pre>MipsAnalyzeImmediate::Inst::Inst(unsigned O, unsigned I) : Opc(O), ImmOpnd(I) {}</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Add I to the instruction sequences.</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='covered-line'><pre>2.16k</pre></td><td class='code'><pre>void MipsAnalyzeImmediate::AddInstr(InstSeqLs &amp;SeqLs, const Inst &amp;I) {</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add an instruction seqeunce consisting of just I.</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='covered-line'><pre>2.16k</pre></td><td class='code'><pre>  if (SeqLs.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L23' href='#L23'><span>23:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>678</span>, <span class='None'>False</span>: <span class='covered-line'>1.48k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='covered-line'><pre>678</pre></td><td class='code'><pre>    SeqLs.push_back(InstSeq(1, I));</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='covered-line'><pre>678</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='covered-line'><pre>678</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>  for (auto &amp;S : SeqLs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L28' href='#L28'><span>28:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.73k</span>, <span class='None'>False</span>: <span class='covered-line'>1.48k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='covered-line'><pre>1.73k</pre></td><td class='code'><pre>    S.push_back(I);</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void MipsAnalyzeImmediate::GetInstSeqLsADDiu(uint64_t Imm, unsigned RemSize,</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='covered-line'><pre>774</pre></td><td class='code'><pre>                                             InstSeqLs &amp;SeqLs) {</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='covered-line'><pre>774</pre></td><td class='code'><pre>  GetInstSeqLs((Imm + 0x8000ULL) &amp; 0xffffffffffff0000ULL, RemSize, SeqLs);</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='covered-line'><pre>774</pre></td><td class='code'><pre>  AddInstr(SeqLs, Inst(ADDiu, Imm &amp; 0xffffULL));</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='covered-line'><pre>774</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void MipsAnalyzeImmediate::GetInstSeqLsORi(uint64_t Imm, unsigned RemSize,</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>237</pre></td><td class='code'><pre>                                           InstSeqLs &amp;SeqLs) {</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>237</pre></td><td class='code'><pre>  GetInstSeqLs(Imm &amp; 0xffffffffffff0000ULL, RemSize, SeqLs);</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>237</pre></td><td class='code'><pre>  AddInstr(SeqLs, Inst(ORi, Imm &amp; 0xffffULL));</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>237</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void MipsAnalyzeImmediate::GetInstSeqLsSLL(uint64_t Imm, unsigned RemSize,</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>767</pre></td><td class='code'><pre>                                           InstSeqLs &amp;SeqLs) {</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>767</pre></td><td class='code'><pre>  unsigned Shamt = llvm::countr_zero(Imm);</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>767</pre></td><td class='code'><pre>  GetInstSeqLs(Imm &gt;&gt; Shamt, RemSize - Shamt, SeqLs);</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>767</pre></td><td class='code'><pre>  AddInstr(SeqLs, Inst(SLL, Shamt));</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>767</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void MipsAnalyzeImmediate::GetInstSeqLs(uint64_t Imm, unsigned RemSize,</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>                                        InstSeqLs &amp;SeqLs) {</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>  uint64_t MaskedImm = Imm &amp; (0xffffffffffffffffULL &gt;&gt; (64 - Size));</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Do nothing if Imm is 0.</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>  if (!MaskedImm)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L56' href='#L56'><span>56:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>293</span>, <span class='None'>False</span>: <span class='covered-line'>1.78k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>293</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A single ADDiu will do if RemSize &lt;= 16.</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>  if (RemSize &lt;= 16) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L60' href='#L60'><span>60:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>385</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>385</pre></td><td class='code'><pre>    AddInstr(SeqLs, Inst(ADDiu, MaskedImm));</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>385</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>385</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Shift if the lower 16-bit is cleared.</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  if (!(Imm &amp; 0xffff)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>767</span>, <span class='None'>False</span>: <span class='covered-line'>634</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>767</pre></td><td class='code'><pre>    GetInstSeqLsSLL(Imm, RemSize, SeqLs);</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>767</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>767</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>634</pre></td><td class='code'><pre>  GetInstSeqLsADDiu(Imm, RemSize, SeqLs);</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If bit 15 is cleared, it doesn&apos;t make a difference whether the last</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instruction is an ADDiu or ORi. In that case, do not call GetInstSeqLsORi.</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>634</pre></td><td class='code'><pre>  if (Imm &amp; 0x8000) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L75' href='#L75'><span>75:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>237</span>, <span class='None'>False</span>: <span class='covered-line'>397</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>237</pre></td><td class='code'><pre>    InstSeqLs SeqLsORi;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>237</pre></td><td class='code'><pre>    GetInstSeqLsORi(Imm, RemSize, SeqLsORi);</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>237</pre></td><td class='code'><pre>    SeqLs.append(std::make_move_iterator(SeqLsORi.begin()),</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>237</pre></td><td class='code'><pre>                 std::make_move_iterator(SeqLsORi.end()));</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>237</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>634</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Replace a ADDiu &amp; SLL pair with a LUi.</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// e.g. the following two instructions</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  ADDiu 0x0111</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  SLL 18</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// are replaced with</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  LUi 0x444</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>678</pre></td><td class='code'><pre>void MipsAnalyzeImmediate::ReplaceADDiuSLLWithLUi(InstSeq &amp;Seq) {</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if the first two instructions are ADDiu and SLL and the shift amount</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is at least 16.</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>678</pre></td><td class='code'><pre>  if ((Seq.size() &lt; 2) || <div class='tooltip'>(Seq[0].Opc != ADDiu)<span class='tooltip-content'>586</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L92' href='#L92'><span>92:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92</span>, <span class='None'>False</span>: <span class='covered-line'>586</span>]
  Branch (<span class='line-number'><a name='L92' href='#L92'><span>92:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>561</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>678</pre></td><td class='code'><pre>      <div class='tooltip'>(Seq[1].Opc != SLL)<span class='tooltip-content'>561</span></div> || <div class='tooltip'>(Seq[1].ImmOpnd &lt; 16)<span class='tooltip-content'>561</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L93' href='#L93'><span>93:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>561</span>]
  Branch (<span class='line-number'><a name='L93' href='#L93'><span>93:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>561</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L92'><span>92:7</span></a></span>) to (<span class='line-number'><a href='#L92'><span>93:51</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (92:7)
     Condition C2 --> (92:27)
     Condition C3 --> (93:7)
     Condition C4 --> (93:30)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Sign-extend and shift operand of ADDiu and see if it still fits in 16-bit.</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>561</pre></td><td class='code'><pre>  int64_t Imm = SignExtend64&lt;16&gt;(Seq[0].ImmOpnd);</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>561</pre></td><td class='code'><pre>  int64_t ShiftedImm = (uint64_t)Imm &lt;&lt; (Seq[1].ImmOpnd - 16);</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>561</pre></td><td class='code'><pre>  if (!isInt&lt;16&gt;(ShiftedImm))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L100' href='#L100'><span>100:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>121</span>, <span class='None'>False</span>: <span class='covered-line'>440</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Replace the first instruction and erase the second.</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>440</pre></td><td class='code'><pre>  Seq[0].Opc = LUi;</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>440</pre></td><td class='code'><pre>  Seq[0].ImmOpnd = (unsigned)(ShiftedImm &amp; 0xffff);</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>440</pre></td><td class='code'><pre>  Seq.erase(Seq.begin() + 1);</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>440</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>441</pre></td><td class='code'><pre>void MipsAnalyzeImmediate::GetShortestSeq(InstSeqLs &amp;SeqLs, InstSeq &amp;Insts) {</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>441</pre></td><td class='code'><pre>  InstSeqLs::iterator ShortestSeq = SeqLs.end();</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The length of an instruction sequence is at most 7.</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>441</pre></td><td class='code'><pre>  unsigned ShortestLength = 8;</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>  for (InstSeqLs::iterator S = SeqLs.begin(); S != SeqLs.end(); <div class='tooltip'>++S<span class='tooltip-content'>678</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L114' href='#L114'><span>114:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>678</span>, <span class='None'>False</span>: <span class='covered-line'>441</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>678</pre></td><td class='code'><pre>    ReplaceADDiuSLLWithLUi(*S);</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>678</pre></td><td class='code'><pre>    assert(S-&gt;size() &lt;= 7);</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>678</pre></td><td class='code'><pre>    if (S-&gt;size() &lt; ShortestLength) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L118' href='#L118'><span>118:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>539</span>, <span class='None'>False</span>: <span class='covered-line'>139</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>539</pre></td><td class='code'><pre>      ShortestSeq = S;</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>539</pre></td><td class='code'><pre>      ShortestLength = S-&gt;size();</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>539</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>678</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>441</pre></td><td class='code'><pre>  Insts.clear();</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>441</pre></td><td class='code'><pre>  Insts.append(ShortestSeq-&gt;begin(), ShortestSeq-&gt;end());</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>441</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const MipsAnalyzeImmediate::InstSeq</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>&amp;MipsAnalyzeImmediate::Analyze(uint64_t Imm, unsigned Size,</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>441</pre></td><td class='code'><pre>                               bool LastInstrIsADDiu) {</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>441</pre></td><td class='code'><pre>  this-&gt;Size = Size;</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>441</pre></td><td class='code'><pre>  if (Size == 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>218</span>, <span class='None'>False</span>: <span class='covered-line'>223</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>218</pre></td><td class='code'><pre>    ADDiu = Mips::ADDiu;</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>218</pre></td><td class='code'><pre>    ORi = Mips::ORi;</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>218</pre></td><td class='code'><pre>    SLL = Mips::SLL;</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>218</pre></td><td class='code'><pre>    LUi = Mips::LUi;</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>    ADDiu = Mips::DADDiu;</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>    ORi = Mips::ORi64;</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>    SLL = Mips::DSLL;</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>    LUi = Mips::LUi64;</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>441</pre></td><td class='code'><pre>  InstSeqLs SeqLs;</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get the list of instruction sequences.</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>441</pre></td><td class='code'><pre>  if (LastInstrIsADDiu | !Imm)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L148' href='#L148'><span>148:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140</span>, <span class='None'>False</span>: <span class='covered-line'>301</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>    GetInstSeqLsADDiu(Imm, Size, SeqLs);</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>301</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>301</pre></td><td class='code'><pre>    GetInstSeqLs(Imm, Size, SeqLs);</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set Insts to the shortest instruction sequence.</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>441</pre></td><td class='code'><pre>  GetShortestSeq(SeqLs, Insts);</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>441</pre></td><td class='code'><pre>  return Insts;</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>441</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>