Clock clk0
 9.0471 source latency rv32_soc/cpuregs[8][31]$_DFFE_PP_/CLK ^
-8.3094 target latency pcpi_rs2[31]$_DFFE_PP_/CLK ^
 0.0000 CRPR
--------------
 0.7377 setup skew

