#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaaf8d66a20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaaf8d4a330 .scope autofunction.vec4.s32, "pow10" "pow10" 3 7, 3 7 0, S_0xaaaaf8d66a20;
 .timescale 0 0;
v0xaaaaf8c92120_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaaf8d4a330
TD_$unit.pow10 ;
    %load/vec4 v0xaaaaf8c92120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 1410065408, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaaf8d51e20 .scope module, "aoc2_tb" "aoc2_tb" 4 1;
 .timescale 0 0;
v0xaaaaf8dcda40_0 .var "clock", 0 0;
v0xaaaaf8dcdb00_0 .net "count_out", 63 0, L_0xaaaaf8df3d30;  1 drivers
v0xaaaaf8dcdbc0_0 .net "count_out_valid", 0 0, L_0xaaaaf8df3ee0;  1 drivers
v0xaaaaf8dcdcc0_0 .var "n_in", 31 0;
v0xaaaaf8dcdd60_0 .var "reset", 0 0;
E_0xaaaaf8bea5f0 .event negedge, v0xaaaaf8d83d10_0;
S_0xaaaaf8d81de0 .scope module, "dut" "count_combs" 4 7, 5 3 0, S_0xaaaaf8d51e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /OUTPUT 1 "count_out_valid";
    .port_info 4 /OUTPUT 64 "count_out";
L_0xffffa5fdc030 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dccc00_0 .net/2s *"_ivl_21", 31 0, L_0xffffa5fdc030;  1 drivers
L_0xffffa5fdc078 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dccce0_0 .net/2u *"_ivl_25", 3 0, L_0xffffa5fdc078;  1 drivers
v0xaaaaf8dccdc0_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  1 drivers
v0xaaaaf8dcce60_0 .net "count_out", 63 0, L_0xaaaaf8df3d30;  alias, 1 drivers
v0xaaaaf8dccf20_0 .net "count_out_valid", 0 0, L_0xaaaaf8df3ee0;  alias, 1 drivers
v0xaaaaf8dcd030_0 .net "digs_out", 3 0, v0xaaaaf8dcc520_0;  1 drivers
v0xaaaaf8dcd0f0 .array "gc_outs", 2 10;
v0xaaaaf8dcd0f0_0 .net v0xaaaaf8dcd0f0 0, 63 0, L_0xaaaaf8ddfe90; 1 drivers
v0xaaaaf8dcd0f0_1 .net v0xaaaaf8dcd0f0 1, 63 0, L_0xaaaaf8de24d0; 1 drivers
v0xaaaaf8dcd0f0_2 .net v0xaaaaf8dcd0f0 2, 63 0, L_0xaaaaf8de4b10; 1 drivers
v0xaaaaf8dcd0f0_3 .net v0xaaaaf8dcd0f0 3, 63 0, L_0xaaaaf8de7460; 1 drivers
v0xaaaaf8dcd0f0_4 .net v0xaaaaf8dcd0f0 4, 63 0, L_0xaaaaf8de99a0; 1 drivers
v0xaaaaf8dcd0f0_5 .net v0xaaaaf8dcd0f0 5, 63 0, L_0xaaaaf8debee0; 1 drivers
v0xaaaaf8dcd0f0_6 .net v0xaaaaf8dcd0f0 6, 63 0, L_0xaaaaf8deec30; 1 drivers
v0xaaaaf8dcd0f0_7 .net v0xaaaaf8dcd0f0 7, 63 0, L_0xaaaaf8df1170; 1 drivers
v0xaaaaf8dcd0f0_8 .net v0xaaaaf8dcd0f0 8, 63 0, L_0xaaaaf8df3670; 1 drivers
v0xaaaaf8dcd380_0 .net "gc_valid", 10 2, L_0xaaaaf8df3960;  1 drivers
v0xaaaaf8dcd420_0 .net "n_in", 31 0, v0xaaaaf8dcdcc0_0;  1 drivers
v0xaaaaf8dcd4c0_0 .net "pref_out", 63 0, v0xaaaaf8dccac0_0;  1 drivers
v0xaaaaf8dcd590_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  1 drivers
v0xaaaaf8dcd630 .array "stage1", 4 0, 63 0;
v0xaaaaf8dcd6d0 .array "stage2", 2 0, 63 0;
v0xaaaaf8dcd770 .array "stage3", 1 0, 63 0;
v0xaaaaf8dcd810_0 .var "stage4", 63 0;
v0xaaaaf8dcd8b0_0 .var/2s "stage_count", 31 0;
LS_0xaaaaf8df3960_0_0 .concat8 [ 1 1 1 1], L_0xaaaaf8de00c0, L_0xaaaaf8de2700, L_0xaaaaf8de4d40, L_0xaaaaf8de7690;
LS_0xaaaaf8df3960_0_4 .concat8 [ 1 1 1 1], L_0xaaaaf8de9bd0, L_0xaaaaf8dec110, L_0xaaaaf8deee60, L_0xaaaaf8df13a0;
LS_0xaaaaf8df3960_0_8 .concat8 [ 1 0 0 0], L_0xaaaaf8df38a0;
L_0xaaaaf8df3960 .concat8 [ 4 4 1 0], LS_0xaaaaf8df3960_0_0, LS_0xaaaaf8df3960_0_4, LS_0xaaaaf8df3960_0_8;
L_0xaaaaf8df3d30 .arith/sum 64, v0xaaaaf8dcd810_0, v0xaaaaf8dccac0_0;
L_0xaaaaf8df3ee0 .cmp/ge.s 32, v0xaaaaf8dcd8b0_0, L_0xffffa5fdc030;
L_0xaaaaf8df4020 .arith/sub 4, v0xaaaaf8dcc520_0, L_0xffffa5fdc078;
S_0xaaaaf8d82060 .scope generate, "genblk1[2]" "genblk1[2]" 5 22, 5 22 0, S_0xaaaaf8d81de0;
 .timescale 0 0;
P_0xaaaaf8d82280 .param/l "i" 0 5 22, +C4<010>;
S_0xaaaaf8d82360 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaaf8d82060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaaf8d82540 .param/l "group_count_n" 0 6 46, +C4<0010>;
L_0xaaaaf8ddfce0 .functor AND 1, L_0xaaaaf8dde4f0, L_0xaaaaf8c86670, C4<1>, C4<1>;
L_0xaaaaf8de00c0 .functor AND 1, L_0xaaaaf8ddfce0, L_0xaaaaf8ddf970, C4<1>, C4<1>;
v0xaaaaf8d87800_0 .var "M", 31 0;
v0xaaaaf8d87900_0 .var "M_reg", 31 0;
v0xaaaaf8d879e0_0 .var "N", 31 0;
v0xaaaaf8d87ad0_0 .var "N_reg", 31 0;
v0xaaaaf8d87bb0_0 .var "S", 31 0;
v0xaaaaf8d87c90_0 .var "S_reg", 31 0;
L_0xffffa5fd9018 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d87d70_0 .net/2u *"_ivl_0", 3 0, L_0xffffa5fd9018;  1 drivers
L_0xffffa5fd90a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d87e50_0 .net *"_ivl_11", 27 0, L_0xffffa5fd90a8;  1 drivers
L_0xffffa5fd90f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d87f30_0 .net/2u *"_ivl_12", 31 0, L_0xffffa5fd90f0;  1 drivers
L_0xffffa5fd9138 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d88010_0 .net/2u *"_ivl_16", 31 0, L_0xffffa5fd9138;  1 drivers
v0xaaaaf8d880f0_0 .net *"_ivl_2", 3 0, L_0xaaaaf8dcde00;  1 drivers
L_0xffffa5fd9180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d881d0_0 .net/2u *"_ivl_20", 31 0, L_0xffffa5fd9180;  1 drivers
v0xaaaaf8d882b0_0 .net *"_ivl_24", 63 0, L_0xaaaaf8ddfc40;  1 drivers
v0xaaaaf8d88390_0 .net *"_ivl_26", 63 0, L_0xaaaaf8ddfd50;  1 drivers
L_0xffffa5fd9528 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d88470_0 .net/2u *"_ivl_28", 63 0, L_0xffffa5fd9528;  1 drivers
v0xaaaaf8d88550_0 .net *"_ivl_32", 0 0, L_0xaaaaf8ddfce0;  1 drivers
L_0xffffa5fd9060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d88630_0 .net/2u *"_ivl_4", 3 0, L_0xffffa5fd9060;  1 drivers
v0xaaaaf8d88710_0 .net *"_ivl_8", 31 0, L_0xaaaaf8dce090;  1 drivers
v0xaaaaf8d887f0_0 .net "block_size", 31 0, L_0xaaaaf8dde1f0;  1 drivers
v0xaaaaf8d888b0_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  alias, 1 drivers
v0xaaaaf8d88950_0 .var "cur_base", 31 0;
v0xaaaaf8d88a40_0 .net "cur_base_valid", 0 0, L_0xaaaaf8dde3b0;  1 drivers
v0xaaaaf8d88ae0_0 .net "group_count_out", 63 0, L_0xaaaaf8ddfe90;  alias, 1 drivers
v0xaaaaf8d88ba0_0 .net "group_count_out_valid", 0 0, L_0xaaaaf8de00c0;  1 drivers
v0xaaaaf8d88c60_0 .net "group_en", 0 0, L_0xaaaaf8dcdf20;  1 drivers
v0xaaaaf8d88d20_0 .var/2u "k", 31 0;
v0xaaaaf8d88e00_0 .var "lb", 31 0;
v0xaaaaf8d88ee0_0 .var "lb_reg", 31 0;
v0xaaaaf8d88fc0_0 .net "n_digs_in", 3 0, v0xaaaaf8dcc520_0;  alias, 1 drivers
v0xaaaaf8d890a0_0 .net "n_in", 31 0, v0xaaaaf8dcdcc0_0;  alias, 1 drivers
v0xaaaaf8d89180_0 .var/2u "pow_m", 31 0;
v0xaaaaf8d89260_0 .net "prim_sub_out_1", 63 0, L_0xaaaaf8ddef50;  1 drivers
v0xaaaaf8d89320_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaaf8c86670;  1 drivers
v0xaaaaf8d89600_0 .net "prim_sub_out_2", 63 0, L_0xaaaaf8ddfb00;  1 drivers
v0xaaaaf8d896d0_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaaf8ddf970;  1 drivers
v0xaaaaf8d897a0_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  alias, 1 drivers
v0xaaaaf8d89870_0 .var "tmp_sum", 63 0;
v0xaaaaf8d89910_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaf8d899b0_0 .var "tmp_sum_reg", 63 0;
v0xaaaaf8d89a90_0 .net "tmp_sum_valid", 0 0, L_0xaaaaf8dde4f0;  1 drivers
v0xaaaaf8d89b50_0 .var "ub", 31 0;
v0xaaaaf8d89c60_0 .var "ub_cand_0", 31 0;
v0xaaaaf8d89d40_0 .var "ub_cand_1", 31 0;
v0xaaaaf8d89e20_0 .var "ub_reg", 31 0;
E_0xaaaaf8be9de0/0 .event edge, v0xaaaaf8d88ee0_0, v0xaaaaf8d89e20_0, v0xaaaaf8d87c90_0, v0xaaaaf8d87ad0_0;
E_0xaaaaf8be9de0/1 .event edge, v0xaaaaf8d83dd0_0, v0xaaaaf8d87900_0;
E_0xaaaaf8be9de0 .event/or E_0xaaaaf8be9de0/0, E_0xaaaaf8be9de0/1;
E_0xaaaaf8bc2e70 .event edge, v0xaaaaf8d83c30_0, v0xaaaaf8d890a0_0, v0xaaaaf8d83dd0_0;
L_0xaaaaf8dcde00 .arith/mod 4, v0xaaaaf8dcc520_0, L_0xffffa5fd9018;
L_0xaaaaf8dcdf20 .cmp/eq 4, L_0xaaaaf8dcde00, L_0xffffa5fd9060;
L_0xaaaaf8dce090 .concat [ 4 28 0 0], v0xaaaaf8dcc520_0, L_0xffffa5fd90a8;
L_0xaaaaf8dde1f0 .arith/div 32, L_0xaaaaf8dce090, L_0xffffa5fd90f0;
L_0xaaaaf8dde3b0 .cmp/gt 32, v0xaaaaf8d88d20_0, L_0xffffa5fd9138;
L_0xaaaaf8dde4f0 .cmp/eq 32, v0xaaaaf8d89910_0, L_0xffffa5fd9180;
L_0xaaaaf8ddfc40 .arith/sub 64, v0xaaaaf8d899b0_0, L_0xaaaaf8ddef50;
L_0xaaaaf8ddfd50 .arith/sub 64, L_0xaaaaf8ddfc40, L_0xaaaaf8ddfb00;
L_0xaaaaf8ddfe90 .functor MUXZ 64, L_0xffffa5fd9528, L_0xaaaaf8ddfd50, L_0xaaaaf8dcdf20, C4<>;
S_0xaaaaf8d82680 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaaf8d82360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf8d82880 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaaf8c91fc0 .functor AND 1, L_0xaaaaf8dde6c0, L_0xaaaaf8dde830, C4<1>, C4<1>;
L_0xaaaaf8c958a0 .functor AND 1, L_0xaaaaf8ddea90, L_0xaaaaf8dde3b0, C4<1>, C4<1>;
L_0xaaaaf8c849d0 .functor NOT 1, L_0xaaaaf8c91fc0, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8c86670 .functor OR 1, L_0xaaaaf8ddec00, L_0xaaaaf8c849d0, C4<0>, C4<0>;
v0xaaaaf8c86790_0 .var "BM", 31 0;
v0xaaaaf8c88c60_0 .var "BM_reg", 31 0;
v0xaaaaf8c7e8e0_0 .var "M", 31 0;
v0xaaaaf8c757b0_0 .var "M_reg", 31 0;
v0xaaaaf8d82bc0_0 .var "N", 31 0;
v0xaaaaf8d82cf0_0 .var "N_reg", 31 0;
v0xaaaaf8d82dd0_0 .var "PS", 63 0;
v0xaaaaf8d82eb0_0 .var "PS_reg", 63 0;
v0xaaaaf8d82f90_0 .var "S", 31 0;
v0xaaaaf8d83070_0 .var "S_reg", 31 0;
L_0xffffa5fd91c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d83150_0 .net/2u *"_ivl_0", 31 0, L_0xffffa5fd91c8;  1 drivers
v0xaaaaf8d83230_0 .net *"_ivl_10", 0 0, L_0xaaaaf8dde830;  1 drivers
L_0xffffa5fd92a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d832f0_0 .net/2u *"_ivl_14", 31 0, L_0xffffa5fd92a0;  1 drivers
v0xaaaaf8d833d0_0 .net *"_ivl_16", 31 0, L_0xaaaaf8dde970;  1 drivers
v0xaaaaf8d834b0_0 .net *"_ivl_18", 0 0, L_0xaaaaf8ddea90;  1 drivers
v0xaaaaf8d83570_0 .net *"_ivl_2", 31 0, L_0xaaaaf8dde620;  1 drivers
L_0xffffa5fd92e8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d83650_0 .net/2u *"_ivl_22", 31 0, L_0xffffa5fd92e8;  1 drivers
v0xaaaaf8d83730_0 .net *"_ivl_24", 0 0, L_0xaaaaf8ddec00;  1 drivers
v0xaaaaf8d837f0_0 .net *"_ivl_26", 0 0, L_0xaaaaf8c849d0;  1 drivers
L_0xffffa5fd9330 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d838d0_0 .net/2u *"_ivl_30", 63 0, L_0xffffa5fd9330;  1 drivers
L_0xffffa5fd9210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d839b0_0 .net/2u *"_ivl_4", 31 0, L_0xffffa5fd9210;  1 drivers
v0xaaaaf8d83a90_0 .net *"_ivl_6", 0 0, L_0xaaaaf8dde6c0;  1 drivers
L_0xffffa5fd9258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d83b50_0 .net/2u *"_ivl_8", 31 0, L_0xffffa5fd9258;  1 drivers
v0xaaaaf8d83c30_0 .net "block_size_in", 31 0, L_0xaaaaf8dde1f0;  alias, 1 drivers
v0xaaaaf8d83d10_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  alias, 1 drivers
v0xaaaaf8d83dd0_0 .net "cur_base_in", 31 0, v0xaaaaf8d88950_0;  1 drivers
v0xaaaaf8d83eb0_0 .net "cur_base_valid", 0 0, L_0xaaaaf8dde3b0;  alias, 1 drivers
v0xaaaaf8d83f70_0 .var/2u "k", 31 0;
v0xaaaaf8d84050_0 .var "lb_r", 31 0;
v0xaaaaf8d84130_0 .var "lb_r_reg", 31 0;
v0xaaaaf8d84210_0 .var/2u "pow_m", 31 0;
v0xaaaaf8d842f0_0 .net "prim_en", 0 0, L_0xaaaaf8c91fc0;  1 drivers
v0xaaaaf8d843b0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf8d846a0_0 .net "prim_sub_out", 63 0, L_0xaaaaf8ddef50;  alias, 1 drivers
v0xaaaaf8d84780_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf8c86670;  alias, 1 drivers
v0xaaaaf8d84840_0 .var "rep_base", 31 0;
v0xaaaaf8d84920_0 .net "rep_base_valid", 0 0, L_0xaaaaf8c958a0;  1 drivers
v0xaaaaf8d849e0_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  alias, 1 drivers
v0xaaaaf8d84aa0_0 .net "ub_in", 31 0, v0xaaaaf8d89b50_0;  1 drivers
v0xaaaaf8d84b80_0 .var "ub_r", 31 0;
v0xaaaaf8d84c60_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8d78b80 .event posedge, v0xaaaaf8d83d10_0;
E_0xaaaaf8d78bc0/0 .event edge, v0xaaaaf8d84aa0_0, v0xaaaaf8d84840_0, v0xaaaaf8d84130_0, v0xaaaaf8d84c60_0;
E_0xaaaaf8d78bc0/1 .event edge, v0xaaaaf8d83070_0, v0xaaaaf8d82cf0_0, v0xaaaaf8d83dd0_0;
E_0xaaaaf8d78bc0 .event/or E_0xaaaaf8d78bc0/0, E_0xaaaaf8d78bc0/1;
L_0xaaaaf8dde620 .arith/mod 32, L_0xaaaaf8dde1f0, L_0xffffa5fd91c8;
L_0xaaaaf8dde6c0 .cmp/eq 32, L_0xaaaaf8dde620, L_0xffffa5fd9210;
L_0xaaaaf8dde830 .cmp/gt 32, L_0xaaaaf8dde1f0, L_0xffffa5fd9258;
L_0xaaaaf8dde970 .arith/div 32, L_0xaaaaf8dde1f0, L_0xffffa5fd92a0;
L_0xaaaaf8ddea90 .cmp/gt 32, v0xaaaaf8d83f70_0, L_0xaaaaf8dde970;
L_0xaaaaf8ddec00 .cmp/eq 32, v0xaaaaf8d843b0_0, L_0xffffa5fd92e8;
L_0xaaaaf8ddef50 .functor MUXZ 64, L_0xffffa5fd9330, v0xaaaaf8d82eb0_0, L_0xaaaaf8c91fc0, C4<>;
S_0xaaaaf8d84e40 .scope module, "prim_calc_2" "prim_calc" 6 143, 6 156 0, S_0xaaaaf8d82360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf8d84ff0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaaf8c88a80 .functor AND 1, L_0xaaaaf8ddf180, L_0xaaaaf8ddf2c0, C4<1>, C4<1>;
o0xffffa6022e28 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaaf8c7e780 .functor AND 1, L_0xaaaaf8ddf570, o0xffffa6022e28, C4<1>, C4<1>;
L_0xaaaaf8c75650 .functor NOT 1, L_0xaaaaf8c88a80, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8ddf970 .functor OR 1, L_0xaaaaf8ddf7c0, L_0xaaaaf8c75650, C4<0>, C4<0>;
v0xaaaaf8d85290_0 .var "BM", 31 0;
v0xaaaaf8d85390_0 .var "BM_reg", 31 0;
v0xaaaaf8d85470_0 .var "M", 31 0;
v0xaaaaf8d85530_0 .var "M_reg", 31 0;
v0xaaaaf8d85610_0 .var "N", 31 0;
v0xaaaaf8d85740_0 .var "N_reg", 31 0;
v0xaaaaf8d85820_0 .var "PS", 63 0;
v0xaaaaf8d85900_0 .var "PS_reg", 63 0;
v0xaaaaf8d859e0_0 .var "S", 31 0;
v0xaaaaf8d85ac0_0 .var "S_reg", 31 0;
L_0xffffa5fd9378 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d85ba0_0 .net/2u *"_ivl_0", 31 0, L_0xffffa5fd9378;  1 drivers
v0xaaaaf8d85c80_0 .net *"_ivl_10", 0 0, L_0xaaaaf8ddf2c0;  1 drivers
L_0xffffa5fd9450 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d85d40_0 .net/2u *"_ivl_14", 31 0, L_0xffffa5fd9450;  1 drivers
v0xaaaaf8d85e20_0 .net *"_ivl_16", 31 0, L_0xaaaaf8ddf450;  1 drivers
v0xaaaaf8d85f00_0 .net *"_ivl_18", 0 0, L_0xaaaaf8ddf570;  1 drivers
v0xaaaaf8d85fc0_0 .net *"_ivl_2", 31 0, L_0xaaaaf8ddf090;  1 drivers
L_0xffffa5fd9498 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d860a0_0 .net/2u *"_ivl_22", 31 0, L_0xffffa5fd9498;  1 drivers
v0xaaaaf8d86180_0 .net *"_ivl_24", 0 0, L_0xaaaaf8ddf7c0;  1 drivers
v0xaaaaf8d86240_0 .net *"_ivl_26", 0 0, L_0xaaaaf8c75650;  1 drivers
L_0xffffa5fd94e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d86320_0 .net/2u *"_ivl_30", 63 0, L_0xffffa5fd94e0;  1 drivers
L_0xffffa5fd93c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d86400_0 .net/2u *"_ivl_4", 31 0, L_0xffffa5fd93c0;  1 drivers
v0xaaaaf8d864e0_0 .net *"_ivl_6", 0 0, L_0xaaaaf8ddf180;  1 drivers
L_0xffffa5fd9408 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d865a0_0 .net/2u *"_ivl_8", 31 0, L_0xffffa5fd9408;  1 drivers
v0xaaaaf8d86680_0 .net "block_size_in", 31 0, L_0xaaaaf8dde1f0;  alias, 1 drivers
o0xffffa6022df8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8d86740_0 .net "clock", 0 0, o0xffffa6022df8;  0 drivers
v0xaaaaf8d867e0_0 .net "cur_base_in", 31 0, v0xaaaaf8d88950_0;  alias, 1 drivers
v0xaaaaf8d868a0_0 .net "cur_base_valid", 0 0, o0xffffa6022e28;  0 drivers
v0xaaaaf8d86940_0 .var/2u "k", 31 0;
v0xaaaaf8d86a20_0 .var "lb_r", 31 0;
v0xaaaaf8d86b00_0 .var "lb_r_reg", 31 0;
v0xaaaaf8d86be0_0 .var/2u "pow_m", 31 0;
v0xaaaaf8d86cc0_0 .net "prim_en", 0 0, L_0xaaaaf8c88a80;  1 drivers
v0xaaaaf8d86d80_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf8d87070_0 .net "prim_sub_out", 63 0, L_0xaaaaf8ddfb00;  alias, 1 drivers
v0xaaaaf8d87150_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf8ddf970;  alias, 1 drivers
v0xaaaaf8d87210_0 .var "rep_base", 31 0;
v0xaaaaf8d872f0_0 .net "rep_base_valid", 0 0, L_0xaaaaf8c7e780;  1 drivers
o0xffffa6023038 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8d873b0_0 .net "reset", 0 0, o0xffffa6023038;  0 drivers
v0xaaaaf8d87470_0 .net "ub_in", 31 0, v0xaaaaf8d89b50_0;  alias, 1 drivers
v0xaaaaf8d87560_0 .var "ub_r", 31 0;
v0xaaaaf8d87620_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8d851b0 .event posedge, v0xaaaaf8d86740_0;
E_0xaaaaf8d85210/0 .event edge, v0xaaaaf8d84aa0_0, v0xaaaaf8d87210_0, v0xaaaaf8d86b00_0, v0xaaaaf8d87620_0;
E_0xaaaaf8d85210/1 .event edge, v0xaaaaf8d85ac0_0, v0xaaaaf8d85740_0, v0xaaaaf8d83dd0_0;
E_0xaaaaf8d85210 .event/or E_0xaaaaf8d85210/0, E_0xaaaaf8d85210/1;
L_0xaaaaf8ddf090 .arith/mod 32, L_0xaaaaf8dde1f0, L_0xffffa5fd9378;
L_0xaaaaf8ddf180 .cmp/eq 32, L_0xaaaaf8ddf090, L_0xffffa5fd93c0;
L_0xaaaaf8ddf2c0 .cmp/gt 32, L_0xaaaaf8dde1f0, L_0xffffa5fd9408;
L_0xaaaaf8ddf450 .arith/div 32, L_0xaaaaf8dde1f0, L_0xffffa5fd9450;
L_0xaaaaf8ddf570 .cmp/gt 32, v0xaaaaf8d86940_0, L_0xaaaaf8ddf450;
L_0xaaaaf8ddf7c0 .cmp/eq 32, v0xaaaaf8d86d80_0, L_0xffffa5fd9498;
L_0xaaaaf8ddfb00 .functor MUXZ 64, L_0xffffa5fd94e0, v0xaaaaf8d85900_0, L_0xaaaaf8c88a80, C4<>;
S_0xaaaaf8d8a000 .scope generate, "genblk1[3]" "genblk1[3]" 5 22, 5 22 0, S_0xaaaaf8d81de0;
 .timescale 0 0;
P_0xaaaaf8d8a220 .param/l "i" 0 5 22, +C4<011>;
S_0xaaaaf8d8a2e0 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaaf8d8a000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaaf8d8a4c0 .param/l "group_count_n" 0 6 46, +C4<0011>;
L_0xaaaaf8de2320 .functor AND 1, L_0xaaaaf8de0750, L_0xaaaaf8de1180, C4<1>, C4<1>;
L_0xaaaaf8de2700 .functor AND 1, L_0xaaaaf8de2320, L_0xaaaaf8de1fb0, C4<1>, C4<1>;
v0xaaaaf8d8fbd0_0 .var "M", 31 0;
v0xaaaaf8d8fcd0_0 .var "M_reg", 31 0;
v0xaaaaf8d8fdb0_0 .var "N", 31 0;
v0xaaaaf8d8fea0_0 .var "N_reg", 31 0;
v0xaaaaf8d8ff80_0 .var "S", 31 0;
v0xaaaaf8d90060_0 .var "S_reg", 31 0;
L_0xffffa5fd9570 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d90140_0 .net/2u *"_ivl_0", 3 0, L_0xffffa5fd9570;  1 drivers
L_0xffffa5fd9600 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d90220_0 .net *"_ivl_11", 27 0, L_0xffffa5fd9600;  1 drivers
L_0xffffa5fd9648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d90300_0 .net/2u *"_ivl_12", 31 0, L_0xffffa5fd9648;  1 drivers
L_0xffffa5fd9690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d903e0_0 .net/2u *"_ivl_16", 31 0, L_0xffffa5fd9690;  1 drivers
v0xaaaaf8d904c0_0 .net *"_ivl_2", 3 0, L_0xaaaaf8de0180;  1 drivers
L_0xffffa5fd96d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d905a0_0 .net/2u *"_ivl_20", 31 0, L_0xffffa5fd96d8;  1 drivers
v0xaaaaf8d90680_0 .net *"_ivl_24", 63 0, L_0xaaaaf8de2280;  1 drivers
v0xaaaaf8d90760_0 .net *"_ivl_26", 63 0, L_0xaaaaf8de2390;  1 drivers
L_0xffffa5fd9a80 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d90840_0 .net/2u *"_ivl_28", 63 0, L_0xffffa5fd9a80;  1 drivers
v0xaaaaf8d90920_0 .net *"_ivl_32", 0 0, L_0xaaaaf8de2320;  1 drivers
L_0xffffa5fd95b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d90a00_0 .net/2u *"_ivl_4", 3 0, L_0xffffa5fd95b8;  1 drivers
v0xaaaaf8d90ae0_0 .net *"_ivl_8", 31 0, L_0xaaaaf8de03b0;  1 drivers
v0xaaaaf8d90bc0_0 .net "block_size", 31 0, L_0xaaaaf8de04a0;  1 drivers
v0xaaaaf8d90c80_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  alias, 1 drivers
v0xaaaaf8d90d20_0 .var "cur_base", 31 0;
v0xaaaaf8d90e30_0 .net "cur_base_valid", 0 0, L_0xaaaaf8de0610;  1 drivers
v0xaaaaf8d90ed0_0 .net "group_count_out", 63 0, L_0xaaaaf8de24d0;  alias, 1 drivers
v0xaaaaf8d90f90_0 .net "group_count_out_valid", 0 0, L_0xaaaaf8de2700;  1 drivers
v0xaaaaf8d91050_0 .net "group_en", 0 0, L_0xaaaaf8de0270;  1 drivers
v0xaaaaf8d91110_0 .var/2u "k", 31 0;
v0xaaaaf8d911f0_0 .var "lb", 31 0;
v0xaaaaf8d912d0_0 .var "lb_reg", 31 0;
v0xaaaaf8d913b0_0 .net "n_digs_in", 3 0, v0xaaaaf8dcc520_0;  alias, 1 drivers
v0xaaaaf8d91470_0 .net "n_in", 31 0, v0xaaaaf8dcdcc0_0;  alias, 1 drivers
v0xaaaaf8d91510_0 .var/2u "pow_m", 31 0;
v0xaaaaf8d915d0_0 .net "prim_sub_out_1", 63 0, L_0xaaaaf8de1310;  1 drivers
v0xaaaaf8d916c0_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaaf8de1180;  1 drivers
v0xaaaaf8d919a0_0 .net "prim_sub_out_2", 63 0, L_0xaaaaf8de2140;  1 drivers
v0xaaaaf8d91a70_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaaf8de1fb0;  1 drivers
v0xaaaaf8d91b40_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  alias, 1 drivers
v0xaaaaf8d91be0_0 .var "tmp_sum", 63 0;
v0xaaaaf8d91c80_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaf8d91d40_0 .var "tmp_sum_reg", 63 0;
v0xaaaaf8d91e20_0 .net "tmp_sum_valid", 0 0, L_0xaaaaf8de0750;  1 drivers
v0xaaaaf8d91ee0_0 .var "ub", 31 0;
v0xaaaaf8d91ff0_0 .var "ub_cand_0", 31 0;
v0xaaaaf8d920d0_0 .var "ub_cand_1", 31 0;
v0xaaaaf8d921b0_0 .var "ub_reg", 31 0;
E_0xaaaaf8d8a640/0 .event edge, v0xaaaaf8d912d0_0, v0xaaaaf8d921b0_0, v0xaaaaf8d90060_0, v0xaaaaf8d8fea0_0;
E_0xaaaaf8d8a640/1 .event edge, v0xaaaaf8d8c120_0, v0xaaaaf8d8fcd0_0;
E_0xaaaaf8d8a640 .event/or E_0xaaaaf8d8a640/0, E_0xaaaaf8d8a640/1;
E_0xaaaaf8d8a6c0 .event edge, v0xaaaaf8d8bfa0_0, v0xaaaaf8d890a0_0, v0xaaaaf8d8c120_0;
L_0xaaaaf8de0180 .arith/mod 4, v0xaaaaf8dcc520_0, L_0xffffa5fd9570;
L_0xaaaaf8de0270 .cmp/eq 4, L_0xaaaaf8de0180, L_0xffffa5fd95b8;
L_0xaaaaf8de03b0 .concat [ 4 28 0 0], v0xaaaaf8dcc520_0, L_0xffffa5fd9600;
L_0xaaaaf8de04a0 .arith/div 32, L_0xaaaaf8de03b0, L_0xffffa5fd9648;
L_0xaaaaf8de0610 .cmp/gt 32, v0xaaaaf8d91110_0, L_0xffffa5fd9690;
L_0xaaaaf8de0750 .cmp/eq 32, v0xaaaaf8d91c80_0, L_0xffffa5fd96d8;
L_0xaaaaf8de2280 .arith/sub 64, v0xaaaaf8d91d40_0, L_0xaaaaf8de1310;
L_0xaaaaf8de2390 .arith/sub 64, L_0xaaaaf8de2280, L_0xaaaaf8de2140;
L_0xaaaaf8de24d0 .functor MUXZ 64, L_0xffffa5fd9a80, L_0xaaaaf8de2390, L_0xaaaaf8de0270, C4<>;
S_0xaaaaf8d8a720 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaaf8d8a2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf8d8a920 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaaf8de0b50 .functor AND 1, L_0xaaaaf8de0920, L_0xaaaaf8de0a60, C4<1>, C4<1>;
L_0xaaaaf8de0e70 .functor AND 1, L_0xaaaaf8de0d80, L_0xaaaaf8de0610, C4<1>, C4<1>;
L_0xaaaaf8de10c0 .functor NOT 1, L_0xaaaaf8de0b50, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8de1180 .functor OR 1, L_0xaaaaf8de0f30, L_0xaaaaf8de10c0, C4<0>, C4<0>;
v0xaaaaf8d8ab80_0 .var "BM", 31 0;
v0xaaaaf8d8ac80_0 .var "BM_reg", 31 0;
v0xaaaaf8d8ad60_0 .var "M", 31 0;
v0xaaaaf8d8ae50_0 .var "M_reg", 31 0;
v0xaaaaf8d8af30_0 .var "N", 31 0;
v0xaaaaf8d8b060_0 .var "N_reg", 31 0;
v0xaaaaf8d8b140_0 .var "PS", 63 0;
v0xaaaaf8d8b220_0 .var "PS_reg", 63 0;
v0xaaaaf8d8b300_0 .var "S", 31 0;
v0xaaaaf8d8b3e0_0 .var "S_reg", 31 0;
L_0xffffa5fd9720 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d8b4c0_0 .net/2u *"_ivl_0", 31 0, L_0xffffa5fd9720;  1 drivers
v0xaaaaf8d8b5a0_0 .net *"_ivl_10", 0 0, L_0xaaaaf8de0a60;  1 drivers
L_0xffffa5fd97f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d8b660_0 .net/2u *"_ivl_14", 31 0, L_0xffffa5fd97f8;  1 drivers
v0xaaaaf8d8b740_0 .net *"_ivl_16", 31 0, L_0xaaaaf8de0c60;  1 drivers
v0xaaaaf8d8b820_0 .net *"_ivl_18", 0 0, L_0xaaaaf8de0d80;  1 drivers
v0xaaaaf8d8b8e0_0 .net *"_ivl_2", 31 0, L_0xaaaaf8de0880;  1 drivers
L_0xffffa5fd9840 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d8b9c0_0 .net/2u *"_ivl_22", 31 0, L_0xffffa5fd9840;  1 drivers
v0xaaaaf8d8baa0_0 .net *"_ivl_24", 0 0, L_0xaaaaf8de0f30;  1 drivers
v0xaaaaf8d8bb60_0 .net *"_ivl_26", 0 0, L_0xaaaaf8de10c0;  1 drivers
L_0xffffa5fd9888 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d8bc40_0 .net/2u *"_ivl_30", 63 0, L_0xffffa5fd9888;  1 drivers
L_0xffffa5fd9768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d8bd20_0 .net/2u *"_ivl_4", 31 0, L_0xffffa5fd9768;  1 drivers
v0xaaaaf8d8be00_0 .net *"_ivl_6", 0 0, L_0xaaaaf8de0920;  1 drivers
L_0xffffa5fd97b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d8bec0_0 .net/2u *"_ivl_8", 31 0, L_0xffffa5fd97b0;  1 drivers
v0xaaaaf8d8bfa0_0 .net "block_size_in", 31 0, L_0xaaaaf8de04a0;  alias, 1 drivers
v0xaaaaf8d8c080_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  alias, 1 drivers
v0xaaaaf8d8c120_0 .net "cur_base_in", 31 0, v0xaaaaf8d90d20_0;  1 drivers
v0xaaaaf8d8c200_0 .net "cur_base_valid", 0 0, L_0xaaaaf8de0610;  alias, 1 drivers
v0xaaaaf8d8c2c0_0 .var/2u "k", 31 0;
v0xaaaaf8d8c3a0_0 .var "lb_r", 31 0;
v0xaaaaf8d8c480_0 .var "lb_r_reg", 31 0;
v0xaaaaf8d8c560_0 .var/2u "pow_m", 31 0;
v0xaaaaf8d8c640_0 .net "prim_en", 0 0, L_0xaaaaf8de0b50;  1 drivers
v0xaaaaf8d8c700_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf8d8c9f0_0 .net "prim_sub_out", 63 0, L_0xaaaaf8de1310;  alias, 1 drivers
v0xaaaaf8d8cad0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf8de1180;  alias, 1 drivers
v0xaaaaf8d8cb90_0 .var "rep_base", 31 0;
v0xaaaaf8d8cc70_0 .net "rep_base_valid", 0 0, L_0xaaaaf8de0e70;  1 drivers
v0xaaaaf8d8cd30_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  alias, 1 drivers
v0xaaaaf8d8ce20_0 .net "ub_in", 31 0, v0xaaaaf8d91ee0_0;  1 drivers
v0xaaaaf8d8cf00_0 .var "ub_r", 31 0;
v0xaaaaf8d8cfe0_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8d8aae0/0 .event edge, v0xaaaaf8d8ce20_0, v0xaaaaf8d8cb90_0, v0xaaaaf8d8c480_0, v0xaaaaf8d8cfe0_0;
E_0xaaaaf8d8aae0/1 .event edge, v0xaaaaf8d8b3e0_0, v0xaaaaf8d8b060_0, v0xaaaaf8d8c120_0;
E_0xaaaaf8d8aae0 .event/or E_0xaaaaf8d8aae0/0, E_0xaaaaf8d8aae0/1;
L_0xaaaaf8de0880 .arith/mod 32, L_0xaaaaf8de04a0, L_0xffffa5fd9720;
L_0xaaaaf8de0920 .cmp/eq 32, L_0xaaaaf8de0880, L_0xffffa5fd9768;
L_0xaaaaf8de0a60 .cmp/gt 32, L_0xaaaaf8de04a0, L_0xffffa5fd97b0;
L_0xaaaaf8de0c60 .arith/div 32, L_0xaaaaf8de04a0, L_0xffffa5fd97f8;
L_0xaaaaf8de0d80 .cmp/gt 32, v0xaaaaf8d8c2c0_0, L_0xaaaaf8de0c60;
L_0xaaaaf8de0f30 .cmp/eq 32, v0xaaaaf8d8c700_0, L_0xffffa5fd9840;
L_0xaaaaf8de1310 .functor MUXZ 64, L_0xffffa5fd9888, v0xaaaaf8d8b220_0, L_0xaaaaf8de0b50, C4<>;
S_0xaaaaf8d8d210 .scope module, "prim_calc_2" "prim_calc" 6 143, 6 156 0, S_0xaaaaf8d8a2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf8d8d3c0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaaf8de1980 .functor AND 1, L_0xaaaaf8de1750, L_0xaaaaf8de1890, C4<1>, C4<1>;
o0xffffa6024718 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaaf8de1ca0 .functor AND 1, L_0xaaaaf8de1bb0, o0xffffa6024718, C4<1>, C4<1>;
L_0xaaaaf8de1ef0 .functor NOT 1, L_0xaaaaf8de1980, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8de1fb0 .functor OR 1, L_0xaaaaf8de1d60, L_0xaaaaf8de1ef0, C4<0>, C4<0>;
v0xaaaaf8d8d660_0 .var "BM", 31 0;
v0xaaaaf8d8d760_0 .var "BM_reg", 31 0;
v0xaaaaf8d8d840_0 .var "M", 31 0;
v0xaaaaf8d8d900_0 .var "M_reg", 31 0;
v0xaaaaf8d8d9e0_0 .var "N", 31 0;
v0xaaaaf8d8db10_0 .var "N_reg", 31 0;
v0xaaaaf8d8dbf0_0 .var "PS", 63 0;
v0xaaaaf8d8dcd0_0 .var "PS_reg", 63 0;
v0xaaaaf8d8ddb0_0 .var "S", 31 0;
v0xaaaaf8d8de90_0 .var "S_reg", 31 0;
L_0xffffa5fd98d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d8df70_0 .net/2u *"_ivl_0", 31 0, L_0xffffa5fd98d0;  1 drivers
v0xaaaaf8d8e050_0 .net *"_ivl_10", 0 0, L_0xaaaaf8de1890;  1 drivers
L_0xffffa5fd99a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d8e110_0 .net/2u *"_ivl_14", 31 0, L_0xffffa5fd99a8;  1 drivers
v0xaaaaf8d8e1f0_0 .net *"_ivl_16", 31 0, L_0xaaaaf8de1a90;  1 drivers
v0xaaaaf8d8e2d0_0 .net *"_ivl_18", 0 0, L_0xaaaaf8de1bb0;  1 drivers
v0xaaaaf8d8e390_0 .net *"_ivl_2", 31 0, L_0xaaaaf8de1450;  1 drivers
L_0xffffa5fd99f0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d8e470_0 .net/2u *"_ivl_22", 31 0, L_0xffffa5fd99f0;  1 drivers
v0xaaaaf8d8e550_0 .net *"_ivl_24", 0 0, L_0xaaaaf8de1d60;  1 drivers
v0xaaaaf8d8e610_0 .net *"_ivl_26", 0 0, L_0xaaaaf8de1ef0;  1 drivers
L_0xffffa5fd9a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d8e6f0_0 .net/2u *"_ivl_30", 63 0, L_0xffffa5fd9a38;  1 drivers
L_0xffffa5fd9918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d8e7d0_0 .net/2u *"_ivl_4", 31 0, L_0xffffa5fd9918;  1 drivers
v0xaaaaf8d8e8b0_0 .net *"_ivl_6", 0 0, L_0xaaaaf8de1750;  1 drivers
L_0xffffa5fd9960 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d8e970_0 .net/2u *"_ivl_8", 31 0, L_0xffffa5fd9960;  1 drivers
v0xaaaaf8d8ea50_0 .net "block_size_in", 31 0, L_0xaaaaf8de04a0;  alias, 1 drivers
o0xffffa60246e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8d8eb10_0 .net "clock", 0 0, o0xffffa60246e8;  0 drivers
v0xaaaaf8d8ebb0_0 .net "cur_base_in", 31 0, v0xaaaaf8d90d20_0;  alias, 1 drivers
v0xaaaaf8d8ec70_0 .net "cur_base_valid", 0 0, o0xffffa6024718;  0 drivers
v0xaaaaf8d8ed10_0 .var/2u "k", 31 0;
v0xaaaaf8d8edf0_0 .var "lb_r", 31 0;
v0xaaaaf8d8eed0_0 .var "lb_r_reg", 31 0;
v0xaaaaf8d8efb0_0 .var/2u "pow_m", 31 0;
v0xaaaaf8d8f090_0 .net "prim_en", 0 0, L_0xaaaaf8de1980;  1 drivers
v0xaaaaf8d8f150_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf8d8f440_0 .net "prim_sub_out", 63 0, L_0xaaaaf8de2140;  alias, 1 drivers
v0xaaaaf8d8f520_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf8de1fb0;  alias, 1 drivers
v0xaaaaf8d8f5e0_0 .var "rep_base", 31 0;
v0xaaaaf8d8f6c0_0 .net "rep_base_valid", 0 0, L_0xaaaaf8de1ca0;  1 drivers
o0xffffa6024928 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8d8f780_0 .net "reset", 0 0, o0xffffa6024928;  0 drivers
v0xaaaaf8d8f840_0 .net "ub_in", 31 0, v0xaaaaf8d91ee0_0;  alias, 1 drivers
v0xaaaaf8d8f930_0 .var "ub_r", 31 0;
v0xaaaaf8d8f9f0_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8d8d580 .event posedge, v0xaaaaf8d8eb10_0;
E_0xaaaaf8d8d5e0/0 .event edge, v0xaaaaf8d8ce20_0, v0xaaaaf8d8f5e0_0, v0xaaaaf8d8eed0_0, v0xaaaaf8d8f9f0_0;
E_0xaaaaf8d8d5e0/1 .event edge, v0xaaaaf8d8de90_0, v0xaaaaf8d8db10_0, v0xaaaaf8d8c120_0;
E_0xaaaaf8d8d5e0 .event/or E_0xaaaaf8d8d5e0/0, E_0xaaaaf8d8d5e0/1;
L_0xaaaaf8de1450 .arith/mod 32, L_0xaaaaf8de04a0, L_0xffffa5fd98d0;
L_0xaaaaf8de1750 .cmp/eq 32, L_0xaaaaf8de1450, L_0xffffa5fd9918;
L_0xaaaaf8de1890 .cmp/gt 32, L_0xaaaaf8de04a0, L_0xffffa5fd9960;
L_0xaaaaf8de1a90 .arith/div 32, L_0xaaaaf8de04a0, L_0xffffa5fd99a8;
L_0xaaaaf8de1bb0 .cmp/gt 32, v0xaaaaf8d8ed10_0, L_0xaaaaf8de1a90;
L_0xaaaaf8de1d60 .cmp/eq 32, v0xaaaaf8d8f150_0, L_0xffffa5fd99f0;
L_0xaaaaf8de2140 .functor MUXZ 64, L_0xffffa5fd9a38, v0xaaaaf8d8dcd0_0, L_0xaaaaf8de1980, C4<>;
S_0xaaaaf8d92390 .scope generate, "genblk1[4]" "genblk1[4]" 5 22, 5 22 0, S_0xaaaaf8d81de0;
 .timescale 0 0;
P_0xaaaaf8d92590 .param/l "i" 0 5 22, +C4<0100>;
S_0xaaaaf8d92650 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaaf8d92390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaaf8d92830 .param/l "group_count_n" 0 6 46, +C4<0100>;
L_0xaaaaf8de4960 .functor AND 1, L_0xaaaaf8de2fa0, L_0xaaaaf8de39d0, C4<1>, C4<1>;
L_0xaaaaf8de4d40 .functor AND 1, L_0xaaaaf8de4960, L_0xaaaaf8de45f0, C4<1>, C4<1>;
v0xaaaaf8d97fb0_0 .var "M", 31 0;
v0xaaaaf8d980b0_0 .var "M_reg", 31 0;
v0xaaaaf8d98190_0 .var "N", 31 0;
v0xaaaaf8d98280_0 .var "N_reg", 31 0;
v0xaaaaf8d98360_0 .var "S", 31 0;
v0xaaaaf8d98440_0 .var "S_reg", 31 0;
L_0xffffa5fd9ac8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d98520_0 .net/2u *"_ivl_0", 3 0, L_0xffffa5fd9ac8;  1 drivers
L_0xffffa5fd9b58 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d98600_0 .net *"_ivl_11", 27 0, L_0xffffa5fd9b58;  1 drivers
L_0xffffa5fd9ba0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d986e0_0 .net/2u *"_ivl_12", 31 0, L_0xffffa5fd9ba0;  1 drivers
L_0xffffa5fd9be8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d987c0_0 .net/2u *"_ivl_16", 31 0, L_0xffffa5fd9be8;  1 drivers
v0xaaaaf8d988a0_0 .net *"_ivl_2", 3 0, L_0xaaaaf8de27c0;  1 drivers
L_0xffffa5fd9c30 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d98980_0 .net/2u *"_ivl_20", 31 0, L_0xffffa5fd9c30;  1 drivers
v0xaaaaf8d98a60_0 .net *"_ivl_24", 63 0, L_0xaaaaf8de48c0;  1 drivers
v0xaaaaf8d98b40_0 .net *"_ivl_26", 63 0, L_0xaaaaf8de49d0;  1 drivers
L_0xffffa5fd9fd8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d98c20_0 .net/2u *"_ivl_28", 63 0, L_0xffffa5fd9fd8;  1 drivers
v0xaaaaf8d98d00_0 .net *"_ivl_32", 0 0, L_0xaaaaf8de4960;  1 drivers
L_0xffffa5fd9b10 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d98de0_0 .net/2u *"_ivl_4", 3 0, L_0xffffa5fd9b10;  1 drivers
v0xaaaaf8d98ec0_0 .net *"_ivl_8", 31 0, L_0xaaaaf8de29f0;  1 drivers
v0xaaaaf8d98fa0_0 .net "block_size", 31 0, L_0xaaaaf8de2cf0;  1 drivers
v0xaaaaf8d99060_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  alias, 1 drivers
v0xaaaaf8d99100_0 .var "cur_base", 31 0;
v0xaaaaf8d99210_0 .net "cur_base_valid", 0 0, L_0xaaaaf8de2e60;  1 drivers
v0xaaaaf8d992b0_0 .net "group_count_out", 63 0, L_0xaaaaf8de4b10;  alias, 1 drivers
v0xaaaaf8d99370_0 .net "group_count_out_valid", 0 0, L_0xaaaaf8de4d40;  1 drivers
v0xaaaaf8d99430_0 .net "group_en", 0 0, L_0xaaaaf8de28b0;  1 drivers
v0xaaaaf8d994f0_0 .var/2u "k", 31 0;
v0xaaaaf8d995d0_0 .var "lb", 31 0;
v0xaaaaf8d996b0_0 .var "lb_reg", 31 0;
v0xaaaaf8d99790_0 .net "n_digs_in", 3 0, v0xaaaaf8dcc520_0;  alias, 1 drivers
v0xaaaaf8d998a0_0 .net "n_in", 31 0, v0xaaaaf8dcdcc0_0;  alias, 1 drivers
v0xaaaaf8d999b0_0 .var/2u "pow_m", 31 0;
v0xaaaaf8d99a90_0 .net "prim_sub_out_1", 63 0, L_0xaaaaf8de3b60;  1 drivers
v0xaaaaf8d99b50_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaaf8de39d0;  1 drivers
v0xaaaaf8d99e00_0 .net "prim_sub_out_2", 63 0, L_0xaaaaf8de4780;  1 drivers
v0xaaaaf8d99ea0_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaaf8de45f0;  1 drivers
v0xaaaaf8d99f40_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  alias, 1 drivers
v0xaaaaf8d99fe0_0 .var "tmp_sum", 63 0;
v0xaaaaf8d9a080_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaf8d9a140_0 .var "tmp_sum_reg", 63 0;
v0xaaaaf8d9a220_0 .net "tmp_sum_valid", 0 0, L_0xaaaaf8de2fa0;  1 drivers
v0xaaaaf8d9a2e0_0 .var "ub", 31 0;
v0xaaaaf8d9a3f0_0 .var "ub_cand_0", 31 0;
v0xaaaaf8d9a4d0_0 .var "ub_cand_1", 31 0;
v0xaaaaf8d9a5b0_0 .var "ub_reg", 31 0;
E_0xaaaaf8d929b0/0 .event edge, v0xaaaaf8d996b0_0, v0xaaaaf8d9a5b0_0, v0xaaaaf8d98440_0, v0xaaaaf8d98280_0;
E_0xaaaaf8d929b0/1 .event edge, v0xaaaaf8d944c0_0, v0xaaaaf8d980b0_0;
E_0xaaaaf8d929b0 .event/or E_0xaaaaf8d929b0/0, E_0xaaaaf8d929b0/1;
E_0xaaaaf8d92a30 .event edge, v0xaaaaf8d94340_0, v0xaaaaf8d890a0_0, v0xaaaaf8d944c0_0;
L_0xaaaaf8de27c0 .arith/mod 4, v0xaaaaf8dcc520_0, L_0xffffa5fd9ac8;
L_0xaaaaf8de28b0 .cmp/eq 4, L_0xaaaaf8de27c0, L_0xffffa5fd9b10;
L_0xaaaaf8de29f0 .concat [ 4 28 0 0], v0xaaaaf8dcc520_0, L_0xffffa5fd9b58;
L_0xaaaaf8de2cf0 .arith/div 32, L_0xaaaaf8de29f0, L_0xffffa5fd9ba0;
L_0xaaaaf8de2e60 .cmp/gt 32, v0xaaaaf8d994f0_0, L_0xffffa5fd9be8;
L_0xaaaaf8de2fa0 .cmp/eq 32, v0xaaaaf8d9a080_0, L_0xffffa5fd9c30;
L_0xaaaaf8de48c0 .arith/sub 64, v0xaaaaf8d9a140_0, L_0xaaaaf8de3b60;
L_0xaaaaf8de49d0 .arith/sub 64, L_0xaaaaf8de48c0, L_0xaaaaf8de4780;
L_0xaaaaf8de4b10 .functor MUXZ 64, L_0xffffa5fd9fd8, L_0xaaaaf8de49d0, L_0xaaaaf8de28b0, C4<>;
S_0xaaaaf8d92a90 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaaf8d92650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf8d92c90 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaaf8de33a0 .functor AND 1, L_0xaaaaf8de3170, L_0xaaaaf8de32b0, C4<1>, C4<1>;
L_0xaaaaf8de36c0 .functor AND 1, L_0xaaaaf8de35d0, L_0xaaaaf8de2e60, C4<1>, C4<1>;
L_0xaaaaf8de3910 .functor NOT 1, L_0xaaaaf8de33a0, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8de39d0 .functor OR 1, L_0xaaaaf8de3780, L_0xaaaaf8de3910, C4<0>, C4<0>;
v0xaaaaf8d92f20_0 .var "BM", 31 0;
v0xaaaaf8d93020_0 .var "BM_reg", 31 0;
v0xaaaaf8d93100_0 .var "M", 31 0;
v0xaaaaf8d931f0_0 .var "M_reg", 31 0;
v0xaaaaf8d932d0_0 .var "N", 31 0;
v0xaaaaf8d93400_0 .var "N_reg", 31 0;
v0xaaaaf8d934e0_0 .var "PS", 63 0;
v0xaaaaf8d935c0_0 .var "PS_reg", 63 0;
v0xaaaaf8d936a0_0 .var "S", 31 0;
v0xaaaaf8d93780_0 .var "S_reg", 31 0;
L_0xffffa5fd9c78 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d93860_0 .net/2u *"_ivl_0", 31 0, L_0xffffa5fd9c78;  1 drivers
v0xaaaaf8d93940_0 .net *"_ivl_10", 0 0, L_0xaaaaf8de32b0;  1 drivers
L_0xffffa5fd9d50 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d93a00_0 .net/2u *"_ivl_14", 31 0, L_0xffffa5fd9d50;  1 drivers
v0xaaaaf8d93ae0_0 .net *"_ivl_16", 31 0, L_0xaaaaf8de34b0;  1 drivers
v0xaaaaf8d93bc0_0 .net *"_ivl_18", 0 0, L_0xaaaaf8de35d0;  1 drivers
v0xaaaaf8d93c80_0 .net *"_ivl_2", 31 0, L_0xaaaaf8de30d0;  1 drivers
L_0xffffa5fd9d98 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d93d60_0 .net/2u *"_ivl_22", 31 0, L_0xffffa5fd9d98;  1 drivers
v0xaaaaf8d93e40_0 .net *"_ivl_24", 0 0, L_0xaaaaf8de3780;  1 drivers
v0xaaaaf8d93f00_0 .net *"_ivl_26", 0 0, L_0xaaaaf8de3910;  1 drivers
L_0xffffa5fd9de0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d93fe0_0 .net/2u *"_ivl_30", 63 0, L_0xffffa5fd9de0;  1 drivers
L_0xffffa5fd9cc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d940c0_0 .net/2u *"_ivl_4", 31 0, L_0xffffa5fd9cc0;  1 drivers
v0xaaaaf8d941a0_0 .net *"_ivl_6", 0 0, L_0xaaaaf8de3170;  1 drivers
L_0xffffa5fd9d08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d94260_0 .net/2u *"_ivl_8", 31 0, L_0xffffa5fd9d08;  1 drivers
v0xaaaaf8d94340_0 .net "block_size_in", 31 0, L_0xaaaaf8de2cf0;  alias, 1 drivers
v0xaaaaf8d94420_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  alias, 1 drivers
v0xaaaaf8d944c0_0 .net "cur_base_in", 31 0, v0xaaaaf8d99100_0;  1 drivers
v0xaaaaf8d945a0_0 .net "cur_base_valid", 0 0, L_0xaaaaf8de2e60;  alias, 1 drivers
v0xaaaaf8d94660_0 .var/2u "k", 31 0;
v0xaaaaf8d94740_0 .var "lb_r", 31 0;
v0xaaaaf8d94820_0 .var "lb_r_reg", 31 0;
v0xaaaaf8d94900_0 .var/2u "pow_m", 31 0;
v0xaaaaf8d949e0_0 .net "prim_en", 0 0, L_0xaaaaf8de33a0;  1 drivers
v0xaaaaf8d94aa0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf8d94d90_0 .net "prim_sub_out", 63 0, L_0xaaaaf8de3b60;  alias, 1 drivers
v0xaaaaf8d94e70_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf8de39d0;  alias, 1 drivers
v0xaaaaf8d94f30_0 .var "rep_base", 31 0;
v0xaaaaf8d95010_0 .net "rep_base_valid", 0 0, L_0xaaaaf8de36c0;  1 drivers
v0xaaaaf8d950d0_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  alias, 1 drivers
v0xaaaaf8d95200_0 .net "ub_in", 31 0, v0xaaaaf8d9a2e0_0;  1 drivers
v0xaaaaf8d952e0_0 .var "ub_r", 31 0;
v0xaaaaf8d953c0_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8d92e80/0 .event edge, v0xaaaaf8d95200_0, v0xaaaaf8d94f30_0, v0xaaaaf8d94820_0, v0xaaaaf8d953c0_0;
E_0xaaaaf8d92e80/1 .event edge, v0xaaaaf8d93780_0, v0xaaaaf8d93400_0, v0xaaaaf8d944c0_0;
E_0xaaaaf8d92e80 .event/or E_0xaaaaf8d92e80/0, E_0xaaaaf8d92e80/1;
L_0xaaaaf8de30d0 .arith/mod 32, L_0xaaaaf8de2cf0, L_0xffffa5fd9c78;
L_0xaaaaf8de3170 .cmp/eq 32, L_0xaaaaf8de30d0, L_0xffffa5fd9cc0;
L_0xaaaaf8de32b0 .cmp/gt 32, L_0xaaaaf8de2cf0, L_0xffffa5fd9d08;
L_0xaaaaf8de34b0 .arith/div 32, L_0xaaaaf8de2cf0, L_0xffffa5fd9d50;
L_0xaaaaf8de35d0 .cmp/gt 32, v0xaaaaf8d94660_0, L_0xaaaaf8de34b0;
L_0xaaaaf8de3780 .cmp/eq 32, v0xaaaaf8d94aa0_0, L_0xffffa5fd9d98;
L_0xaaaaf8de3b60 .functor MUXZ 64, L_0xffffa5fd9de0, v0xaaaaf8d935c0_0, L_0xaaaaf8de33a0, C4<>;
S_0xaaaaf8d955a0 .scope module, "prim_calc_2" "prim_calc" 6 143, 6 156 0, S_0xaaaaf8d92650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf8d8afd0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaaf8de3fc0 .functor AND 1, L_0xaaaaf8de3d90, L_0xaaaaf8de3ed0, C4<1>, C4<1>;
o0xffffa6025fa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaaf8de42e0 .functor AND 1, L_0xaaaaf8de41f0, o0xffffa6025fa8, C4<1>, C4<1>;
L_0xaaaaf8de4530 .functor NOT 1, L_0xaaaaf8de3fc0, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8de45f0 .functor OR 1, L_0xaaaaf8de43a0, L_0xaaaaf8de4530, C4<0>, C4<0>;
v0xaaaaf8d959e0_0 .var "BM", 31 0;
v0xaaaaf8d95ae0_0 .var "BM_reg", 31 0;
v0xaaaaf8d95bc0_0 .var "M", 31 0;
v0xaaaaf8d95cb0_0 .var "M_reg", 31 0;
v0xaaaaf8d95d90_0 .var "N", 31 0;
v0xaaaaf8d95ec0_0 .var "N_reg", 31 0;
v0xaaaaf8d95fa0_0 .var "PS", 63 0;
v0xaaaaf8d96080_0 .var "PS_reg", 63 0;
v0xaaaaf8d96160_0 .var "S", 31 0;
v0xaaaaf8d96240_0 .var "S_reg", 31 0;
L_0xffffa5fd9e28 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d96320_0 .net/2u *"_ivl_0", 31 0, L_0xffffa5fd9e28;  1 drivers
v0xaaaaf8d96400_0 .net *"_ivl_10", 0 0, L_0xaaaaf8de3ed0;  1 drivers
L_0xffffa5fd9f00 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d964c0_0 .net/2u *"_ivl_14", 31 0, L_0xffffa5fd9f00;  1 drivers
v0xaaaaf8d965a0_0 .net *"_ivl_16", 31 0, L_0xaaaaf8de40d0;  1 drivers
v0xaaaaf8d96680_0 .net *"_ivl_18", 0 0, L_0xaaaaf8de41f0;  1 drivers
v0xaaaaf8d96740_0 .net *"_ivl_2", 31 0, L_0xaaaaf8de3ca0;  1 drivers
L_0xffffa5fd9f48 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d96820_0 .net/2u *"_ivl_22", 31 0, L_0xffffa5fd9f48;  1 drivers
v0xaaaaf8d96900_0 .net *"_ivl_24", 0 0, L_0xaaaaf8de43a0;  1 drivers
v0xaaaaf8d969c0_0 .net *"_ivl_26", 0 0, L_0xaaaaf8de4530;  1 drivers
L_0xffffa5fd9f90 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d96aa0_0 .net/2u *"_ivl_30", 63 0, L_0xffffa5fd9f90;  1 drivers
L_0xffffa5fd9e70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d96b80_0 .net/2u *"_ivl_4", 31 0, L_0xffffa5fd9e70;  1 drivers
v0xaaaaf8d96c60_0 .net *"_ivl_6", 0 0, L_0xaaaaf8de3d90;  1 drivers
L_0xffffa5fd9eb8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d96d20_0 .net/2u *"_ivl_8", 31 0, L_0xffffa5fd9eb8;  1 drivers
v0xaaaaf8d96e00_0 .net "block_size_in", 31 0, L_0xaaaaf8de2cf0;  alias, 1 drivers
o0xffffa6025f78 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8d96ec0_0 .net "clock", 0 0, o0xffffa6025f78;  0 drivers
v0xaaaaf8d96f60_0 .net "cur_base_in", 31 0, v0xaaaaf8d99100_0;  alias, 1 drivers
v0xaaaaf8d97050_0 .net "cur_base_valid", 0 0, o0xffffa6025fa8;  0 drivers
v0xaaaaf8d970f0_0 .var/2u "k", 31 0;
v0xaaaaf8d971d0_0 .var "lb_r", 31 0;
v0xaaaaf8d972b0_0 .var "lb_r_reg", 31 0;
v0xaaaaf8d97390_0 .var/2u "pow_m", 31 0;
v0xaaaaf8d97470_0 .net "prim_en", 0 0, L_0xaaaaf8de3fc0;  1 drivers
v0xaaaaf8d97530_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf8d97820_0 .net "prim_sub_out", 63 0, L_0xaaaaf8de4780;  alias, 1 drivers
v0xaaaaf8d97900_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf8de45f0;  alias, 1 drivers
v0xaaaaf8d979c0_0 .var "rep_base", 31 0;
v0xaaaaf8d97aa0_0 .net "rep_base_valid", 0 0, L_0xaaaaf8de42e0;  1 drivers
o0xffffa60261b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8d97b60_0 .net "reset", 0 0, o0xffffa60261b8;  0 drivers
v0xaaaaf8d97c20_0 .net "ub_in", 31 0, v0xaaaaf8d9a2e0_0;  alias, 1 drivers
v0xaaaaf8d97d10_0 .var "ub_r", 31 0;
v0xaaaaf8d97dd0_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8d95900 .event posedge, v0xaaaaf8d96ec0_0;
E_0xaaaaf8d95960/0 .event edge, v0xaaaaf8d95200_0, v0xaaaaf8d979c0_0, v0xaaaaf8d972b0_0, v0xaaaaf8d97dd0_0;
E_0xaaaaf8d95960/1 .event edge, v0xaaaaf8d96240_0, v0xaaaaf8d95ec0_0, v0xaaaaf8d944c0_0;
E_0xaaaaf8d95960 .event/or E_0xaaaaf8d95960/0, E_0xaaaaf8d95960/1;
L_0xaaaaf8de3ca0 .arith/mod 32, L_0xaaaaf8de2cf0, L_0xffffa5fd9e28;
L_0xaaaaf8de3d90 .cmp/eq 32, L_0xaaaaf8de3ca0, L_0xffffa5fd9e70;
L_0xaaaaf8de3ed0 .cmp/gt 32, L_0xaaaaf8de2cf0, L_0xffffa5fd9eb8;
L_0xaaaaf8de40d0 .arith/div 32, L_0xaaaaf8de2cf0, L_0xffffa5fd9f00;
L_0xaaaaf8de41f0 .cmp/gt 32, v0xaaaaf8d970f0_0, L_0xaaaaf8de40d0;
L_0xaaaaf8de43a0 .cmp/eq 32, v0xaaaaf8d97530_0, L_0xffffa5fd9f48;
L_0xaaaaf8de4780 .functor MUXZ 64, L_0xffffa5fd9f90, v0xaaaaf8d96080_0, L_0xaaaaf8de3fc0, C4<>;
S_0xaaaaf8d9a790 .scope generate, "genblk1[5]" "genblk1[5]" 5 22, 5 22 0, S_0xaaaaf8d81de0;
 .timescale 0 0;
P_0xaaaaf8d9a990 .param/l "i" 0 5 22, +C4<0101>;
S_0xaaaaf8d9aa70 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaaf8d9a790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaaf8d9ac50 .param/l "group_count_n" 0 6 46, +C4<0101>;
L_0xaaaaf8de72b0 .functor AND 1, L_0xaaaaf8de53d0, L_0xaaaaf8de6210, C4<1>, C4<1>;
L_0xaaaaf8de7690 .functor AND 1, L_0xaaaaf8de72b0, L_0xaaaaf8de6f40, C4<1>, C4<1>;
v0xaaaaf8da0320_0 .var "M", 31 0;
v0xaaaaf8da0420_0 .var "M_reg", 31 0;
v0xaaaaf8da0500_0 .var "N", 31 0;
v0xaaaaf8da05f0_0 .var "N_reg", 31 0;
v0xaaaaf8da06d0_0 .var "S", 31 0;
v0xaaaaf8da07b0_0 .var "S_reg", 31 0;
L_0xffffa5fda020 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da0890_0 .net/2u *"_ivl_0", 3 0, L_0xffffa5fda020;  1 drivers
L_0xffffa5fda0b0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da0970_0 .net *"_ivl_11", 27 0, L_0xffffa5fda0b0;  1 drivers
L_0xffffa5fda0f8 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da0a50_0 .net/2u *"_ivl_12", 31 0, L_0xffffa5fda0f8;  1 drivers
L_0xffffa5fda140 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da0b30_0 .net/2u *"_ivl_16", 31 0, L_0xffffa5fda140;  1 drivers
v0xaaaaf8da0c10_0 .net *"_ivl_2", 3 0, L_0xaaaaf8de4e00;  1 drivers
L_0xffffa5fda188 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da0cf0_0 .net/2u *"_ivl_20", 31 0, L_0xffffa5fda188;  1 drivers
v0xaaaaf8da0dd0_0 .net *"_ivl_24", 63 0, L_0xaaaaf8de7210;  1 drivers
v0xaaaaf8da0eb0_0 .net *"_ivl_26", 63 0, L_0xaaaaf8de7320;  1 drivers
L_0xffffa5fda530 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da0f90_0 .net/2u *"_ivl_28", 63 0, L_0xffffa5fda530;  1 drivers
v0xaaaaf8da1070_0 .net *"_ivl_32", 0 0, L_0xaaaaf8de72b0;  1 drivers
L_0xffffa5fda068 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da1150_0 .net/2u *"_ivl_4", 3 0, L_0xffffa5fda068;  1 drivers
v0xaaaaf8da1230_0 .net *"_ivl_8", 31 0, L_0xaaaaf8de5030;  1 drivers
v0xaaaaf8da1310_0 .net "block_size", 31 0, L_0xaaaaf8de5120;  1 drivers
v0xaaaaf8da13d0_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  alias, 1 drivers
v0xaaaaf8da1470_0 .var "cur_base", 31 0;
v0xaaaaf8da1580_0 .net "cur_base_valid", 0 0, L_0xaaaaf8de5290;  1 drivers
v0xaaaaf8da1620_0 .net "group_count_out", 63 0, L_0xaaaaf8de7460;  alias, 1 drivers
v0xaaaaf8da16e0_0 .net "group_count_out_valid", 0 0, L_0xaaaaf8de7690;  1 drivers
v0xaaaaf8da17a0_0 .net "group_en", 0 0, L_0xaaaaf8de4ef0;  1 drivers
v0xaaaaf8da1860_0 .var/2u "k", 31 0;
v0xaaaaf8da1940_0 .var "lb", 31 0;
v0xaaaaf8da1a20_0 .var "lb_reg", 31 0;
v0xaaaaf8da1b00_0 .net "n_digs_in", 3 0, v0xaaaaf8dcc520_0;  alias, 1 drivers
v0xaaaaf8da1bc0_0 .net "n_in", 31 0, v0xaaaaf8dcdcc0_0;  alias, 1 drivers
v0xaaaaf8da1c80_0 .var/2u "pow_m", 31 0;
v0xaaaaf8da1d60_0 .net "prim_sub_out_1", 63 0, L_0xaaaaf8de63a0;  1 drivers
v0xaaaaf8da1e20_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaaf8de6210;  1 drivers
v0xaaaaf8da20d0_0 .net "prim_sub_out_2", 63 0, L_0xaaaaf8de70d0;  1 drivers
v0xaaaaf8da21a0_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaaf8de6f40;  1 drivers
v0xaaaaf8da2270_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  alias, 1 drivers
v0xaaaaf8da2310_0 .var "tmp_sum", 63 0;
v0xaaaaf8da23b0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaf8da2470_0 .var "tmp_sum_reg", 63 0;
v0xaaaaf8da2550_0 .net "tmp_sum_valid", 0 0, L_0xaaaaf8de53d0;  1 drivers
v0xaaaaf8da2610_0 .var "ub", 31 0;
v0xaaaaf8da2720_0 .var "ub_cand_0", 31 0;
v0xaaaaf8da2800_0 .var "ub_cand_1", 31 0;
v0xaaaaf8da28e0_0 .var "ub_reg", 31 0;
E_0xaaaaf8d9add0/0 .event edge, v0xaaaaf8da1a20_0, v0xaaaaf8da28e0_0, v0xaaaaf8da07b0_0, v0xaaaaf8da05f0_0;
E_0xaaaaf8d9add0/1 .event edge, v0xaaaaf8d9c8b0_0, v0xaaaaf8da0420_0;
E_0xaaaaf8d9add0 .event/or E_0xaaaaf8d9add0/0, E_0xaaaaf8d9add0/1;
E_0xaaaaf8d9ae50 .event edge, v0xaaaaf8d9c730_0, v0xaaaaf8d890a0_0, v0xaaaaf8d9c8b0_0;
L_0xaaaaf8de4e00 .arith/mod 4, v0xaaaaf8dcc520_0, L_0xffffa5fda020;
L_0xaaaaf8de4ef0 .cmp/eq 4, L_0xaaaaf8de4e00, L_0xffffa5fda068;
L_0xaaaaf8de5030 .concat [ 4 28 0 0], v0xaaaaf8dcc520_0, L_0xffffa5fda0b0;
L_0xaaaaf8de5120 .arith/div 32, L_0xaaaaf8de5030, L_0xffffa5fda0f8;
L_0xaaaaf8de5290 .cmp/gt 32, v0xaaaaf8da1860_0, L_0xffffa5fda140;
L_0xaaaaf8de53d0 .cmp/eq 32, v0xaaaaf8da23b0_0, L_0xffffa5fda188;
L_0xaaaaf8de7210 .arith/sub 64, v0xaaaaf8da2470_0, L_0xaaaaf8de63a0;
L_0xaaaaf8de7320 .arith/sub 64, L_0xaaaaf8de7210, L_0xaaaaf8de70d0;
L_0xaaaaf8de7460 .functor MUXZ 64, L_0xffffa5fda530, L_0xaaaaf8de7320, L_0xaaaaf8de4ef0, C4<>;
S_0xaaaaf8d9aeb0 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaaf8d9aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf8d9b0b0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaaf8de5be0 .functor AND 1, L_0xaaaaf8de59b0, L_0xaaaaf8de5af0, C4<1>, C4<1>;
L_0xaaaaf8de5f00 .functor AND 1, L_0xaaaaf8de5e10, L_0xaaaaf8de5290, C4<1>, C4<1>;
L_0xaaaaf8de6150 .functor NOT 1, L_0xaaaaf8de5be0, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8de6210 .functor OR 1, L_0xaaaaf8de5fc0, L_0xaaaaf8de6150, C4<0>, C4<0>;
v0xaaaaf8d9b310_0 .var "BM", 31 0;
v0xaaaaf8d9b410_0 .var "BM_reg", 31 0;
v0xaaaaf8d9b4f0_0 .var "M", 31 0;
v0xaaaaf8d9b5e0_0 .var "M_reg", 31 0;
v0xaaaaf8d9b6c0_0 .var "N", 31 0;
v0xaaaaf8d9b7f0_0 .var "N_reg", 31 0;
v0xaaaaf8d9b8d0_0 .var "PS", 63 0;
v0xaaaaf8d9b9b0_0 .var "PS_reg", 63 0;
v0xaaaaf8d9ba90_0 .var "S", 31 0;
v0xaaaaf8d9bb70_0 .var "S_reg", 31 0;
L_0xffffa5fda1d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d9bc50_0 .net/2u *"_ivl_0", 31 0, L_0xffffa5fda1d0;  1 drivers
v0xaaaaf8d9bd30_0 .net *"_ivl_10", 0 0, L_0xaaaaf8de5af0;  1 drivers
L_0xffffa5fda2a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d9bdf0_0 .net/2u *"_ivl_14", 31 0, L_0xffffa5fda2a8;  1 drivers
v0xaaaaf8d9bed0_0 .net *"_ivl_16", 31 0, L_0xaaaaf8de5cf0;  1 drivers
v0xaaaaf8d9bfb0_0 .net *"_ivl_18", 0 0, L_0xaaaaf8de5e10;  1 drivers
v0xaaaaf8d9c070_0 .net *"_ivl_2", 31 0, L_0xaaaaf8de5500;  1 drivers
L_0xffffa5fda2f0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d9c150_0 .net/2u *"_ivl_22", 31 0, L_0xffffa5fda2f0;  1 drivers
v0xaaaaf8d9c230_0 .net *"_ivl_24", 0 0, L_0xaaaaf8de5fc0;  1 drivers
v0xaaaaf8d9c2f0_0 .net *"_ivl_26", 0 0, L_0xaaaaf8de6150;  1 drivers
L_0xffffa5fda338 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d9c3d0_0 .net/2u *"_ivl_30", 63 0, L_0xffffa5fda338;  1 drivers
L_0xffffa5fda218 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d9c4b0_0 .net/2u *"_ivl_4", 31 0, L_0xffffa5fda218;  1 drivers
v0xaaaaf8d9c590_0 .net *"_ivl_6", 0 0, L_0xaaaaf8de59b0;  1 drivers
L_0xffffa5fda260 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d9c650_0 .net/2u *"_ivl_8", 31 0, L_0xffffa5fda260;  1 drivers
v0xaaaaf8d9c730_0 .net "block_size_in", 31 0, L_0xaaaaf8de5120;  alias, 1 drivers
v0xaaaaf8d9c810_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  alias, 1 drivers
v0xaaaaf8d9c8b0_0 .net "cur_base_in", 31 0, v0xaaaaf8da1470_0;  1 drivers
v0xaaaaf8d9c990_0 .net "cur_base_valid", 0 0, L_0xaaaaf8de5290;  alias, 1 drivers
v0xaaaaf8d9ca50_0 .var/2u "k", 31 0;
v0xaaaaf8d9cb30_0 .var "lb_r", 31 0;
v0xaaaaf8d9cc10_0 .var "lb_r_reg", 31 0;
v0xaaaaf8d9ccf0_0 .var/2u "pow_m", 31 0;
v0xaaaaf8d9cdd0_0 .net "prim_en", 0 0, L_0xaaaaf8de5be0;  1 drivers
v0xaaaaf8d9ce90_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf8d9d180_0 .net "prim_sub_out", 63 0, L_0xaaaaf8de63a0;  alias, 1 drivers
v0xaaaaf8d9d260_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf8de6210;  alias, 1 drivers
v0xaaaaf8d9d320_0 .var "rep_base", 31 0;
v0xaaaaf8d9d400_0 .net "rep_base_valid", 0 0, L_0xaaaaf8de5f00;  1 drivers
v0xaaaaf8d9d4c0_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  alias, 1 drivers
v0xaaaaf8d9d560_0 .net "ub_in", 31 0, v0xaaaaf8da2610_0;  1 drivers
v0xaaaaf8d9d640_0 .var "ub_r", 31 0;
v0xaaaaf8d9d720_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8d9b270/0 .event edge, v0xaaaaf8d9d560_0, v0xaaaaf8d9d320_0, v0xaaaaf8d9cc10_0, v0xaaaaf8d9d720_0;
E_0xaaaaf8d9b270/1 .event edge, v0xaaaaf8d9bb70_0, v0xaaaaf8d9b7f0_0, v0xaaaaf8d9c8b0_0;
E_0xaaaaf8d9b270 .event/or E_0xaaaaf8d9b270/0, E_0xaaaaf8d9b270/1;
L_0xaaaaf8de5500 .arith/mod 32, L_0xaaaaf8de5120, L_0xffffa5fda1d0;
L_0xaaaaf8de59b0 .cmp/eq 32, L_0xaaaaf8de5500, L_0xffffa5fda218;
L_0xaaaaf8de5af0 .cmp/gt 32, L_0xaaaaf8de5120, L_0xffffa5fda260;
L_0xaaaaf8de5cf0 .arith/div 32, L_0xaaaaf8de5120, L_0xffffa5fda2a8;
L_0xaaaaf8de5e10 .cmp/gt 32, v0xaaaaf8d9ca50_0, L_0xaaaaf8de5cf0;
L_0xaaaaf8de5fc0 .cmp/eq 32, v0xaaaaf8d9ce90_0, L_0xffffa5fda2f0;
L_0xaaaaf8de63a0 .functor MUXZ 64, L_0xffffa5fda338, v0xaaaaf8d9b9b0_0, L_0xaaaaf8de5be0, C4<>;
S_0xaaaaf8d9d900 .scope module, "prim_calc_2" "prim_calc" 6 143, 6 156 0, S_0xaaaaf8d9aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf8d9dab0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaaf8de6910 .functor AND 1, L_0xaaaaf8de65d0, L_0xaaaaf8de6710, C4<1>, C4<1>;
o0xffffa6027838 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaaf8de6c30 .functor AND 1, L_0xaaaaf8de6b40, o0xffffa6027838, C4<1>, C4<1>;
L_0xaaaaf8de6e80 .functor NOT 1, L_0xaaaaf8de6910, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8de6f40 .functor OR 1, L_0xaaaaf8de6cf0, L_0xaaaaf8de6e80, C4<0>, C4<0>;
v0xaaaaf8d9dd50_0 .var "BM", 31 0;
v0xaaaaf8d9de50_0 .var "BM_reg", 31 0;
v0xaaaaf8d9df30_0 .var "M", 31 0;
v0xaaaaf8d9e020_0 .var "M_reg", 31 0;
v0xaaaaf8d9e100_0 .var "N", 31 0;
v0xaaaaf8d9e230_0 .var "N_reg", 31 0;
v0xaaaaf8d9e310_0 .var "PS", 63 0;
v0xaaaaf8d9e3f0_0 .var "PS_reg", 63 0;
v0xaaaaf8d9e4d0_0 .var "S", 31 0;
v0xaaaaf8d9e5b0_0 .var "S_reg", 31 0;
L_0xffffa5fda380 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d9e690_0 .net/2u *"_ivl_0", 31 0, L_0xffffa5fda380;  1 drivers
v0xaaaaf8d9e770_0 .net *"_ivl_10", 0 0, L_0xaaaaf8de6710;  1 drivers
L_0xffffa5fda458 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d9e830_0 .net/2u *"_ivl_14", 31 0, L_0xffffa5fda458;  1 drivers
v0xaaaaf8d9e910_0 .net *"_ivl_16", 31 0, L_0xaaaaf8de6a20;  1 drivers
v0xaaaaf8d9e9f0_0 .net *"_ivl_18", 0 0, L_0xaaaaf8de6b40;  1 drivers
v0xaaaaf8d9eab0_0 .net *"_ivl_2", 31 0, L_0xaaaaf8de64e0;  1 drivers
L_0xffffa5fda4a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d9eb90_0 .net/2u *"_ivl_22", 31 0, L_0xffffa5fda4a0;  1 drivers
v0xaaaaf8d9ec70_0 .net *"_ivl_24", 0 0, L_0xaaaaf8de6cf0;  1 drivers
v0xaaaaf8d9ed30_0 .net *"_ivl_26", 0 0, L_0xaaaaf8de6e80;  1 drivers
L_0xffffa5fda4e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d9ee10_0 .net/2u *"_ivl_30", 63 0, L_0xffffa5fda4e8;  1 drivers
L_0xffffa5fda3c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d9eef0_0 .net/2u *"_ivl_4", 31 0, L_0xffffa5fda3c8;  1 drivers
v0xaaaaf8d9efd0_0 .net *"_ivl_6", 0 0, L_0xaaaaf8de65d0;  1 drivers
L_0xffffa5fda410 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8d9f090_0 .net/2u *"_ivl_8", 31 0, L_0xffffa5fda410;  1 drivers
v0xaaaaf8d9f170_0 .net "block_size_in", 31 0, L_0xaaaaf8de5120;  alias, 1 drivers
o0xffffa6027808 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8d9f230_0 .net "clock", 0 0, o0xffffa6027808;  0 drivers
v0xaaaaf8d9f2d0_0 .net "cur_base_in", 31 0, v0xaaaaf8da1470_0;  alias, 1 drivers
v0xaaaaf8d9f3c0_0 .net "cur_base_valid", 0 0, o0xffffa6027838;  0 drivers
v0xaaaaf8d9f460_0 .var/2u "k", 31 0;
v0xaaaaf8d9f540_0 .var "lb_r", 31 0;
v0xaaaaf8d9f620_0 .var "lb_r_reg", 31 0;
v0xaaaaf8d9f700_0 .var/2u "pow_m", 31 0;
v0xaaaaf8d9f7e0_0 .net "prim_en", 0 0, L_0xaaaaf8de6910;  1 drivers
v0xaaaaf8d9f8a0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf8d9fb90_0 .net "prim_sub_out", 63 0, L_0xaaaaf8de70d0;  alias, 1 drivers
v0xaaaaf8d9fc70_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf8de6f40;  alias, 1 drivers
v0xaaaaf8d9fd30_0 .var "rep_base", 31 0;
v0xaaaaf8d9fe10_0 .net "rep_base_valid", 0 0, L_0xaaaaf8de6c30;  1 drivers
o0xffffa6027a48 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8d9fed0_0 .net "reset", 0 0, o0xffffa6027a48;  0 drivers
v0xaaaaf8d9ff90_0 .net "ub_in", 31 0, v0xaaaaf8da2610_0;  alias, 1 drivers
v0xaaaaf8da0080_0 .var "ub_r", 31 0;
v0xaaaaf8da0140_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8d9dc70 .event posedge, v0xaaaaf8d9f230_0;
E_0xaaaaf8d9dcd0/0 .event edge, v0xaaaaf8d9d560_0, v0xaaaaf8d9fd30_0, v0xaaaaf8d9f620_0, v0xaaaaf8da0140_0;
E_0xaaaaf8d9dcd0/1 .event edge, v0xaaaaf8d9e5b0_0, v0xaaaaf8d9e230_0, v0xaaaaf8d9c8b0_0;
E_0xaaaaf8d9dcd0 .event/or E_0xaaaaf8d9dcd0/0, E_0xaaaaf8d9dcd0/1;
L_0xaaaaf8de64e0 .arith/mod 32, L_0xaaaaf8de5120, L_0xffffa5fda380;
L_0xaaaaf8de65d0 .cmp/eq 32, L_0xaaaaf8de64e0, L_0xffffa5fda3c8;
L_0xaaaaf8de6710 .cmp/gt 32, L_0xaaaaf8de5120, L_0xffffa5fda410;
L_0xaaaaf8de6a20 .arith/div 32, L_0xaaaaf8de5120, L_0xffffa5fda458;
L_0xaaaaf8de6b40 .cmp/gt 32, v0xaaaaf8d9f460_0, L_0xaaaaf8de6a20;
L_0xaaaaf8de6cf0 .cmp/eq 32, v0xaaaaf8d9f8a0_0, L_0xffffa5fda4a0;
L_0xaaaaf8de70d0 .functor MUXZ 64, L_0xffffa5fda4e8, v0xaaaaf8d9e3f0_0, L_0xaaaaf8de6910, C4<>;
S_0xaaaaf8da2ac0 .scope generate, "genblk1[6]" "genblk1[6]" 5 22, 5 22 0, S_0xaaaaf8d81de0;
 .timescale 0 0;
P_0xaaaaf8da2d10 .param/l "i" 0 5 22, +C4<0110>;
S_0xaaaaf8da2df0 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaaf8da2ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaaf8da2fd0 .param/l "group_count_n" 0 6 46, +C4<0110>;
L_0xaaaaf8de97f0 .functor AND 1, L_0xaaaaf8de7d20, L_0xaaaaf8de8750, C4<1>, C4<1>;
L_0xaaaaf8de9bd0 .functor AND 1, L_0xaaaaf8de97f0, L_0xaaaaf8de9480, C4<1>, C4<1>;
v0xaaaaf8da8780_0 .var "M", 31 0;
v0xaaaaf8da8880_0 .var "M_reg", 31 0;
v0xaaaaf8da8960_0 .var "N", 31 0;
v0xaaaaf8da8a50_0 .var "N_reg", 31 0;
v0xaaaaf8da8b30_0 .var "S", 31 0;
v0xaaaaf8da8c10_0 .var "S_reg", 31 0;
L_0xffffa5fda578 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da8cf0_0 .net/2u *"_ivl_0", 3 0, L_0xffffa5fda578;  1 drivers
L_0xffffa5fda608 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da8dd0_0 .net *"_ivl_11", 27 0, L_0xffffa5fda608;  1 drivers
L_0xffffa5fda650 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da8eb0_0 .net/2u *"_ivl_12", 31 0, L_0xffffa5fda650;  1 drivers
L_0xffffa5fda698 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da8f90_0 .net/2u *"_ivl_16", 31 0, L_0xffffa5fda698;  1 drivers
v0xaaaaf8da9070_0 .net *"_ivl_2", 3 0, L_0xaaaaf8de7750;  1 drivers
L_0xffffa5fda6e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da9150_0 .net/2u *"_ivl_20", 31 0, L_0xffffa5fda6e0;  1 drivers
v0xaaaaf8da9230_0 .net *"_ivl_24", 63 0, L_0xaaaaf8de9750;  1 drivers
v0xaaaaf8da9310_0 .net *"_ivl_26", 63 0, L_0xaaaaf8de9860;  1 drivers
L_0xffffa5fdaa88 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da93f0_0 .net/2u *"_ivl_28", 63 0, L_0xffffa5fdaa88;  1 drivers
v0xaaaaf8da94d0_0 .net *"_ivl_32", 0 0, L_0xaaaaf8de97f0;  1 drivers
L_0xffffa5fda5c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da95b0_0 .net/2u *"_ivl_4", 3 0, L_0xffffa5fda5c0;  1 drivers
v0xaaaaf8da9690_0 .net *"_ivl_8", 31 0, L_0xaaaaf8de7980;  1 drivers
v0xaaaaf8da9770_0 .net "block_size", 31 0, L_0xaaaaf8de7a70;  1 drivers
v0xaaaaf8da9830_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  alias, 1 drivers
v0xaaaaf8da98d0_0 .var "cur_base", 31 0;
v0xaaaaf8da99e0_0 .net "cur_base_valid", 0 0, L_0xaaaaf8de7be0;  1 drivers
v0xaaaaf8da9a80_0 .net "group_count_out", 63 0, L_0xaaaaf8de99a0;  alias, 1 drivers
v0xaaaaf8da9b40_0 .net "group_count_out_valid", 0 0, L_0xaaaaf8de9bd0;  1 drivers
v0xaaaaf8da9c00_0 .net "group_en", 0 0, L_0xaaaaf8de7840;  1 drivers
v0xaaaaf8da9cc0_0 .var/2u "k", 31 0;
v0xaaaaf8da9da0_0 .var "lb", 31 0;
v0xaaaaf8da9e80_0 .var "lb_reg", 31 0;
v0xaaaaf8da9f60_0 .net "n_digs_in", 3 0, v0xaaaaf8dcc520_0;  alias, 1 drivers
v0xaaaaf8daa020_0 .net "n_in", 31 0, v0xaaaaf8dcdcc0_0;  alias, 1 drivers
v0xaaaaf8daa0e0_0 .var/2u "pow_m", 31 0;
v0xaaaaf8daa1c0_0 .net "prim_sub_out_1", 63 0, L_0xaaaaf8de88e0;  1 drivers
v0xaaaaf8daa280_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaaf8de8750;  1 drivers
v0xaaaaf8daa530_0 .net "prim_sub_out_2", 63 0, L_0xaaaaf8de9610;  1 drivers
v0xaaaaf8daa600_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaaf8de9480;  1 drivers
v0xaaaaf8daa6d0_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  alias, 1 drivers
v0xaaaaf8daa770_0 .var "tmp_sum", 63 0;
v0xaaaaf8daa810_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaf8daa8d0_0 .var "tmp_sum_reg", 63 0;
v0xaaaaf8daa9b0_0 .net "tmp_sum_valid", 0 0, L_0xaaaaf8de7d20;  1 drivers
v0xaaaaf8daaa70_0 .var "ub", 31 0;
v0xaaaaf8daab30_0 .var "ub_cand_0", 31 0;
v0xaaaaf8daac10_0 .var "ub_cand_1", 31 0;
v0xaaaaf8daacf0_0 .var "ub_reg", 31 0;
E_0xaaaaf8da3150/0 .event edge, v0xaaaaf8da9e80_0, v0xaaaaf8daacf0_0, v0xaaaaf8da8c10_0, v0xaaaaf8da8a50_0;
E_0xaaaaf8da3150/1 .event edge, v0xaaaaf8da4c00_0, v0xaaaaf8da8880_0;
E_0xaaaaf8da3150 .event/or E_0xaaaaf8da3150/0, E_0xaaaaf8da3150/1;
E_0xaaaaf8da31d0 .event edge, v0xaaaaf8da4a80_0, v0xaaaaf8d890a0_0, v0xaaaaf8da4c00_0;
L_0xaaaaf8de7750 .arith/mod 4, v0xaaaaf8dcc520_0, L_0xffffa5fda578;
L_0xaaaaf8de7840 .cmp/eq 4, L_0xaaaaf8de7750, L_0xffffa5fda5c0;
L_0xaaaaf8de7980 .concat [ 4 28 0 0], v0xaaaaf8dcc520_0, L_0xffffa5fda608;
L_0xaaaaf8de7a70 .arith/div 32, L_0xaaaaf8de7980, L_0xffffa5fda650;
L_0xaaaaf8de7be0 .cmp/gt 32, v0xaaaaf8da9cc0_0, L_0xffffa5fda698;
L_0xaaaaf8de7d20 .cmp/eq 32, v0xaaaaf8daa810_0, L_0xffffa5fda6e0;
L_0xaaaaf8de9750 .arith/sub 64, v0xaaaaf8daa8d0_0, L_0xaaaaf8de88e0;
L_0xaaaaf8de9860 .arith/sub 64, L_0xaaaaf8de9750, L_0xaaaaf8de9610;
L_0xaaaaf8de99a0 .functor MUXZ 64, L_0xffffa5fdaa88, L_0xaaaaf8de9860, L_0xaaaaf8de7840, C4<>;
S_0xaaaaf8da3230 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaaf8da2df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf8da3430 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaaf8de8120 .functor AND 1, L_0xaaaaf8de7ef0, L_0xaaaaf8de8030, C4<1>, C4<1>;
L_0xaaaaf8de8440 .functor AND 1, L_0xaaaaf8de8350, L_0xaaaaf8de7be0, C4<1>, C4<1>;
L_0xaaaaf8de8690 .functor NOT 1, L_0xaaaaf8de8120, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8de8750 .functor OR 1, L_0xaaaaf8de8500, L_0xaaaaf8de8690, C4<0>, C4<0>;
v0xaaaaf8da3690_0 .var "BM", 31 0;
v0xaaaaf8da3790_0 .var "BM_reg", 31 0;
v0xaaaaf8da3870_0 .var "M", 31 0;
v0xaaaaf8da3930_0 .var "M_reg", 31 0;
v0xaaaaf8da3a10_0 .var "N", 31 0;
v0xaaaaf8da3b40_0 .var "N_reg", 31 0;
v0xaaaaf8da3c20_0 .var "PS", 63 0;
v0xaaaaf8da3d00_0 .var "PS_reg", 63 0;
v0xaaaaf8da3de0_0 .var "S", 31 0;
v0xaaaaf8da3ec0_0 .var "S_reg", 31 0;
L_0xffffa5fda728 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da3fa0_0 .net/2u *"_ivl_0", 31 0, L_0xffffa5fda728;  1 drivers
v0xaaaaf8da4080_0 .net *"_ivl_10", 0 0, L_0xaaaaf8de8030;  1 drivers
L_0xffffa5fda800 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da4140_0 .net/2u *"_ivl_14", 31 0, L_0xffffa5fda800;  1 drivers
v0xaaaaf8da4220_0 .net *"_ivl_16", 31 0, L_0xaaaaf8de8230;  1 drivers
v0xaaaaf8da4300_0 .net *"_ivl_18", 0 0, L_0xaaaaf8de8350;  1 drivers
v0xaaaaf8da43c0_0 .net *"_ivl_2", 31 0, L_0xaaaaf8de7e50;  1 drivers
L_0xffffa5fda848 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da44a0_0 .net/2u *"_ivl_22", 31 0, L_0xffffa5fda848;  1 drivers
v0xaaaaf8da4580_0 .net *"_ivl_24", 0 0, L_0xaaaaf8de8500;  1 drivers
v0xaaaaf8da4640_0 .net *"_ivl_26", 0 0, L_0xaaaaf8de8690;  1 drivers
L_0xffffa5fda890 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da4720_0 .net/2u *"_ivl_30", 63 0, L_0xffffa5fda890;  1 drivers
L_0xffffa5fda770 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da4800_0 .net/2u *"_ivl_4", 31 0, L_0xffffa5fda770;  1 drivers
v0xaaaaf8da48e0_0 .net *"_ivl_6", 0 0, L_0xaaaaf8de7ef0;  1 drivers
L_0xffffa5fda7b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da49a0_0 .net/2u *"_ivl_8", 31 0, L_0xffffa5fda7b8;  1 drivers
v0xaaaaf8da4a80_0 .net "block_size_in", 31 0, L_0xaaaaf8de7a70;  alias, 1 drivers
v0xaaaaf8da4b60_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  alias, 1 drivers
v0xaaaaf8da4c00_0 .net "cur_base_in", 31 0, v0xaaaaf8da98d0_0;  1 drivers
v0xaaaaf8da4ce0_0 .net "cur_base_valid", 0 0, L_0xaaaaf8de7be0;  alias, 1 drivers
v0xaaaaf8da4da0_0 .var/2u "k", 31 0;
v0xaaaaf8da4e80_0 .var "lb_r", 31 0;
v0xaaaaf8da4f60_0 .var "lb_r_reg", 31 0;
v0xaaaaf8da5040_0 .var/2u "pow_m", 31 0;
v0xaaaaf8da5120_0 .net "prim_en", 0 0, L_0xaaaaf8de8120;  1 drivers
v0xaaaaf8da51e0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf8da54d0_0 .net "prim_sub_out", 63 0, L_0xaaaaf8de88e0;  alias, 1 drivers
v0xaaaaf8da55b0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf8de8750;  alias, 1 drivers
v0xaaaaf8da5670_0 .var "rep_base", 31 0;
v0xaaaaf8da5750_0 .net "rep_base_valid", 0 0, L_0xaaaaf8de8440;  1 drivers
v0xaaaaf8da5810_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  alias, 1 drivers
v0xaaaaf8da58b0_0 .net "ub_in", 31 0, v0xaaaaf8daaa70_0;  1 drivers
v0xaaaaf8da5990_0 .var "ub_r", 31 0;
v0xaaaaf8da5a70_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8da35f0/0 .event edge, v0xaaaaf8da58b0_0, v0xaaaaf8da5670_0, v0xaaaaf8da4f60_0, v0xaaaaf8da5a70_0;
E_0xaaaaf8da35f0/1 .event edge, v0xaaaaf8da3ec0_0, v0xaaaaf8da3b40_0, v0xaaaaf8da4c00_0;
E_0xaaaaf8da35f0 .event/or E_0xaaaaf8da35f0/0, E_0xaaaaf8da35f0/1;
L_0xaaaaf8de7e50 .arith/mod 32, L_0xaaaaf8de7a70, L_0xffffa5fda728;
L_0xaaaaf8de7ef0 .cmp/eq 32, L_0xaaaaf8de7e50, L_0xffffa5fda770;
L_0xaaaaf8de8030 .cmp/gt 32, L_0xaaaaf8de7a70, L_0xffffa5fda7b8;
L_0xaaaaf8de8230 .arith/div 32, L_0xaaaaf8de7a70, L_0xffffa5fda800;
L_0xaaaaf8de8350 .cmp/gt 32, v0xaaaaf8da4da0_0, L_0xaaaaf8de8230;
L_0xaaaaf8de8500 .cmp/eq 32, v0xaaaaf8da51e0_0, L_0xffffa5fda848;
L_0xaaaaf8de88e0 .functor MUXZ 64, L_0xffffa5fda890, v0xaaaaf8da3d00_0, L_0xaaaaf8de8120, C4<>;
S_0xaaaaf8da5c50 .scope module, "prim_calc_2" "prim_calc" 6 143, 6 156 0, S_0xaaaaf8da2df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf8da5e00 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaaf8de8e50 .functor AND 1, L_0xaaaaf8de8b10, L_0xaaaaf8de8c50, C4<1>, C4<1>;
o0xffffa60290c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaaf8de9170 .functor AND 1, L_0xaaaaf8de9080, o0xffffa60290c8, C4<1>, C4<1>;
L_0xaaaaf8de93c0 .functor NOT 1, L_0xaaaaf8de8e50, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8de9480 .functor OR 1, L_0xaaaaf8de9230, L_0xaaaaf8de93c0, C4<0>, C4<0>;
v0xaaaaf8da60a0_0 .var "BM", 31 0;
v0xaaaaf8da61a0_0 .var "BM_reg", 31 0;
v0xaaaaf8da6280_0 .var "M", 31 0;
v0xaaaaf8da6370_0 .var "M_reg", 31 0;
v0xaaaaf8da6450_0 .var "N", 31 0;
v0xaaaaf8da6580_0 .var "N_reg", 31 0;
v0xaaaaf8da6660_0 .var "PS", 63 0;
v0xaaaaf8da6740_0 .var "PS_reg", 63 0;
v0xaaaaf8da6820_0 .var "S", 31 0;
v0xaaaaf8da6900_0 .var "S_reg", 31 0;
L_0xffffa5fda8d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da69e0_0 .net/2u *"_ivl_0", 31 0, L_0xffffa5fda8d8;  1 drivers
v0xaaaaf8da6ac0_0 .net *"_ivl_10", 0 0, L_0xaaaaf8de8c50;  1 drivers
L_0xffffa5fda9b0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da6b80_0 .net/2u *"_ivl_14", 31 0, L_0xffffa5fda9b0;  1 drivers
v0xaaaaf8da6c60_0 .net *"_ivl_16", 31 0, L_0xaaaaf8de8f60;  1 drivers
v0xaaaaf8da6d40_0 .net *"_ivl_18", 0 0, L_0xaaaaf8de9080;  1 drivers
v0xaaaaf8da6e00_0 .net *"_ivl_2", 31 0, L_0xaaaaf8de8a20;  1 drivers
L_0xffffa5fda9f8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da6ee0_0 .net/2u *"_ivl_22", 31 0, L_0xffffa5fda9f8;  1 drivers
v0xaaaaf8da70d0_0 .net *"_ivl_24", 0 0, L_0xaaaaf8de9230;  1 drivers
v0xaaaaf8da7190_0 .net *"_ivl_26", 0 0, L_0xaaaaf8de93c0;  1 drivers
L_0xffffa5fdaa40 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da7270_0 .net/2u *"_ivl_30", 63 0, L_0xffffa5fdaa40;  1 drivers
L_0xffffa5fda920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da7350_0 .net/2u *"_ivl_4", 31 0, L_0xffffa5fda920;  1 drivers
v0xaaaaf8da7430_0 .net *"_ivl_6", 0 0, L_0xaaaaf8de8b10;  1 drivers
L_0xffffa5fda968 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8da74f0_0 .net/2u *"_ivl_8", 31 0, L_0xffffa5fda968;  1 drivers
v0xaaaaf8da75d0_0 .net "block_size_in", 31 0, L_0xaaaaf8de7a70;  alias, 1 drivers
o0xffffa6029098 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8da7690_0 .net "clock", 0 0, o0xffffa6029098;  0 drivers
v0xaaaaf8da7730_0 .net "cur_base_in", 31 0, v0xaaaaf8da98d0_0;  alias, 1 drivers
v0xaaaaf8da7820_0 .net "cur_base_valid", 0 0, o0xffffa60290c8;  0 drivers
v0xaaaaf8da78c0_0 .var/2u "k", 31 0;
v0xaaaaf8da79a0_0 .var "lb_r", 31 0;
v0xaaaaf8da7a80_0 .var "lb_r_reg", 31 0;
v0xaaaaf8da7b60_0 .var/2u "pow_m", 31 0;
v0xaaaaf8da7c40_0 .net "prim_en", 0 0, L_0xaaaaf8de8e50;  1 drivers
v0xaaaaf8da7d00_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf8da7ff0_0 .net "prim_sub_out", 63 0, L_0xaaaaf8de9610;  alias, 1 drivers
v0xaaaaf8da80d0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf8de9480;  alias, 1 drivers
v0xaaaaf8da8190_0 .var "rep_base", 31 0;
v0xaaaaf8da8270_0 .net "rep_base_valid", 0 0, L_0xaaaaf8de9170;  1 drivers
o0xffffa60292d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8da8330_0 .net "reset", 0 0, o0xffffa60292d8;  0 drivers
v0xaaaaf8da83f0_0 .net "ub_in", 31 0, v0xaaaaf8daaa70_0;  alias, 1 drivers
v0xaaaaf8da84e0_0 .var "ub_r", 31 0;
v0xaaaaf8da85a0_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8da5fc0 .event posedge, v0xaaaaf8da7690_0;
E_0xaaaaf8da6020/0 .event edge, v0xaaaaf8da58b0_0, v0xaaaaf8da8190_0, v0xaaaaf8da7a80_0, v0xaaaaf8da85a0_0;
E_0xaaaaf8da6020/1 .event edge, v0xaaaaf8da6900_0, v0xaaaaf8da6580_0, v0xaaaaf8da4c00_0;
E_0xaaaaf8da6020 .event/or E_0xaaaaf8da6020/0, E_0xaaaaf8da6020/1;
L_0xaaaaf8de8a20 .arith/mod 32, L_0xaaaaf8de7a70, L_0xffffa5fda8d8;
L_0xaaaaf8de8b10 .cmp/eq 32, L_0xaaaaf8de8a20, L_0xffffa5fda920;
L_0xaaaaf8de8c50 .cmp/gt 32, L_0xaaaaf8de7a70, L_0xffffa5fda968;
L_0xaaaaf8de8f60 .arith/div 32, L_0xaaaaf8de7a70, L_0xffffa5fda9b0;
L_0xaaaaf8de9080 .cmp/gt 32, v0xaaaaf8da78c0_0, L_0xaaaaf8de8f60;
L_0xaaaaf8de9230 .cmp/eq 32, v0xaaaaf8da7d00_0, L_0xffffa5fda9f8;
L_0xaaaaf8de9610 .functor MUXZ 64, L_0xffffa5fdaa40, v0xaaaaf8da6740_0, L_0xaaaaf8de8e50, C4<>;
S_0xaaaaf8daaed0 .scope generate, "genblk1[7]" "genblk1[7]" 5 22, 5 22 0, S_0xaaaaf8d81de0;
 .timescale 0 0;
P_0xaaaaf8dab080 .param/l "i" 0 5 22, +C4<0111>;
S_0xaaaaf8dab160 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaaf8daaed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaaf8dab340 .param/l "group_count_n" 0 6 46, +C4<0111>;
L_0xaaaaf8debd30 .functor AND 1, L_0xaaaaf8dea260, L_0xaaaaf8deac90, C4<1>, C4<1>;
L_0xaaaaf8dec110 .functor AND 1, L_0xaaaaf8debd30, L_0xaaaaf8deb9c0, C4<1>, C4<1>;
v0xaaaaf8db0a10_0 .var "M", 31 0;
v0xaaaaf8db0b10_0 .var "M_reg", 31 0;
v0xaaaaf8db0bf0_0 .var "N", 31 0;
v0xaaaaf8db0ce0_0 .var "N_reg", 31 0;
v0xaaaaf8db0dc0_0 .var "S", 31 0;
v0xaaaaf8db0ea0_0 .var "S_reg", 31 0;
L_0xffffa5fdaad0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db0f80_0 .net/2u *"_ivl_0", 3 0, L_0xffffa5fdaad0;  1 drivers
L_0xffffa5fdab60 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db1060_0 .net *"_ivl_11", 27 0, L_0xffffa5fdab60;  1 drivers
L_0xffffa5fdaba8 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db1140_0 .net/2u *"_ivl_12", 31 0, L_0xffffa5fdaba8;  1 drivers
L_0xffffa5fdabf0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db1220_0 .net/2u *"_ivl_16", 31 0, L_0xffffa5fdabf0;  1 drivers
v0xaaaaf8db1300_0 .net *"_ivl_2", 3 0, L_0xaaaaf8de9c90;  1 drivers
L_0xffffa5fdac38 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db13e0_0 .net/2u *"_ivl_20", 31 0, L_0xffffa5fdac38;  1 drivers
v0xaaaaf8db14c0_0 .net *"_ivl_24", 63 0, L_0xaaaaf8debc90;  1 drivers
v0xaaaaf8db15a0_0 .net *"_ivl_26", 63 0, L_0xaaaaf8debda0;  1 drivers
L_0xffffa5fdafe0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db1680_0 .net/2u *"_ivl_28", 63 0, L_0xffffa5fdafe0;  1 drivers
v0xaaaaf8db1760_0 .net *"_ivl_32", 0 0, L_0xaaaaf8debd30;  1 drivers
L_0xffffa5fdab18 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db1840_0 .net/2u *"_ivl_4", 3 0, L_0xffffa5fdab18;  1 drivers
v0xaaaaf8db1920_0 .net *"_ivl_8", 31 0, L_0xaaaaf8de9ec0;  1 drivers
v0xaaaaf8db1a00_0 .net "block_size", 31 0, L_0xaaaaf8de9fb0;  1 drivers
v0xaaaaf8db1ac0_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  alias, 1 drivers
v0xaaaaf8db1b60_0 .var "cur_base", 31 0;
v0xaaaaf8db1c70_0 .net "cur_base_valid", 0 0, L_0xaaaaf8dea120;  1 drivers
v0xaaaaf8db1d10_0 .net "group_count_out", 63 0, L_0xaaaaf8debee0;  alias, 1 drivers
v0xaaaaf8db1dd0_0 .net "group_count_out_valid", 0 0, L_0xaaaaf8dec110;  1 drivers
v0xaaaaf8db1e90_0 .net "group_en", 0 0, L_0xaaaaf8de9d80;  1 drivers
v0xaaaaf8db1f50_0 .var/2u "k", 31 0;
v0xaaaaf8db2030_0 .var "lb", 31 0;
v0xaaaaf8db2110_0 .var "lb_reg", 31 0;
v0xaaaaf8db21f0_0 .net "n_digs_in", 3 0, v0xaaaaf8dcc520_0;  alias, 1 drivers
v0xaaaaf8db22b0_0 .net "n_in", 31 0, v0xaaaaf8dcdcc0_0;  alias, 1 drivers
v0xaaaaf8db2370_0 .var/2u "pow_m", 31 0;
v0xaaaaf8db2450_0 .net "prim_sub_out_1", 63 0, L_0xaaaaf8deae20;  1 drivers
v0xaaaaf8db2510_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaaf8deac90;  1 drivers
v0xaaaaf8db27c0_0 .net "prim_sub_out_2", 63 0, L_0xaaaaf8debb50;  1 drivers
v0xaaaaf8db2890_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaaf8deb9c0;  1 drivers
v0xaaaaf8db2960_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  alias, 1 drivers
v0xaaaaf8db2a00_0 .var "tmp_sum", 63 0;
v0xaaaaf8db2aa0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaf8db2b60_0 .var "tmp_sum_reg", 63 0;
v0xaaaaf8db2c40_0 .net "tmp_sum_valid", 0 0, L_0xaaaaf8dea260;  1 drivers
v0xaaaaf8db2d00_0 .var "ub", 31 0;
v0xaaaaf8db2e10_0 .var "ub_cand_0", 31 0;
v0xaaaaf8db2ef0_0 .var "ub_cand_1", 31 0;
v0xaaaaf8db2fd0_0 .var "ub_reg", 31 0;
E_0xaaaaf8dab4c0/0 .event edge, v0xaaaaf8db2110_0, v0xaaaaf8db2fd0_0, v0xaaaaf8db0ea0_0, v0xaaaaf8db0ce0_0;
E_0xaaaaf8dab4c0/1 .event edge, v0xaaaaf8dacfa0_0, v0xaaaaf8db0b10_0;
E_0xaaaaf8dab4c0 .event/or E_0xaaaaf8dab4c0/0, E_0xaaaaf8dab4c0/1;
E_0xaaaaf8dab540 .event edge, v0xaaaaf8dace20_0, v0xaaaaf8d890a0_0, v0xaaaaf8dacfa0_0;
L_0xaaaaf8de9c90 .arith/mod 4, v0xaaaaf8dcc520_0, L_0xffffa5fdaad0;
L_0xaaaaf8de9d80 .cmp/eq 4, L_0xaaaaf8de9c90, L_0xffffa5fdab18;
L_0xaaaaf8de9ec0 .concat [ 4 28 0 0], v0xaaaaf8dcc520_0, L_0xffffa5fdab60;
L_0xaaaaf8de9fb0 .arith/div 32, L_0xaaaaf8de9ec0, L_0xffffa5fdaba8;
L_0xaaaaf8dea120 .cmp/gt 32, v0xaaaaf8db1f50_0, L_0xffffa5fdabf0;
L_0xaaaaf8dea260 .cmp/eq 32, v0xaaaaf8db2aa0_0, L_0xffffa5fdac38;
L_0xaaaaf8debc90 .arith/sub 64, v0xaaaaf8db2b60_0, L_0xaaaaf8deae20;
L_0xaaaaf8debda0 .arith/sub 64, L_0xaaaaf8debc90, L_0xaaaaf8debb50;
L_0xaaaaf8debee0 .functor MUXZ 64, L_0xffffa5fdafe0, L_0xaaaaf8debda0, L_0xaaaaf8de9d80, C4<>;
S_0xaaaaf8dab5a0 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaaf8dab160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf8dab7a0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaaf8dea660 .functor AND 1, L_0xaaaaf8dea430, L_0xaaaaf8dea570, C4<1>, C4<1>;
L_0xaaaaf8dea980 .functor AND 1, L_0xaaaaf8dea890, L_0xaaaaf8dea120, C4<1>, C4<1>;
L_0xaaaaf8deabd0 .functor NOT 1, L_0xaaaaf8dea660, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8deac90 .functor OR 1, L_0xaaaaf8deaa40, L_0xaaaaf8deabd0, C4<0>, C4<0>;
v0xaaaaf8daba00_0 .var "BM", 31 0;
v0xaaaaf8dabb00_0 .var "BM_reg", 31 0;
v0xaaaaf8dabbe0_0 .var "M", 31 0;
v0xaaaaf8dabcd0_0 .var "M_reg", 31 0;
v0xaaaaf8dabdb0_0 .var "N", 31 0;
v0xaaaaf8dabee0_0 .var "N_reg", 31 0;
v0xaaaaf8dabfc0_0 .var "PS", 63 0;
v0xaaaaf8dac0a0_0 .var "PS_reg", 63 0;
v0xaaaaf8dac180_0 .var "S", 31 0;
v0xaaaaf8dac260_0 .var "S_reg", 31 0;
L_0xffffa5fdac80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dac340_0 .net/2u *"_ivl_0", 31 0, L_0xffffa5fdac80;  1 drivers
v0xaaaaf8dac420_0 .net *"_ivl_10", 0 0, L_0xaaaaf8dea570;  1 drivers
L_0xffffa5fdad58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dac4e0_0 .net/2u *"_ivl_14", 31 0, L_0xffffa5fdad58;  1 drivers
v0xaaaaf8dac5c0_0 .net *"_ivl_16", 31 0, L_0xaaaaf8dea770;  1 drivers
v0xaaaaf8dac6a0_0 .net *"_ivl_18", 0 0, L_0xaaaaf8dea890;  1 drivers
v0xaaaaf8dac760_0 .net *"_ivl_2", 31 0, L_0xaaaaf8dea390;  1 drivers
L_0xffffa5fdada0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dac840_0 .net/2u *"_ivl_22", 31 0, L_0xffffa5fdada0;  1 drivers
v0xaaaaf8dac920_0 .net *"_ivl_24", 0 0, L_0xaaaaf8deaa40;  1 drivers
v0xaaaaf8dac9e0_0 .net *"_ivl_26", 0 0, L_0xaaaaf8deabd0;  1 drivers
L_0xffffa5fdade8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dacac0_0 .net/2u *"_ivl_30", 63 0, L_0xffffa5fdade8;  1 drivers
L_0xffffa5fdacc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dacba0_0 .net/2u *"_ivl_4", 31 0, L_0xffffa5fdacc8;  1 drivers
v0xaaaaf8dacc80_0 .net *"_ivl_6", 0 0, L_0xaaaaf8dea430;  1 drivers
L_0xffffa5fdad10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dacd40_0 .net/2u *"_ivl_8", 31 0, L_0xffffa5fdad10;  1 drivers
v0xaaaaf8dace20_0 .net "block_size_in", 31 0, L_0xaaaaf8de9fb0;  alias, 1 drivers
v0xaaaaf8dacf00_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  alias, 1 drivers
v0xaaaaf8dacfa0_0 .net "cur_base_in", 31 0, v0xaaaaf8db1b60_0;  1 drivers
v0xaaaaf8dad080_0 .net "cur_base_valid", 0 0, L_0xaaaaf8dea120;  alias, 1 drivers
v0xaaaaf8dad140_0 .var/2u "k", 31 0;
v0xaaaaf8dad220_0 .var "lb_r", 31 0;
v0xaaaaf8dad300_0 .var "lb_r_reg", 31 0;
v0xaaaaf8dad3e0_0 .var/2u "pow_m", 31 0;
v0xaaaaf8dad4c0_0 .net "prim_en", 0 0, L_0xaaaaf8dea660;  1 drivers
v0xaaaaf8dad580_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf8dad870_0 .net "prim_sub_out", 63 0, L_0xaaaaf8deae20;  alias, 1 drivers
v0xaaaaf8dad950_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf8deac90;  alias, 1 drivers
v0xaaaaf8dada10_0 .var "rep_base", 31 0;
v0xaaaaf8dadaf0_0 .net "rep_base_valid", 0 0, L_0xaaaaf8dea980;  1 drivers
v0xaaaaf8dadbb0_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  alias, 1 drivers
v0xaaaaf8dadc50_0 .net "ub_in", 31 0, v0xaaaaf8db2d00_0;  1 drivers
v0xaaaaf8dadd30_0 .var "ub_r", 31 0;
v0xaaaaf8dade10_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8dab960/0 .event edge, v0xaaaaf8dadc50_0, v0xaaaaf8dada10_0, v0xaaaaf8dad300_0, v0xaaaaf8dade10_0;
E_0xaaaaf8dab960/1 .event edge, v0xaaaaf8dac260_0, v0xaaaaf8dabee0_0, v0xaaaaf8dacfa0_0;
E_0xaaaaf8dab960 .event/or E_0xaaaaf8dab960/0, E_0xaaaaf8dab960/1;
L_0xaaaaf8dea390 .arith/mod 32, L_0xaaaaf8de9fb0, L_0xffffa5fdac80;
L_0xaaaaf8dea430 .cmp/eq 32, L_0xaaaaf8dea390, L_0xffffa5fdacc8;
L_0xaaaaf8dea570 .cmp/gt 32, L_0xaaaaf8de9fb0, L_0xffffa5fdad10;
L_0xaaaaf8dea770 .arith/div 32, L_0xaaaaf8de9fb0, L_0xffffa5fdad58;
L_0xaaaaf8dea890 .cmp/gt 32, v0xaaaaf8dad140_0, L_0xaaaaf8dea770;
L_0xaaaaf8deaa40 .cmp/eq 32, v0xaaaaf8dad580_0, L_0xffffa5fdada0;
L_0xaaaaf8deae20 .functor MUXZ 64, L_0xffffa5fdade8, v0xaaaaf8dac0a0_0, L_0xaaaaf8dea660, C4<>;
S_0xaaaaf8dadff0 .scope module, "prim_calc_2" "prim_calc" 6 143, 6 156 0, S_0xaaaaf8dab160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf8dae1a0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaaf8deb390 .functor AND 1, L_0xaaaaf8deb050, L_0xaaaaf8deb190, C4<1>, C4<1>;
o0xffffa602a958 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaaf8deb6b0 .functor AND 1, L_0xaaaaf8deb5c0, o0xffffa602a958, C4<1>, C4<1>;
L_0xaaaaf8deb900 .functor NOT 1, L_0xaaaaf8deb390, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8deb9c0 .functor OR 1, L_0xaaaaf8deb770, L_0xaaaaf8deb900, C4<0>, C4<0>;
v0xaaaaf8dae440_0 .var "BM", 31 0;
v0xaaaaf8dae540_0 .var "BM_reg", 31 0;
v0xaaaaf8dae620_0 .var "M", 31 0;
v0xaaaaf8dae710_0 .var "M_reg", 31 0;
v0xaaaaf8dae7f0_0 .var "N", 31 0;
v0xaaaaf8dae920_0 .var "N_reg", 31 0;
v0xaaaaf8daea00_0 .var "PS", 63 0;
v0xaaaaf8daeae0_0 .var "PS_reg", 63 0;
v0xaaaaf8daebc0_0 .var "S", 31 0;
v0xaaaaf8daeca0_0 .var "S_reg", 31 0;
L_0xffffa5fdae30 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8daed80_0 .net/2u *"_ivl_0", 31 0, L_0xffffa5fdae30;  1 drivers
v0xaaaaf8daee60_0 .net *"_ivl_10", 0 0, L_0xaaaaf8deb190;  1 drivers
L_0xffffa5fdaf08 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8daef20_0 .net/2u *"_ivl_14", 31 0, L_0xffffa5fdaf08;  1 drivers
v0xaaaaf8daf000_0 .net *"_ivl_16", 31 0, L_0xaaaaf8deb4a0;  1 drivers
v0xaaaaf8daf0e0_0 .net *"_ivl_18", 0 0, L_0xaaaaf8deb5c0;  1 drivers
v0xaaaaf8daf1a0_0 .net *"_ivl_2", 31 0, L_0xaaaaf8deaf60;  1 drivers
L_0xffffa5fdaf50 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8daf280_0 .net/2u *"_ivl_22", 31 0, L_0xffffa5fdaf50;  1 drivers
v0xaaaaf8daf360_0 .net *"_ivl_24", 0 0, L_0xaaaaf8deb770;  1 drivers
v0xaaaaf8daf420_0 .net *"_ivl_26", 0 0, L_0xaaaaf8deb900;  1 drivers
L_0xffffa5fdaf98 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8daf500_0 .net/2u *"_ivl_30", 63 0, L_0xffffa5fdaf98;  1 drivers
L_0xffffa5fdae78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8daf5e0_0 .net/2u *"_ivl_4", 31 0, L_0xffffa5fdae78;  1 drivers
v0xaaaaf8daf6c0_0 .net *"_ivl_6", 0 0, L_0xaaaaf8deb050;  1 drivers
L_0xffffa5fdaec0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8daf780_0 .net/2u *"_ivl_8", 31 0, L_0xffffa5fdaec0;  1 drivers
v0xaaaaf8daf860_0 .net "block_size_in", 31 0, L_0xaaaaf8de9fb0;  alias, 1 drivers
o0xffffa602a928 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8daf920_0 .net "clock", 0 0, o0xffffa602a928;  0 drivers
v0xaaaaf8daf9c0_0 .net "cur_base_in", 31 0, v0xaaaaf8db1b60_0;  alias, 1 drivers
v0xaaaaf8dafab0_0 .net "cur_base_valid", 0 0, o0xffffa602a958;  0 drivers
v0xaaaaf8dafb50_0 .var/2u "k", 31 0;
v0xaaaaf8dafc30_0 .var "lb_r", 31 0;
v0xaaaaf8dafd10_0 .var "lb_r_reg", 31 0;
v0xaaaaf8dafdf0_0 .var/2u "pow_m", 31 0;
v0xaaaaf8dafed0_0 .net "prim_en", 0 0, L_0xaaaaf8deb390;  1 drivers
v0xaaaaf8daff90_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf8db0280_0 .net "prim_sub_out", 63 0, L_0xaaaaf8debb50;  alias, 1 drivers
v0xaaaaf8db0360_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf8deb9c0;  alias, 1 drivers
v0xaaaaf8db0420_0 .var "rep_base", 31 0;
v0xaaaaf8db0500_0 .net "rep_base_valid", 0 0, L_0xaaaaf8deb6b0;  1 drivers
o0xffffa602ab68 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8db05c0_0 .net "reset", 0 0, o0xffffa602ab68;  0 drivers
v0xaaaaf8db0680_0 .net "ub_in", 31 0, v0xaaaaf8db2d00_0;  alias, 1 drivers
v0xaaaaf8db0770_0 .var "ub_r", 31 0;
v0xaaaaf8db0830_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8dae360 .event posedge, v0xaaaaf8daf920_0;
E_0xaaaaf8dae3c0/0 .event edge, v0xaaaaf8dadc50_0, v0xaaaaf8db0420_0, v0xaaaaf8dafd10_0, v0xaaaaf8db0830_0;
E_0xaaaaf8dae3c0/1 .event edge, v0xaaaaf8daeca0_0, v0xaaaaf8dae920_0, v0xaaaaf8dacfa0_0;
E_0xaaaaf8dae3c0 .event/or E_0xaaaaf8dae3c0/0, E_0xaaaaf8dae3c0/1;
L_0xaaaaf8deaf60 .arith/mod 32, L_0xaaaaf8de9fb0, L_0xffffa5fdae30;
L_0xaaaaf8deb050 .cmp/eq 32, L_0xaaaaf8deaf60, L_0xffffa5fdae78;
L_0xaaaaf8deb190 .cmp/gt 32, L_0xaaaaf8de9fb0, L_0xffffa5fdaec0;
L_0xaaaaf8deb4a0 .arith/div 32, L_0xaaaaf8de9fb0, L_0xffffa5fdaf08;
L_0xaaaaf8deb5c0 .cmp/gt 32, v0xaaaaf8dafb50_0, L_0xaaaaf8deb4a0;
L_0xaaaaf8deb770 .cmp/eq 32, v0xaaaaf8daff90_0, L_0xffffa5fdaf50;
L_0xaaaaf8debb50 .functor MUXZ 64, L_0xffffa5fdaf98, v0xaaaaf8daeae0_0, L_0xaaaaf8deb390, C4<>;
S_0xaaaaf8db31b0 .scope generate, "genblk1[8]" "genblk1[8]" 5 22, 5 22 0, S_0xaaaaf8d81de0;
 .timescale 0 0;
P_0xaaaaf8db33b0 .param/l "i" 0 5 22, +C4<01000>;
S_0xaaaaf8db3490 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaaf8db31b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaaf8db3670 .param/l "group_count_n" 0 6 46, +C4<1000>;
L_0xaaaaf8deea80 .functor AND 1, L_0xaaaaf8dec7a0, L_0xaaaaf8ded1d0, C4<1>, C4<1>;
L_0xaaaaf8deee60 .functor AND 1, L_0xaaaaf8deea80, L_0xaaaaf8dee710, C4<1>, C4<1>;
v0xaaaaf8db8d40_0 .var "M", 31 0;
v0xaaaaf8db8e40_0 .var "M_reg", 31 0;
v0xaaaaf8db8f20_0 .var "N", 31 0;
v0xaaaaf8db9010_0 .var "N_reg", 31 0;
v0xaaaaf8db90f0_0 .var "S", 31 0;
v0xaaaaf8db91d0_0 .var "S_reg", 31 0;
L_0xffffa5fdb028 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db92b0_0 .net/2u *"_ivl_0", 3 0, L_0xffffa5fdb028;  1 drivers
L_0xffffa5fdb0b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db9390_0 .net *"_ivl_11", 27 0, L_0xffffa5fdb0b8;  1 drivers
L_0xffffa5fdb100 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db9470_0 .net/2u *"_ivl_12", 31 0, L_0xffffa5fdb100;  1 drivers
L_0xffffa5fdb148 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db9550_0 .net/2u *"_ivl_16", 31 0, L_0xffffa5fdb148;  1 drivers
v0xaaaaf8db9630_0 .net *"_ivl_2", 3 0, L_0xaaaaf8dec1d0;  1 drivers
L_0xffffa5fdb190 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db9710_0 .net/2u *"_ivl_20", 31 0, L_0xffffa5fdb190;  1 drivers
v0xaaaaf8db97f0_0 .net *"_ivl_24", 63 0, L_0xaaaaf8dee9e0;  1 drivers
v0xaaaaf8db98d0_0 .net *"_ivl_26", 63 0, L_0xaaaaf8deeaf0;  1 drivers
L_0xffffa5fdb538 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db99b0_0 .net/2u *"_ivl_28", 63 0, L_0xffffa5fdb538;  1 drivers
v0xaaaaf8db9a90_0 .net *"_ivl_32", 0 0, L_0xaaaaf8deea80;  1 drivers
L_0xffffa5fdb070 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db9b70_0 .net/2u *"_ivl_4", 3 0, L_0xffffa5fdb070;  1 drivers
v0xaaaaf8db9c50_0 .net *"_ivl_8", 31 0, L_0xaaaaf8dec400;  1 drivers
v0xaaaaf8db9d30_0 .net "block_size", 31 0, L_0xaaaaf8dec4f0;  1 drivers
v0xaaaaf8db9df0_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  alias, 1 drivers
v0xaaaaf8db9e90_0 .var "cur_base", 31 0;
v0xaaaaf8db9fa0_0 .net "cur_base_valid", 0 0, L_0xaaaaf8dec660;  1 drivers
v0xaaaaf8dba040_0 .net "group_count_out", 63 0, L_0xaaaaf8deec30;  alias, 1 drivers
v0xaaaaf8dba100_0 .net "group_count_out_valid", 0 0, L_0xaaaaf8deee60;  1 drivers
v0xaaaaf8dba1c0_0 .net "group_en", 0 0, L_0xaaaaf8dec2c0;  1 drivers
v0xaaaaf8dba280_0 .var/2u "k", 31 0;
v0xaaaaf8dba360_0 .var "lb", 31 0;
v0xaaaaf8dba440_0 .var "lb_reg", 31 0;
v0xaaaaf8dba520_0 .net "n_digs_in", 3 0, v0xaaaaf8dcc520_0;  alias, 1 drivers
v0xaaaaf8dba5e0_0 .net "n_in", 31 0, v0xaaaaf8dcdcc0_0;  alias, 1 drivers
v0xaaaaf8dba6a0_0 .var/2u "pow_m", 31 0;
v0xaaaaf8dba780_0 .net "prim_sub_out_1", 63 0, L_0xaaaaf8ded360;  1 drivers
v0xaaaaf8dba840_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaaf8ded1d0;  1 drivers
v0xaaaaf8dbaaf0_0 .net "prim_sub_out_2", 63 0, L_0xaaaaf8dee8a0;  1 drivers
v0xaaaaf8dbabc0_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaaf8dee710;  1 drivers
v0xaaaaf8dbac90_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  alias, 1 drivers
v0xaaaaf8dbad30_0 .var "tmp_sum", 63 0;
v0xaaaaf8dbadd0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaf8dbae90_0 .var "tmp_sum_reg", 63 0;
v0xaaaaf8dbaf70_0 .net "tmp_sum_valid", 0 0, L_0xaaaaf8dec7a0;  1 drivers
v0xaaaaf8dbb030_0 .var "ub", 31 0;
v0xaaaaf8dbb140_0 .var "ub_cand_0", 31 0;
v0xaaaaf8dbb220_0 .var "ub_cand_1", 31 0;
v0xaaaaf8dbb300_0 .var "ub_reg", 31 0;
E_0xaaaaf8db37f0/0 .event edge, v0xaaaaf8dba440_0, v0xaaaaf8dbb300_0, v0xaaaaf8db91d0_0, v0xaaaaf8db9010_0;
E_0xaaaaf8db37f0/1 .event edge, v0xaaaaf8db52d0_0, v0xaaaaf8db8e40_0;
E_0xaaaaf8db37f0 .event/or E_0xaaaaf8db37f0/0, E_0xaaaaf8db37f0/1;
E_0xaaaaf8db3870 .event edge, v0xaaaaf8db5150_0, v0xaaaaf8d890a0_0, v0xaaaaf8db52d0_0;
L_0xaaaaf8dec1d0 .arith/mod 4, v0xaaaaf8dcc520_0, L_0xffffa5fdb028;
L_0xaaaaf8dec2c0 .cmp/eq 4, L_0xaaaaf8dec1d0, L_0xffffa5fdb070;
L_0xaaaaf8dec400 .concat [ 4 28 0 0], v0xaaaaf8dcc520_0, L_0xffffa5fdb0b8;
L_0xaaaaf8dec4f0 .arith/div 32, L_0xaaaaf8dec400, L_0xffffa5fdb100;
L_0xaaaaf8dec660 .cmp/gt 32, v0xaaaaf8dba280_0, L_0xffffa5fdb148;
L_0xaaaaf8dec7a0 .cmp/eq 32, v0xaaaaf8dbadd0_0, L_0xffffa5fdb190;
L_0xaaaaf8dee9e0 .arith/sub 64, v0xaaaaf8dbae90_0, L_0xaaaaf8ded360;
L_0xaaaaf8deeaf0 .arith/sub 64, L_0xaaaaf8dee9e0, L_0xaaaaf8dee8a0;
L_0xaaaaf8deec30 .functor MUXZ 64, L_0xffffa5fdb538, L_0xaaaaf8deeaf0, L_0xaaaaf8dec2c0, C4<>;
S_0xaaaaf8db38d0 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaaf8db3490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf8db3ad0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaaf8decba0 .functor AND 1, L_0xaaaaf8dec970, L_0xaaaaf8decab0, C4<1>, C4<1>;
L_0xaaaaf8decec0 .functor AND 1, L_0xaaaaf8decdd0, L_0xaaaaf8dec660, C4<1>, C4<1>;
L_0xaaaaf8ded110 .functor NOT 1, L_0xaaaaf8decba0, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8ded1d0 .functor OR 1, L_0xaaaaf8decf80, L_0xaaaaf8ded110, C4<0>, C4<0>;
v0xaaaaf8db3d30_0 .var "BM", 31 0;
v0xaaaaf8db3e30_0 .var "BM_reg", 31 0;
v0xaaaaf8db3f10_0 .var "M", 31 0;
v0xaaaaf8db4000_0 .var "M_reg", 31 0;
v0xaaaaf8db40e0_0 .var "N", 31 0;
v0xaaaaf8db4210_0 .var "N_reg", 31 0;
v0xaaaaf8db42f0_0 .var "PS", 63 0;
v0xaaaaf8db43d0_0 .var "PS_reg", 63 0;
v0xaaaaf8db44b0_0 .var "S", 31 0;
v0xaaaaf8db4590_0 .var "S_reg", 31 0;
L_0xffffa5fdb1d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db4670_0 .net/2u *"_ivl_0", 31 0, L_0xffffa5fdb1d8;  1 drivers
v0xaaaaf8db4750_0 .net *"_ivl_10", 0 0, L_0xaaaaf8decab0;  1 drivers
L_0xffffa5fdb2b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db4810_0 .net/2u *"_ivl_14", 31 0, L_0xffffa5fdb2b0;  1 drivers
v0xaaaaf8db48f0_0 .net *"_ivl_16", 31 0, L_0xaaaaf8deccb0;  1 drivers
v0xaaaaf8db49d0_0 .net *"_ivl_18", 0 0, L_0xaaaaf8decdd0;  1 drivers
v0xaaaaf8db4a90_0 .net *"_ivl_2", 31 0, L_0xaaaaf8dec8d0;  1 drivers
L_0xffffa5fdb2f8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db4b70_0 .net/2u *"_ivl_22", 31 0, L_0xffffa5fdb2f8;  1 drivers
v0xaaaaf8db4c50_0 .net *"_ivl_24", 0 0, L_0xaaaaf8decf80;  1 drivers
v0xaaaaf8db4d10_0 .net *"_ivl_26", 0 0, L_0xaaaaf8ded110;  1 drivers
L_0xffffa5fdb340 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db4df0_0 .net/2u *"_ivl_30", 63 0, L_0xffffa5fdb340;  1 drivers
L_0xffffa5fdb220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db4ed0_0 .net/2u *"_ivl_4", 31 0, L_0xffffa5fdb220;  1 drivers
v0xaaaaf8db4fb0_0 .net *"_ivl_6", 0 0, L_0xaaaaf8dec970;  1 drivers
L_0xffffa5fdb268 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db5070_0 .net/2u *"_ivl_8", 31 0, L_0xffffa5fdb268;  1 drivers
v0xaaaaf8db5150_0 .net "block_size_in", 31 0, L_0xaaaaf8dec4f0;  alias, 1 drivers
v0xaaaaf8db5230_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  alias, 1 drivers
v0xaaaaf8db52d0_0 .net "cur_base_in", 31 0, v0xaaaaf8db9e90_0;  1 drivers
v0xaaaaf8db53b0_0 .net "cur_base_valid", 0 0, L_0xaaaaf8dec660;  alias, 1 drivers
v0xaaaaf8db5470_0 .var/2u "k", 31 0;
v0xaaaaf8db5550_0 .var "lb_r", 31 0;
v0xaaaaf8db5630_0 .var "lb_r_reg", 31 0;
v0xaaaaf8db5710_0 .var/2u "pow_m", 31 0;
v0xaaaaf8db57f0_0 .net "prim_en", 0 0, L_0xaaaaf8decba0;  1 drivers
v0xaaaaf8db58b0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf8db5ba0_0 .net "prim_sub_out", 63 0, L_0xaaaaf8ded360;  alias, 1 drivers
v0xaaaaf8db5c80_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf8ded1d0;  alias, 1 drivers
v0xaaaaf8db5d40_0 .var "rep_base", 31 0;
v0xaaaaf8db5e20_0 .net "rep_base_valid", 0 0, L_0xaaaaf8decec0;  1 drivers
v0xaaaaf8db5ee0_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  alias, 1 drivers
v0xaaaaf8db5f80_0 .net "ub_in", 31 0, v0xaaaaf8dbb030_0;  1 drivers
v0xaaaaf8db6060_0 .var "ub_r", 31 0;
v0xaaaaf8db6140_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8db3c90/0 .event edge, v0xaaaaf8db5f80_0, v0xaaaaf8db5d40_0, v0xaaaaf8db5630_0, v0xaaaaf8db6140_0;
E_0xaaaaf8db3c90/1 .event edge, v0xaaaaf8db4590_0, v0xaaaaf8db4210_0, v0xaaaaf8db52d0_0;
E_0xaaaaf8db3c90 .event/or E_0xaaaaf8db3c90/0, E_0xaaaaf8db3c90/1;
L_0xaaaaf8dec8d0 .arith/mod 32, L_0xaaaaf8dec4f0, L_0xffffa5fdb1d8;
L_0xaaaaf8dec970 .cmp/eq 32, L_0xaaaaf8dec8d0, L_0xffffa5fdb220;
L_0xaaaaf8decab0 .cmp/gt 32, L_0xaaaaf8dec4f0, L_0xffffa5fdb268;
L_0xaaaaf8deccb0 .arith/div 32, L_0xaaaaf8dec4f0, L_0xffffa5fdb2b0;
L_0xaaaaf8decdd0 .cmp/gt 32, v0xaaaaf8db5470_0, L_0xaaaaf8deccb0;
L_0xaaaaf8decf80 .cmp/eq 32, v0xaaaaf8db58b0_0, L_0xffffa5fdb2f8;
L_0xaaaaf8ded360 .functor MUXZ 64, L_0xffffa5fdb340, v0xaaaaf8db43d0_0, L_0xaaaaf8decba0, C4<>;
S_0xaaaaf8db6320 .scope module, "prim_calc_2" "prim_calc" 6 143, 6 156 0, S_0xaaaaf8db3490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf8db64d0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaaf8dee0e0 .functor AND 1, L_0xaaaaf8ded590, L_0xaaaaf8dedee0, C4<1>, C4<1>;
o0xffffa602c1e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaaf8dee400 .functor AND 1, L_0xaaaaf8dee310, o0xffffa602c1e8, C4<1>, C4<1>;
L_0xaaaaf8dee650 .functor NOT 1, L_0xaaaaf8dee0e0, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8dee710 .functor OR 1, L_0xaaaaf8dee4c0, L_0xaaaaf8dee650, C4<0>, C4<0>;
v0xaaaaf8db6770_0 .var "BM", 31 0;
v0xaaaaf8db6870_0 .var "BM_reg", 31 0;
v0xaaaaf8db6950_0 .var "M", 31 0;
v0xaaaaf8db6a40_0 .var "M_reg", 31 0;
v0xaaaaf8db6b20_0 .var "N", 31 0;
v0xaaaaf8db6c50_0 .var "N_reg", 31 0;
v0xaaaaf8db6d30_0 .var "PS", 63 0;
v0xaaaaf8db6e10_0 .var "PS_reg", 63 0;
v0xaaaaf8db6ef0_0 .var "S", 31 0;
v0xaaaaf8db6fd0_0 .var "S_reg", 31 0;
L_0xffffa5fdb388 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db70b0_0 .net/2u *"_ivl_0", 31 0, L_0xffffa5fdb388;  1 drivers
v0xaaaaf8db7190_0 .net *"_ivl_10", 0 0, L_0xaaaaf8dedee0;  1 drivers
L_0xffffa5fdb460 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db7250_0 .net/2u *"_ivl_14", 31 0, L_0xffffa5fdb460;  1 drivers
v0xaaaaf8db7330_0 .net *"_ivl_16", 31 0, L_0xaaaaf8dee1f0;  1 drivers
v0xaaaaf8db7410_0 .net *"_ivl_18", 0 0, L_0xaaaaf8dee310;  1 drivers
v0xaaaaf8db74d0_0 .net *"_ivl_2", 31 0, L_0xaaaaf8ded4a0;  1 drivers
L_0xffffa5fdb4a8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db75b0_0 .net/2u *"_ivl_22", 31 0, L_0xffffa5fdb4a8;  1 drivers
v0xaaaaf8db7690_0 .net *"_ivl_24", 0 0, L_0xaaaaf8dee4c0;  1 drivers
v0xaaaaf8db7750_0 .net *"_ivl_26", 0 0, L_0xaaaaf8dee650;  1 drivers
L_0xffffa5fdb4f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db7830_0 .net/2u *"_ivl_30", 63 0, L_0xffffa5fdb4f0;  1 drivers
L_0xffffa5fdb3d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db7910_0 .net/2u *"_ivl_4", 31 0, L_0xffffa5fdb3d0;  1 drivers
v0xaaaaf8db79f0_0 .net *"_ivl_6", 0 0, L_0xaaaaf8ded590;  1 drivers
L_0xffffa5fdb418 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8db7ab0_0 .net/2u *"_ivl_8", 31 0, L_0xffffa5fdb418;  1 drivers
v0xaaaaf8db7b90_0 .net "block_size_in", 31 0, L_0xaaaaf8dec4f0;  alias, 1 drivers
o0xffffa602c1b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8db7c50_0 .net "clock", 0 0, o0xffffa602c1b8;  0 drivers
v0xaaaaf8db7cf0_0 .net "cur_base_in", 31 0, v0xaaaaf8db9e90_0;  alias, 1 drivers
v0xaaaaf8db7de0_0 .net "cur_base_valid", 0 0, o0xffffa602c1e8;  0 drivers
v0xaaaaf8db7e80_0 .var/2u "k", 31 0;
v0xaaaaf8db7f60_0 .var "lb_r", 31 0;
v0xaaaaf8db8040_0 .var "lb_r_reg", 31 0;
v0xaaaaf8db8120_0 .var/2u "pow_m", 31 0;
v0xaaaaf8db8200_0 .net "prim_en", 0 0, L_0xaaaaf8dee0e0;  1 drivers
v0xaaaaf8db82c0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf8db85b0_0 .net "prim_sub_out", 63 0, L_0xaaaaf8dee8a0;  alias, 1 drivers
v0xaaaaf8db8690_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf8dee710;  alias, 1 drivers
v0xaaaaf8db8750_0 .var "rep_base", 31 0;
v0xaaaaf8db8830_0 .net "rep_base_valid", 0 0, L_0xaaaaf8dee400;  1 drivers
o0xffffa602c3f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8db88f0_0 .net "reset", 0 0, o0xffffa602c3f8;  0 drivers
v0xaaaaf8db89b0_0 .net "ub_in", 31 0, v0xaaaaf8dbb030_0;  alias, 1 drivers
v0xaaaaf8db8aa0_0 .var "ub_r", 31 0;
v0xaaaaf8db8b60_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8db6690 .event posedge, v0xaaaaf8db7c50_0;
E_0xaaaaf8db66f0/0 .event edge, v0xaaaaf8db5f80_0, v0xaaaaf8db8750_0, v0xaaaaf8db8040_0, v0xaaaaf8db8b60_0;
E_0xaaaaf8db66f0/1 .event edge, v0xaaaaf8db6fd0_0, v0xaaaaf8db6c50_0, v0xaaaaf8db52d0_0;
E_0xaaaaf8db66f0 .event/or E_0xaaaaf8db66f0/0, E_0xaaaaf8db66f0/1;
L_0xaaaaf8ded4a0 .arith/mod 32, L_0xaaaaf8dec4f0, L_0xffffa5fdb388;
L_0xaaaaf8ded590 .cmp/eq 32, L_0xaaaaf8ded4a0, L_0xffffa5fdb3d0;
L_0xaaaaf8dedee0 .cmp/gt 32, L_0xaaaaf8dec4f0, L_0xffffa5fdb418;
L_0xaaaaf8dee1f0 .arith/div 32, L_0xaaaaf8dec4f0, L_0xffffa5fdb460;
L_0xaaaaf8dee310 .cmp/gt 32, v0xaaaaf8db7e80_0, L_0xaaaaf8dee1f0;
L_0xaaaaf8dee4c0 .cmp/eq 32, v0xaaaaf8db82c0_0, L_0xffffa5fdb4a8;
L_0xaaaaf8dee8a0 .functor MUXZ 64, L_0xffffa5fdb4f0, v0xaaaaf8db6e10_0, L_0xaaaaf8dee0e0, C4<>;
S_0xaaaaf8dbb4e0 .scope generate, "genblk1[9]" "genblk1[9]" 5 22, 5 22 0, S_0xaaaaf8d81de0;
 .timescale 0 0;
P_0xaaaaf8dbb6e0 .param/l "i" 0 5 22, +C4<01001>;
S_0xaaaaf8dbb7c0 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaaf8dbb4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaaf8dbb9a0 .param/l "group_count_n" 0 6 46, +C4<1001>;
L_0xaaaaf8df0fc0 .functor AND 1, L_0xaaaaf8def4f0, L_0xaaaaf8deff20, C4<1>, C4<1>;
L_0xaaaaf8df13a0 .functor AND 1, L_0xaaaaf8df0fc0, L_0xaaaaf8df0c50, C4<1>, C4<1>;
v0xaaaaf8dc1070_0 .var "M", 31 0;
v0xaaaaf8dc1170_0 .var "M_reg", 31 0;
v0xaaaaf8dc1250_0 .var "N", 31 0;
v0xaaaaf8dc1340_0 .var "N_reg", 31 0;
v0xaaaaf8dc1420_0 .var "S", 31 0;
v0xaaaaf8dc1500_0 .var "S_reg", 31 0;
L_0xffffa5fdb580 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc15e0_0 .net/2u *"_ivl_0", 3 0, L_0xffffa5fdb580;  1 drivers
L_0xffffa5fdb610 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc16c0_0 .net *"_ivl_11", 27 0, L_0xffffa5fdb610;  1 drivers
L_0xffffa5fdb658 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc17a0_0 .net/2u *"_ivl_12", 31 0, L_0xffffa5fdb658;  1 drivers
L_0xffffa5fdb6a0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc1880_0 .net/2u *"_ivl_16", 31 0, L_0xffffa5fdb6a0;  1 drivers
v0xaaaaf8dc1960_0 .net *"_ivl_2", 3 0, L_0xaaaaf8deef20;  1 drivers
L_0xffffa5fdb6e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc1a40_0 .net/2u *"_ivl_20", 31 0, L_0xffffa5fdb6e8;  1 drivers
v0xaaaaf8dc1b20_0 .net *"_ivl_24", 63 0, L_0xaaaaf8df0f20;  1 drivers
v0xaaaaf8dc1c00_0 .net *"_ivl_26", 63 0, L_0xaaaaf8df1030;  1 drivers
L_0xffffa5fdba90 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc1ce0_0 .net/2u *"_ivl_28", 63 0, L_0xffffa5fdba90;  1 drivers
v0xaaaaf8dc1dc0_0 .net *"_ivl_32", 0 0, L_0xaaaaf8df0fc0;  1 drivers
L_0xffffa5fdb5c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc1ea0_0 .net/2u *"_ivl_4", 3 0, L_0xffffa5fdb5c8;  1 drivers
v0xaaaaf8dc1f80_0 .net *"_ivl_8", 31 0, L_0xaaaaf8def150;  1 drivers
v0xaaaaf8dc2060_0 .net "block_size", 31 0, L_0xaaaaf8def240;  1 drivers
v0xaaaaf8dc2120_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  alias, 1 drivers
v0xaaaaf8dc21c0_0 .var "cur_base", 31 0;
v0xaaaaf8dc22d0_0 .net "cur_base_valid", 0 0, L_0xaaaaf8def3b0;  1 drivers
v0xaaaaf8dc2370_0 .net "group_count_out", 63 0, L_0xaaaaf8df1170;  alias, 1 drivers
v0xaaaaf8dc2430_0 .net "group_count_out_valid", 0 0, L_0xaaaaf8df13a0;  1 drivers
v0xaaaaf8dc24f0_0 .net "group_en", 0 0, L_0xaaaaf8def010;  1 drivers
v0xaaaaf8dc25b0_0 .var/2u "k", 31 0;
v0xaaaaf8dc2690_0 .var "lb", 31 0;
v0xaaaaf8dc2770_0 .var "lb_reg", 31 0;
v0xaaaaf8dc2850_0 .net "n_digs_in", 3 0, v0xaaaaf8dcc520_0;  alias, 1 drivers
v0xaaaaf8dc2910_0 .net "n_in", 31 0, v0xaaaaf8dcdcc0_0;  alias, 1 drivers
v0xaaaaf8dc29d0_0 .var/2u "pow_m", 31 0;
v0xaaaaf8dc2ab0_0 .net "prim_sub_out_1", 63 0, L_0xaaaaf8df00b0;  1 drivers
v0xaaaaf8dc2b70_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaaf8deff20;  1 drivers
v0xaaaaf8dc2e20_0 .net "prim_sub_out_2", 63 0, L_0xaaaaf8df0de0;  1 drivers
v0xaaaaf8dc2ef0_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaaf8df0c50;  1 drivers
v0xaaaaf8dc2fc0_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  alias, 1 drivers
v0xaaaaf8dc3060_0 .var "tmp_sum", 63 0;
v0xaaaaf8dc3100_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaf8dc31c0_0 .var "tmp_sum_reg", 63 0;
v0xaaaaf8dc32a0_0 .net "tmp_sum_valid", 0 0, L_0xaaaaf8def4f0;  1 drivers
v0xaaaaf8dc3360_0 .var "ub", 31 0;
v0xaaaaf8dc3470_0 .var "ub_cand_0", 31 0;
v0xaaaaf8dc3550_0 .var "ub_cand_1", 31 0;
v0xaaaaf8dc3630_0 .var "ub_reg", 31 0;
E_0xaaaaf8dbbb20/0 .event edge, v0xaaaaf8dc2770_0, v0xaaaaf8dc3630_0, v0xaaaaf8dc1500_0, v0xaaaaf8dc1340_0;
E_0xaaaaf8dbbb20/1 .event edge, v0xaaaaf8dbd600_0, v0xaaaaf8dc1170_0;
E_0xaaaaf8dbbb20 .event/or E_0xaaaaf8dbbb20/0, E_0xaaaaf8dbbb20/1;
E_0xaaaaf8dbbba0 .event edge, v0xaaaaf8dbd480_0, v0xaaaaf8d890a0_0, v0xaaaaf8dbd600_0;
L_0xaaaaf8deef20 .arith/mod 4, v0xaaaaf8dcc520_0, L_0xffffa5fdb580;
L_0xaaaaf8def010 .cmp/eq 4, L_0xaaaaf8deef20, L_0xffffa5fdb5c8;
L_0xaaaaf8def150 .concat [ 4 28 0 0], v0xaaaaf8dcc520_0, L_0xffffa5fdb610;
L_0xaaaaf8def240 .arith/div 32, L_0xaaaaf8def150, L_0xffffa5fdb658;
L_0xaaaaf8def3b0 .cmp/gt 32, v0xaaaaf8dc25b0_0, L_0xffffa5fdb6a0;
L_0xaaaaf8def4f0 .cmp/eq 32, v0xaaaaf8dc3100_0, L_0xffffa5fdb6e8;
L_0xaaaaf8df0f20 .arith/sub 64, v0xaaaaf8dc31c0_0, L_0xaaaaf8df00b0;
L_0xaaaaf8df1030 .arith/sub 64, L_0xaaaaf8df0f20, L_0xaaaaf8df0de0;
L_0xaaaaf8df1170 .functor MUXZ 64, L_0xffffa5fdba90, L_0xaaaaf8df1030, L_0xaaaaf8def010, C4<>;
S_0xaaaaf8dbbc00 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaaf8dbb7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf8dbbe00 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaaf8def8f0 .functor AND 1, L_0xaaaaf8def6c0, L_0xaaaaf8def800, C4<1>, C4<1>;
L_0xaaaaf8defc10 .functor AND 1, L_0xaaaaf8defb20, L_0xaaaaf8def3b0, C4<1>, C4<1>;
L_0xaaaaf8defe60 .functor NOT 1, L_0xaaaaf8def8f0, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8deff20 .functor OR 1, L_0xaaaaf8defcd0, L_0xaaaaf8defe60, C4<0>, C4<0>;
v0xaaaaf8dbc060_0 .var "BM", 31 0;
v0xaaaaf8dbc160_0 .var "BM_reg", 31 0;
v0xaaaaf8dbc240_0 .var "M", 31 0;
v0xaaaaf8dbc330_0 .var "M_reg", 31 0;
v0xaaaaf8dbc410_0 .var "N", 31 0;
v0xaaaaf8dbc540_0 .var "N_reg", 31 0;
v0xaaaaf8dbc620_0 .var "PS", 63 0;
v0xaaaaf8dbc700_0 .var "PS_reg", 63 0;
v0xaaaaf8dbc7e0_0 .var "S", 31 0;
v0xaaaaf8dbc8c0_0 .var "S_reg", 31 0;
L_0xffffa5fdb730 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dbc9a0_0 .net/2u *"_ivl_0", 31 0, L_0xffffa5fdb730;  1 drivers
v0xaaaaf8dbca80_0 .net *"_ivl_10", 0 0, L_0xaaaaf8def800;  1 drivers
L_0xffffa5fdb808 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dbcb40_0 .net/2u *"_ivl_14", 31 0, L_0xffffa5fdb808;  1 drivers
v0xaaaaf8dbcc20_0 .net *"_ivl_16", 31 0, L_0xaaaaf8defa00;  1 drivers
v0xaaaaf8dbcd00_0 .net *"_ivl_18", 0 0, L_0xaaaaf8defb20;  1 drivers
v0xaaaaf8dbcdc0_0 .net *"_ivl_2", 31 0, L_0xaaaaf8def620;  1 drivers
L_0xffffa5fdb850 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dbcea0_0 .net/2u *"_ivl_22", 31 0, L_0xffffa5fdb850;  1 drivers
v0xaaaaf8dbcf80_0 .net *"_ivl_24", 0 0, L_0xaaaaf8defcd0;  1 drivers
v0xaaaaf8dbd040_0 .net *"_ivl_26", 0 0, L_0xaaaaf8defe60;  1 drivers
L_0xffffa5fdb898 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dbd120_0 .net/2u *"_ivl_30", 63 0, L_0xffffa5fdb898;  1 drivers
L_0xffffa5fdb778 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dbd200_0 .net/2u *"_ivl_4", 31 0, L_0xffffa5fdb778;  1 drivers
v0xaaaaf8dbd2e0_0 .net *"_ivl_6", 0 0, L_0xaaaaf8def6c0;  1 drivers
L_0xffffa5fdb7c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dbd3a0_0 .net/2u *"_ivl_8", 31 0, L_0xffffa5fdb7c0;  1 drivers
v0xaaaaf8dbd480_0 .net "block_size_in", 31 0, L_0xaaaaf8def240;  alias, 1 drivers
v0xaaaaf8dbd560_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  alias, 1 drivers
v0xaaaaf8dbd600_0 .net "cur_base_in", 31 0, v0xaaaaf8dc21c0_0;  1 drivers
v0xaaaaf8dbd6e0_0 .net "cur_base_valid", 0 0, L_0xaaaaf8def3b0;  alias, 1 drivers
v0xaaaaf8dbd7a0_0 .var/2u "k", 31 0;
v0xaaaaf8dbd880_0 .var "lb_r", 31 0;
v0xaaaaf8dbd960_0 .var "lb_r_reg", 31 0;
v0xaaaaf8dbda40_0 .var/2u "pow_m", 31 0;
v0xaaaaf8dbdb20_0 .net "prim_en", 0 0, L_0xaaaaf8def8f0;  1 drivers
v0xaaaaf8dbdbe0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf8dbded0_0 .net "prim_sub_out", 63 0, L_0xaaaaf8df00b0;  alias, 1 drivers
v0xaaaaf8dbdfb0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf8deff20;  alias, 1 drivers
v0xaaaaf8dbe070_0 .var "rep_base", 31 0;
v0xaaaaf8dbe150_0 .net "rep_base_valid", 0 0, L_0xaaaaf8defc10;  1 drivers
v0xaaaaf8dbe210_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  alias, 1 drivers
v0xaaaaf8dbe2b0_0 .net "ub_in", 31 0, v0xaaaaf8dc3360_0;  1 drivers
v0xaaaaf8dbe390_0 .var "ub_r", 31 0;
v0xaaaaf8dbe470_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8dbbfc0/0 .event edge, v0xaaaaf8dbe2b0_0, v0xaaaaf8dbe070_0, v0xaaaaf8dbd960_0, v0xaaaaf8dbe470_0;
E_0xaaaaf8dbbfc0/1 .event edge, v0xaaaaf8dbc8c0_0, v0xaaaaf8dbc540_0, v0xaaaaf8dbd600_0;
E_0xaaaaf8dbbfc0 .event/or E_0xaaaaf8dbbfc0/0, E_0xaaaaf8dbbfc0/1;
L_0xaaaaf8def620 .arith/mod 32, L_0xaaaaf8def240, L_0xffffa5fdb730;
L_0xaaaaf8def6c0 .cmp/eq 32, L_0xaaaaf8def620, L_0xffffa5fdb778;
L_0xaaaaf8def800 .cmp/gt 32, L_0xaaaaf8def240, L_0xffffa5fdb7c0;
L_0xaaaaf8defa00 .arith/div 32, L_0xaaaaf8def240, L_0xffffa5fdb808;
L_0xaaaaf8defb20 .cmp/gt 32, v0xaaaaf8dbd7a0_0, L_0xaaaaf8defa00;
L_0xaaaaf8defcd0 .cmp/eq 32, v0xaaaaf8dbdbe0_0, L_0xffffa5fdb850;
L_0xaaaaf8df00b0 .functor MUXZ 64, L_0xffffa5fdb898, v0xaaaaf8dbc700_0, L_0xaaaaf8def8f0, C4<>;
S_0xaaaaf8dbe650 .scope module, "prim_calc_2" "prim_calc" 6 143, 6 156 0, S_0xaaaaf8dbb7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf8dbe800 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaaf8df0620 .functor AND 1, L_0xaaaaf8df02e0, L_0xaaaaf8df0420, C4<1>, C4<1>;
o0xffffa602da78 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaaf8df0940 .functor AND 1, L_0xaaaaf8df0850, o0xffffa602da78, C4<1>, C4<1>;
L_0xaaaaf8df0b90 .functor NOT 1, L_0xaaaaf8df0620, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8df0c50 .functor OR 1, L_0xaaaaf8df0a00, L_0xaaaaf8df0b90, C4<0>, C4<0>;
v0xaaaaf8dbeaa0_0 .var "BM", 31 0;
v0xaaaaf8dbeba0_0 .var "BM_reg", 31 0;
v0xaaaaf8dbec80_0 .var "M", 31 0;
v0xaaaaf8dbed70_0 .var "M_reg", 31 0;
v0xaaaaf8dbee50_0 .var "N", 31 0;
v0xaaaaf8dbef80_0 .var "N_reg", 31 0;
v0xaaaaf8dbf060_0 .var "PS", 63 0;
v0xaaaaf8dbf140_0 .var "PS_reg", 63 0;
v0xaaaaf8dbf220_0 .var "S", 31 0;
v0xaaaaf8dbf300_0 .var "S_reg", 31 0;
L_0xffffa5fdb8e0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dbf3e0_0 .net/2u *"_ivl_0", 31 0, L_0xffffa5fdb8e0;  1 drivers
v0xaaaaf8dbf4c0_0 .net *"_ivl_10", 0 0, L_0xaaaaf8df0420;  1 drivers
L_0xffffa5fdb9b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dbf580_0 .net/2u *"_ivl_14", 31 0, L_0xffffa5fdb9b8;  1 drivers
v0xaaaaf8dbf660_0 .net *"_ivl_16", 31 0, L_0xaaaaf8df0730;  1 drivers
v0xaaaaf8dbf740_0 .net *"_ivl_18", 0 0, L_0xaaaaf8df0850;  1 drivers
v0xaaaaf8dbf800_0 .net *"_ivl_2", 31 0, L_0xaaaaf8df01f0;  1 drivers
L_0xffffa5fdba00 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dbf8e0_0 .net/2u *"_ivl_22", 31 0, L_0xffffa5fdba00;  1 drivers
v0xaaaaf8dbf9c0_0 .net *"_ivl_24", 0 0, L_0xaaaaf8df0a00;  1 drivers
v0xaaaaf8dbfa80_0 .net *"_ivl_26", 0 0, L_0xaaaaf8df0b90;  1 drivers
L_0xffffa5fdba48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dbfb60_0 .net/2u *"_ivl_30", 63 0, L_0xffffa5fdba48;  1 drivers
L_0xffffa5fdb928 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dbfc40_0 .net/2u *"_ivl_4", 31 0, L_0xffffa5fdb928;  1 drivers
v0xaaaaf8dbfd20_0 .net *"_ivl_6", 0 0, L_0xaaaaf8df02e0;  1 drivers
L_0xffffa5fdb970 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dbfde0_0 .net/2u *"_ivl_8", 31 0, L_0xffffa5fdb970;  1 drivers
v0xaaaaf8dbfec0_0 .net "block_size_in", 31 0, L_0xaaaaf8def240;  alias, 1 drivers
o0xffffa602da48 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8dbff80_0 .net "clock", 0 0, o0xffffa602da48;  0 drivers
v0xaaaaf8dc0020_0 .net "cur_base_in", 31 0, v0xaaaaf8dc21c0_0;  alias, 1 drivers
v0xaaaaf8dc0110_0 .net "cur_base_valid", 0 0, o0xffffa602da78;  0 drivers
v0xaaaaf8dc01b0_0 .var/2u "k", 31 0;
v0xaaaaf8dc0290_0 .var "lb_r", 31 0;
v0xaaaaf8dc0370_0 .var "lb_r_reg", 31 0;
v0xaaaaf8dc0450_0 .var/2u "pow_m", 31 0;
v0xaaaaf8dc0530_0 .net "prim_en", 0 0, L_0xaaaaf8df0620;  1 drivers
v0xaaaaf8dc05f0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf8dc08e0_0 .net "prim_sub_out", 63 0, L_0xaaaaf8df0de0;  alias, 1 drivers
v0xaaaaf8dc09c0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf8df0c50;  alias, 1 drivers
v0xaaaaf8dc0a80_0 .var "rep_base", 31 0;
v0xaaaaf8dc0b60_0 .net "rep_base_valid", 0 0, L_0xaaaaf8df0940;  1 drivers
o0xffffa602dc88 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8dc0c20_0 .net "reset", 0 0, o0xffffa602dc88;  0 drivers
v0xaaaaf8dc0ce0_0 .net "ub_in", 31 0, v0xaaaaf8dc3360_0;  alias, 1 drivers
v0xaaaaf8dc0dd0_0 .var "ub_r", 31 0;
v0xaaaaf8dc0e90_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8dbe9c0 .event posedge, v0xaaaaf8dbff80_0;
E_0xaaaaf8dbea20/0 .event edge, v0xaaaaf8dbe2b0_0, v0xaaaaf8dc0a80_0, v0xaaaaf8dc0370_0, v0xaaaaf8dc0e90_0;
E_0xaaaaf8dbea20/1 .event edge, v0xaaaaf8dbf300_0, v0xaaaaf8dbef80_0, v0xaaaaf8dbd600_0;
E_0xaaaaf8dbea20 .event/or E_0xaaaaf8dbea20/0, E_0xaaaaf8dbea20/1;
L_0xaaaaf8df01f0 .arith/mod 32, L_0xaaaaf8def240, L_0xffffa5fdb8e0;
L_0xaaaaf8df02e0 .cmp/eq 32, L_0xaaaaf8df01f0, L_0xffffa5fdb928;
L_0xaaaaf8df0420 .cmp/gt 32, L_0xaaaaf8def240, L_0xffffa5fdb970;
L_0xaaaaf8df0730 .arith/div 32, L_0xaaaaf8def240, L_0xffffa5fdb9b8;
L_0xaaaaf8df0850 .cmp/gt 32, v0xaaaaf8dc01b0_0, L_0xaaaaf8df0730;
L_0xaaaaf8df0a00 .cmp/eq 32, v0xaaaaf8dc05f0_0, L_0xffffa5fdba00;
L_0xaaaaf8df0de0 .functor MUXZ 64, L_0xffffa5fdba48, v0xaaaaf8dbf140_0, L_0xaaaaf8df0620, C4<>;
S_0xaaaaf8dc3810 .scope generate, "genblk1[10]" "genblk1[10]" 5 22, 5 22 0, S_0xaaaaf8d81de0;
 .timescale 0 0;
P_0xaaaaf8da2cc0 .param/l "i" 0 5 22, +C4<01010>;
S_0xaaaaf8dc3aa0 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaaf8dc3810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaaf8dc3c80 .param/l "group_count_n" 0 6 46, +C4<1010>;
L_0xaaaaf8df34c0 .functor AND 1, L_0xaaaaf8df1a30, L_0xaaaaf8df2420, C4<1>, C4<1>;
L_0xaaaaf8df38a0 .functor AND 1, L_0xaaaaf8df34c0, L_0xaaaaf8df3150, C4<1>, C4<1>;
v0xaaaaf8dc9800_0 .var "M", 31 0;
v0xaaaaf8dc9900_0 .var "M_reg", 31 0;
v0xaaaaf8dc99e0_0 .var "N", 31 0;
v0xaaaaf8dc9ad0_0 .var "N_reg", 31 0;
v0xaaaaf8dc9bb0_0 .var "S", 31 0;
v0xaaaaf8dc9c90_0 .var "S_reg", 31 0;
L_0xffffa5fdbad8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc9d70_0 .net/2u *"_ivl_0", 3 0, L_0xffffa5fdbad8;  1 drivers
L_0xffffa5fdbb68 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc9e50_0 .net *"_ivl_11", 27 0, L_0xffffa5fdbb68;  1 drivers
L_0xffffa5fdbbb0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc9f30_0 .net/2u *"_ivl_12", 31 0, L_0xffffa5fdbbb0;  1 drivers
L_0xffffa5fdbbf8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dca010_0 .net/2u *"_ivl_16", 31 0, L_0xffffa5fdbbf8;  1 drivers
v0xaaaaf8dca0f0_0 .net *"_ivl_2", 3 0, L_0xaaaaf8df1460;  1 drivers
L_0xffffa5fdbc40 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dca1d0_0 .net/2u *"_ivl_20", 31 0, L_0xffffa5fdbc40;  1 drivers
v0xaaaaf8dca2b0_0 .net *"_ivl_24", 63 0, L_0xaaaaf8df3420;  1 drivers
v0xaaaaf8dca390_0 .net *"_ivl_26", 63 0, L_0xaaaaf8df3530;  1 drivers
L_0xffffa5fdbfe8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dca470_0 .net/2u *"_ivl_28", 63 0, L_0xffffa5fdbfe8;  1 drivers
v0xaaaaf8dca550_0 .net *"_ivl_32", 0 0, L_0xaaaaf8df34c0;  1 drivers
L_0xffffa5fdbb20 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dca630_0 .net/2u *"_ivl_4", 3 0, L_0xffffa5fdbb20;  1 drivers
v0xaaaaf8dca710_0 .net *"_ivl_8", 31 0, L_0xaaaaf8df1690;  1 drivers
v0xaaaaf8dca7f0_0 .net "block_size", 31 0, L_0xaaaaf8df1780;  1 drivers
v0xaaaaf8dca8b0_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  alias, 1 drivers
v0xaaaaf8dca950_0 .var "cur_base", 31 0;
v0xaaaaf8dcaa60_0 .net "cur_base_valid", 0 0, L_0xaaaaf8df18f0;  1 drivers
v0xaaaaf8dcab00_0 .net "group_count_out", 63 0, L_0xaaaaf8df3670;  alias, 1 drivers
v0xaaaaf8dcabc0_0 .net "group_count_out_valid", 0 0, L_0xaaaaf8df38a0;  1 drivers
v0xaaaaf8dcac80_0 .net "group_en", 0 0, L_0xaaaaf8df1550;  1 drivers
v0xaaaaf8dcad40_0 .var/2u "k", 31 0;
v0xaaaaf8dcae20_0 .var "lb", 31 0;
v0xaaaaf8dcaf00_0 .var "lb_reg", 31 0;
v0xaaaaf8dcafe0_0 .net "n_digs_in", 3 0, v0xaaaaf8dcc520_0;  alias, 1 drivers
v0xaaaaf8dcb0a0_0 .net "n_in", 31 0, v0xaaaaf8dcdcc0_0;  alias, 1 drivers
v0xaaaaf8dcb160_0 .var/2u "pow_m", 31 0;
v0xaaaaf8dcb240_0 .net "prim_sub_out_1", 63 0, L_0xaaaaf8df25b0;  1 drivers
v0xaaaaf8dcb300_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaaf8df2420;  1 drivers
v0xaaaaf8dcb5b0_0 .net "prim_sub_out_2", 63 0, L_0xaaaaf8df32e0;  1 drivers
v0xaaaaf8dcb680_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaaf8df3150;  1 drivers
v0xaaaaf8dcb750_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  alias, 1 drivers
v0xaaaaf8dcb7f0_0 .var "tmp_sum", 63 0;
v0xaaaaf8dcb890_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaf8dcb950_0 .var "tmp_sum_reg", 63 0;
v0xaaaaf8dcba30_0 .net "tmp_sum_valid", 0 0, L_0xaaaaf8df1a30;  1 drivers
v0xaaaaf8dcbaf0_0 .var "ub", 31 0;
v0xaaaaf8dcbc00_0 .var "ub_cand_0", 31 0;
v0xaaaaf8dcbce0_0 .var "ub_cand_1", 31 0;
v0xaaaaf8dcbdc0_0 .var "ub_reg", 31 0;
E_0xaaaaf8dc3e00/0 .event edge, v0xaaaaf8dcaf00_0, v0xaaaaf8dcbdc0_0, v0xaaaaf8dc9c90_0, v0xaaaaf8dc9ad0_0;
E_0xaaaaf8dc3e00/1 .event edge, v0xaaaaf8dc5b80_0, v0xaaaaf8dc9900_0;
E_0xaaaaf8dc3e00 .event/or E_0xaaaaf8dc3e00/0, E_0xaaaaf8dc3e00/1;
E_0xaaaaf8dc3e80 .event edge, v0xaaaaf8dc57f0_0, v0xaaaaf8d890a0_0, v0xaaaaf8dc5b80_0;
L_0xaaaaf8df1460 .arith/mod 4, v0xaaaaf8dcc520_0, L_0xffffa5fdbad8;
L_0xaaaaf8df1550 .cmp/eq 4, L_0xaaaaf8df1460, L_0xffffa5fdbb20;
L_0xaaaaf8df1690 .concat [ 4 28 0 0], v0xaaaaf8dcc520_0, L_0xffffa5fdbb68;
L_0xaaaaf8df1780 .arith/div 32, L_0xaaaaf8df1690, L_0xffffa5fdbbb0;
L_0xaaaaf8df18f0 .cmp/gt 32, v0xaaaaf8dcad40_0, L_0xffffa5fdbbf8;
L_0xaaaaf8df1a30 .cmp/eq 32, v0xaaaaf8dcb890_0, L_0xffffa5fdbc40;
L_0xaaaaf8df3420 .arith/sub 64, v0xaaaaf8dcb950_0, L_0xaaaaf8df25b0;
L_0xaaaaf8df3530 .arith/sub 64, L_0xaaaaf8df3420, L_0xaaaaf8df32e0;
L_0xaaaaf8df3670 .functor MUXZ 64, L_0xffffa5fdbfe8, L_0xaaaaf8df3530, L_0xaaaaf8df1550, C4<>;
S_0xaaaaf8dc3ee0 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaaf8dc3aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf8dc40e0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaaf8df1df0 .functor AND 1, L_0xaaaaf8df1bc0, L_0xaaaaf8df1d00, C4<1>, C4<1>;
L_0xaaaaf8df2110 .functor AND 1, L_0xaaaaf8df2020, L_0xaaaaf8df18f0, C4<1>, C4<1>;
L_0xaaaaf8df2360 .functor NOT 1, L_0xaaaaf8df1df0, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8df2420 .functor OR 1, L_0xaaaaf8df21d0, L_0xaaaaf8df2360, C4<0>, C4<0>;
v0xaaaaf8dc43d0_0 .var "BM", 31 0;
v0xaaaaf8dc44d0_0 .var "BM_reg", 31 0;
v0xaaaaf8dc45b0_0 .var "M", 31 0;
v0xaaaaf8dc46a0_0 .var "M_reg", 31 0;
v0xaaaaf8dc4780_0 .var "N", 31 0;
v0xaaaaf8dc48b0_0 .var "N_reg", 31 0;
v0xaaaaf8dc4990_0 .var "PS", 63 0;
v0xaaaaf8dc4a70_0 .var "PS_reg", 63 0;
v0xaaaaf8dc4b50_0 .var "S", 31 0;
v0xaaaaf8dc4c30_0 .var "S_reg", 31 0;
L_0xffffa5fdbc88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc4d10_0 .net/2u *"_ivl_0", 31 0, L_0xffffa5fdbc88;  1 drivers
v0xaaaaf8dc4df0_0 .net *"_ivl_10", 0 0, L_0xaaaaf8df1d00;  1 drivers
L_0xffffa5fdbd60 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc4eb0_0 .net/2u *"_ivl_14", 31 0, L_0xffffa5fdbd60;  1 drivers
v0xaaaaf8dc4f90_0 .net *"_ivl_16", 31 0, L_0xaaaaf8df1f00;  1 drivers
v0xaaaaf8dc5070_0 .net *"_ivl_18", 0 0, L_0xaaaaf8df2020;  1 drivers
v0xaaaaf8dc5130_0 .net *"_ivl_2", 31 0, L_0xaaaaf8df1b20;  1 drivers
L_0xffffa5fdbda8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc5210_0 .net/2u *"_ivl_22", 31 0, L_0xffffa5fdbda8;  1 drivers
v0xaaaaf8dc52f0_0 .net *"_ivl_24", 0 0, L_0xaaaaf8df21d0;  1 drivers
v0xaaaaf8dc53b0_0 .net *"_ivl_26", 0 0, L_0xaaaaf8df2360;  1 drivers
L_0xffffa5fdbdf0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc5490_0 .net/2u *"_ivl_30", 63 0, L_0xffffa5fdbdf0;  1 drivers
L_0xffffa5fdbcd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc5570_0 .net/2u *"_ivl_4", 31 0, L_0xffffa5fdbcd0;  1 drivers
v0xaaaaf8dc5650_0 .net *"_ivl_6", 0 0, L_0xaaaaf8df1bc0;  1 drivers
L_0xffffa5fdbd18 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc5710_0 .net/2u *"_ivl_8", 31 0, L_0xffffa5fdbd18;  1 drivers
v0xaaaaf8dc57f0_0 .net "block_size_in", 31 0, L_0xaaaaf8df1780;  alias, 1 drivers
v0xaaaaf8dc58d0_0 .net "clock", 0 0, v0xaaaaf8dcda40_0;  alias, 1 drivers
v0xaaaaf8dc5b80_0 .net "cur_base_in", 31 0, v0xaaaaf8dca950_0;  1 drivers
v0xaaaaf8dc5c60_0 .net "cur_base_valid", 0 0, L_0xaaaaf8df18f0;  alias, 1 drivers
v0xaaaaf8dc5d20_0 .var/2u "k", 31 0;
v0xaaaaf8dc5e00_0 .var "lb_r", 31 0;
v0xaaaaf8dc5ee0_0 .var "lb_r_reg", 31 0;
v0xaaaaf8dc5fc0_0 .var/2u "pow_m", 31 0;
v0xaaaaf8dc60a0_0 .net "prim_en", 0 0, L_0xaaaaf8df1df0;  1 drivers
v0xaaaaf8dc6160_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf8dc6450_0 .net "prim_sub_out", 63 0, L_0xaaaaf8df25b0;  alias, 1 drivers
v0xaaaaf8dc6530_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf8df2420;  alias, 1 drivers
v0xaaaaf8dc65f0_0 .var "rep_base", 31 0;
v0xaaaaf8dc66d0_0 .net "rep_base_valid", 0 0, L_0xaaaaf8df2110;  1 drivers
v0xaaaaf8dc6790_0 .net "reset", 0 0, v0xaaaaf8dcdd60_0;  alias, 1 drivers
v0xaaaaf8dc6a40_0 .net "ub_in", 31 0, v0xaaaaf8dcbaf0_0;  1 drivers
v0xaaaaf8dc6b20_0 .var "ub_r", 31 0;
v0xaaaaf8dc6c00_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8dc4330/0 .event edge, v0xaaaaf8dc6a40_0, v0xaaaaf8dc65f0_0, v0xaaaaf8dc5ee0_0, v0xaaaaf8dc6c00_0;
E_0xaaaaf8dc4330/1 .event edge, v0xaaaaf8dc4c30_0, v0xaaaaf8dc48b0_0, v0xaaaaf8dc5b80_0;
E_0xaaaaf8dc4330 .event/or E_0xaaaaf8dc4330/0, E_0xaaaaf8dc4330/1;
L_0xaaaaf8df1b20 .arith/mod 32, L_0xaaaaf8df1780, L_0xffffa5fdbc88;
L_0xaaaaf8df1bc0 .cmp/eq 32, L_0xaaaaf8df1b20, L_0xffffa5fdbcd0;
L_0xaaaaf8df1d00 .cmp/gt 32, L_0xaaaaf8df1780, L_0xffffa5fdbd18;
L_0xaaaaf8df1f00 .arith/div 32, L_0xaaaaf8df1780, L_0xffffa5fdbd60;
L_0xaaaaf8df2020 .cmp/gt 32, v0xaaaaf8dc5d20_0, L_0xaaaaf8df1f00;
L_0xaaaaf8df21d0 .cmp/eq 32, v0xaaaaf8dc6160_0, L_0xffffa5fdbda8;
L_0xaaaaf8df25b0 .functor MUXZ 64, L_0xffffa5fdbdf0, v0xaaaaf8dc4a70_0, L_0xaaaaf8df1df0, C4<>;
S_0xaaaaf8dc6de0 .scope module, "prim_calc_2" "prim_calc" 6 143, 6 156 0, S_0xaaaaf8dc3aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf8dc6f90 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaaf8df2b20 .functor AND 1, L_0xaaaaf8df27e0, L_0xaaaaf8df2920, C4<1>, C4<1>;
o0xffffa602f308 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaaf8df2e40 .functor AND 1, L_0xaaaaf8df2d50, o0xffffa602f308, C4<1>, C4<1>;
L_0xaaaaf8df3090 .functor NOT 1, L_0xaaaaf8df2b20, C4<0>, C4<0>, C4<0>;
L_0xaaaaf8df3150 .functor OR 1, L_0xaaaaf8df2f00, L_0xaaaaf8df3090, C4<0>, C4<0>;
v0xaaaaf8dc7230_0 .var "BM", 31 0;
v0xaaaaf8dc7330_0 .var "BM_reg", 31 0;
v0xaaaaf8dc7410_0 .var "M", 31 0;
v0xaaaaf8dc7500_0 .var "M_reg", 31 0;
v0xaaaaf8dc75e0_0 .var "N", 31 0;
v0xaaaaf8dc7710_0 .var "N_reg", 31 0;
v0xaaaaf8dc77f0_0 .var "PS", 63 0;
v0xaaaaf8dc78d0_0 .var "PS_reg", 63 0;
v0xaaaaf8dc79b0_0 .var "S", 31 0;
v0xaaaaf8dc7a90_0 .var "S_reg", 31 0;
L_0xffffa5fdbe38 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc7b70_0 .net/2u *"_ivl_0", 31 0, L_0xffffa5fdbe38;  1 drivers
v0xaaaaf8dc7c50_0 .net *"_ivl_10", 0 0, L_0xaaaaf8df2920;  1 drivers
L_0xffffa5fdbf10 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc7d10_0 .net/2u *"_ivl_14", 31 0, L_0xffffa5fdbf10;  1 drivers
v0xaaaaf8dc7df0_0 .net *"_ivl_16", 31 0, L_0xaaaaf8df2c30;  1 drivers
v0xaaaaf8dc7ed0_0 .net *"_ivl_18", 0 0, L_0xaaaaf8df2d50;  1 drivers
v0xaaaaf8dc7f90_0 .net *"_ivl_2", 31 0, L_0xaaaaf8df26f0;  1 drivers
L_0xffffa5fdbf58 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc8070_0 .net/2u *"_ivl_22", 31 0, L_0xffffa5fdbf58;  1 drivers
v0xaaaaf8dc8150_0 .net *"_ivl_24", 0 0, L_0xaaaaf8df2f00;  1 drivers
v0xaaaaf8dc8210_0 .net *"_ivl_26", 0 0, L_0xaaaaf8df3090;  1 drivers
L_0xffffa5fdbfa0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc82f0_0 .net/2u *"_ivl_30", 63 0, L_0xffffa5fdbfa0;  1 drivers
L_0xffffa5fdbe80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc83d0_0 .net/2u *"_ivl_4", 31 0, L_0xffffa5fdbe80;  1 drivers
v0xaaaaf8dc84b0_0 .net *"_ivl_6", 0 0, L_0xaaaaf8df27e0;  1 drivers
L_0xffffa5fdbec8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf8dc8570_0 .net/2u *"_ivl_8", 31 0, L_0xffffa5fdbec8;  1 drivers
v0xaaaaf8dc8650_0 .net "block_size_in", 31 0, L_0xaaaaf8df1780;  alias, 1 drivers
o0xffffa602f2d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8dc8710_0 .net "clock", 0 0, o0xffffa602f2d8;  0 drivers
v0xaaaaf8dc87b0_0 .net "cur_base_in", 31 0, v0xaaaaf8dca950_0;  alias, 1 drivers
v0xaaaaf8dc88a0_0 .net "cur_base_valid", 0 0, o0xffffa602f308;  0 drivers
v0xaaaaf8dc8940_0 .var/2u "k", 31 0;
v0xaaaaf8dc8a20_0 .var "lb_r", 31 0;
v0xaaaaf8dc8b00_0 .var "lb_r_reg", 31 0;
v0xaaaaf8dc8be0_0 .var/2u "pow_m", 31 0;
v0xaaaaf8dc8cc0_0 .net "prim_en", 0 0, L_0xaaaaf8df2b20;  1 drivers
v0xaaaaf8dc8d80_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf8dc9070_0 .net "prim_sub_out", 63 0, L_0xaaaaf8df32e0;  alias, 1 drivers
v0xaaaaf8dc9150_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf8df3150;  alias, 1 drivers
v0xaaaaf8dc9210_0 .var "rep_base", 31 0;
v0xaaaaf8dc92f0_0 .net "rep_base_valid", 0 0, L_0xaaaaf8df2e40;  1 drivers
o0xffffa602f518 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf8dc93b0_0 .net "reset", 0 0, o0xffffa602f518;  0 drivers
v0xaaaaf8dc9470_0 .net "ub_in", 31 0, v0xaaaaf8dcbaf0_0;  alias, 1 drivers
v0xaaaaf8dc9560_0 .var "ub_r", 31 0;
v0xaaaaf8dc9620_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8dc7150 .event posedge, v0xaaaaf8dc8710_0;
E_0xaaaaf8dc71b0/0 .event edge, v0xaaaaf8dc6a40_0, v0xaaaaf8dc9210_0, v0xaaaaf8dc8b00_0, v0xaaaaf8dc9620_0;
E_0xaaaaf8dc71b0/1 .event edge, v0xaaaaf8dc7a90_0, v0xaaaaf8dc7710_0, v0xaaaaf8dc5b80_0;
E_0xaaaaf8dc71b0 .event/or E_0xaaaaf8dc71b0/0, E_0xaaaaf8dc71b0/1;
L_0xaaaaf8df26f0 .arith/mod 32, L_0xaaaaf8df1780, L_0xffffa5fdbe38;
L_0xaaaaf8df27e0 .cmp/eq 32, L_0xaaaaf8df26f0, L_0xffffa5fdbe80;
L_0xaaaaf8df2920 .cmp/gt 32, L_0xaaaaf8df1780, L_0xffffa5fdbec8;
L_0xaaaaf8df2c30 .arith/div 32, L_0xaaaaf8df1780, L_0xffffa5fdbf10;
L_0xaaaaf8df2d50 .cmp/gt 32, v0xaaaaf8dc8940_0, L_0xaaaaf8df2c30;
L_0xaaaaf8df2f00 .cmp/eq 32, v0xaaaaf8dc8d80_0, L_0xffffa5fdbf58;
L_0xaaaaf8df32e0 .functor MUXZ 64, L_0xffffa5fdbfa0, v0xaaaaf8dc78d0_0, L_0xaaaaf8df2b20, C4<>;
S_0xaaaaf8dcbfa0 .scope module, "get_digs_0" "get_digs" 5 12, 6 3 0, S_0xaaaaf8d81de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "n_in";
    .port_info 1 /OUTPUT 4 "digs_out";
v0xaaaaf8dcc520_0 .var "digs_out", 3 0;
v0xaaaaf8dcc600_0 .net "n_in", 31 0, v0xaaaaf8dcdcc0_0;  alias, 1 drivers
E_0xaaaaf8dcc1a0 .event edge, v0xaaaaf8d890a0_0;
S_0xaaaaf8dcc220 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 12, 6 12 0, S_0xaaaaf8dcbfa0;
 .timescale 0 0;
v0xaaaaf8dcc420_0 .var/2s "i", 31 0;
S_0xaaaaf8dcc720 .scope module, "pref" "pref_lookup" 5 100, 6 20 0, S_0xaaaaf8d81de0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "idx";
    .port_info 1 /OUTPUT 64 "value";
v0xaaaaf8dcc9c0_0 .net "idx", 3 0, L_0xaaaaf8df4020;  1 drivers
v0xaaaaf8dccac0_0 .var "value", 63 0;
E_0xaaaaf8dcc940 .event edge, v0xaaaaf8dcc9c0_0;
    .scope S_0xaaaaf8d82680;
T_1 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8d849e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d84840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d83f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d84210_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xaaaaf8d83f70_0;
    %load/vec4 v0xaaaaf8d83c30_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8d83eb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0xaaaaf8d83f70_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d83f70_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8d83f70_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8d84210_0, 0;
    %load/vec4 v0xaaaaf8d84210_0;
    %load/vec4 v0xaaaaf8d84840_0;
    %add;
    %assign/vec4 v0xaaaaf8d84840_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xaaaaf8d82680;
T_2 ;
Ewait_0 .event/or E_0xaaaaf8d78bc0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaaf8d84050_0, 0, 32;
    %load/vec4 v0xaaaaf8d84aa0_0;
    %load/vec4 v0xaaaaf8d84840_0;
    %div;
    %store/vec4 v0xaaaaf8d84b80_0, 0, 32;
    %load/vec4 v0xaaaaf8d84130_0;
    %load/vec4 v0xaaaaf8d84c60_0;
    %add;
    %store/vec4 v0xaaaaf8d82f90_0, 0, 32;
    %load/vec4 v0xaaaaf8d84c60_0;
    %load/vec4 v0xaaaaf8d84130_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8d82bc0_0, 0, 32;
    %load/vec4 v0xaaaaf8d83070_0;
    %load/vec4 v0xaaaaf8d82cf0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8c7e8e0_0, 0, 32;
    %load/vec4 v0xaaaaf8d83dd0_0;
    %load/vec4 v0xaaaaf8d84840_0;
    %mul;
    %store/vec4 v0xaaaaf8c86790_0, 0, 32;
    %load/vec4 v0xaaaaf8d84130_0;
    %load/vec4 v0xaaaaf8d84c60_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0xaaaaf8c86790_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8c7e8e0_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0xaaaaf8d82dd0_0, 0, 64;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xaaaaf8d82680;
T_3 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8d849e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d84c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d84130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d83070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d82cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8c757b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8c88c60_0, 0;
    %load/vec4 v0xaaaaf8d82dd0_0;
    %assign/vec4 v0xaaaaf8d82eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d843b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xaaaaf8d84920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0xaaaaf8d84b80_0;
    %assign/vec4 v0xaaaaf8d84c60_0, 0;
    %load/vec4 v0xaaaaf8d84050_0;
    %assign/vec4 v0xaaaaf8d84130_0, 0;
    %load/vec4 v0xaaaaf8d82f90_0;
    %assign/vec4 v0xaaaaf8d83070_0, 0;
    %load/vec4 v0xaaaaf8d82bc0_0;
    %assign/vec4 v0xaaaaf8d82cf0_0, 0;
    %load/vec4 v0xaaaaf8c7e8e0_0;
    %assign/vec4 v0xaaaaf8c757b0_0, 0;
    %load/vec4 v0xaaaaf8c86790_0;
    %assign/vec4 v0xaaaaf8c88c60_0, 0;
    %load/vec4 v0xaaaaf8d82dd0_0;
    %assign/vec4 v0xaaaaf8d82eb0_0, 0;
    %load/vec4 v0xaaaaf8d843b0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_3.4, 5;
    %load/vec4 v0xaaaaf8d843b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d843b0_0, 0;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xaaaaf8d84e40;
T_4 ;
    %wait E_0xaaaaf8d851b0;
    %load/vec4 v0xaaaaf8d873b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d87210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d86940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d86be0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaaf8d86940_0;
    %load/vec4 v0xaaaaf8d86680_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8d868a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0xaaaaf8d86940_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d86940_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8d86940_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8d86be0_0, 0;
    %load/vec4 v0xaaaaf8d86be0_0;
    %load/vec4 v0xaaaaf8d87210_0;
    %add;
    %assign/vec4 v0xaaaaf8d87210_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaaf8d84e40;
T_5 ;
Ewait_1 .event/or E_0xaaaaf8d85210, E_0x0;
    %wait Ewait_1;
    %alloc S_0xaaaaf8d4a330;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %store/vec4 v0xaaaaf8d86a20_0, 0, 32;
    %load/vec4 v0xaaaaf8d87470_0;
    %load/vec4 v0xaaaaf8d87210_0;
    %div;
    %store/vec4 v0xaaaaf8d87560_0, 0, 32;
    %load/vec4 v0xaaaaf8d86b00_0;
    %load/vec4 v0xaaaaf8d87620_0;
    %add;
    %store/vec4 v0xaaaaf8d859e0_0, 0, 32;
    %load/vec4 v0xaaaaf8d87620_0;
    %load/vec4 v0xaaaaf8d86b00_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8d85610_0, 0, 32;
    %load/vec4 v0xaaaaf8d85ac0_0;
    %load/vec4 v0xaaaaf8d85740_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8d85470_0, 0, 32;
    %load/vec4 v0xaaaaf8d867e0_0;
    %load/vec4 v0xaaaaf8d87210_0;
    %mul;
    %store/vec4 v0xaaaaf8d85290_0, 0, 32;
    %load/vec4 v0xaaaaf8d86b00_0;
    %load/vec4 v0xaaaaf8d87620_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0xaaaaf8d85290_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8d85470_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0xaaaaf8d85820_0, 0, 64;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xaaaaf8d84e40;
T_6 ;
    %wait E_0xaaaaf8d851b0;
    %load/vec4 v0xaaaaf8d873b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d87620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d86b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d85ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d85740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d85530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d85390_0, 0;
    %load/vec4 v0xaaaaf8d85820_0;
    %assign/vec4 v0xaaaaf8d85900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d86d80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xaaaaf8d872f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xaaaaf8d87560_0;
    %assign/vec4 v0xaaaaf8d87620_0, 0;
    %load/vec4 v0xaaaaf8d86a20_0;
    %assign/vec4 v0xaaaaf8d86b00_0, 0;
    %load/vec4 v0xaaaaf8d859e0_0;
    %assign/vec4 v0xaaaaf8d85ac0_0, 0;
    %load/vec4 v0xaaaaf8d85610_0;
    %assign/vec4 v0xaaaaf8d85740_0, 0;
    %load/vec4 v0xaaaaf8d85470_0;
    %assign/vec4 v0xaaaaf8d85530_0, 0;
    %load/vec4 v0xaaaaf8d85290_0;
    %assign/vec4 v0xaaaaf8d85390_0, 0;
    %load/vec4 v0xaaaaf8d85820_0;
    %assign/vec4 v0xaaaaf8d85900_0, 0;
    %load/vec4 v0xaaaaf8d86d80_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_6.4, 5;
    %load/vec4 v0xaaaaf8d86d80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d86d80_0, 0;
T_6.4 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaaaf8d82360;
T_7 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8d897a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d88950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d88d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d89180_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaaaf8d88d20_0;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v0xaaaaf8d88d20_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d88d20_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8d88d20_0;
    %load/vec4 v0xaaaaf8d887f0_0;
    %mul;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8d89180_0, 0;
    %load/vec4 v0xaaaaf8d89180_0;
    %load/vec4 v0xaaaaf8d88950_0;
    %add;
    %assign/vec4 v0xaaaaf8d88950_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaaf8d82360;
T_8 ;
Ewait_2 .event/or E_0xaaaaf8bc2e70, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0xaaaaf8d887f0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8d887f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0xaaaaf8d88e00_0, 0, 32;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8d887f0_0;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf8d89c60_0, 0, 32;
    %load/vec4 v0xaaaaf8d890a0_0;
    %load/vec4 v0xaaaaf8d88950_0;
    %div;
    %store/vec4 v0xaaaaf8d89d40_0, 0, 32;
    %load/vec4 v0xaaaaf8d89c60_0;
    %load/vec4 v0xaaaaf8d89d40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.2, 8;
    %load/vec4 v0xaaaaf8d89c60_0;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0xaaaaf8d89d40_0;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v0xaaaaf8d89b50_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xaaaaf8d82360;
T_9 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8d897a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d88ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d89e20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xaaaaf8d88e00_0;
    %assign/vec4 v0xaaaaf8d88ee0_0, 0;
    %load/vec4 v0xaaaaf8d89b50_0;
    %assign/vec4 v0xaaaaf8d89e20_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xaaaaf8d82360;
T_10 ;
Ewait_3 .event/or E_0xaaaaf8be9de0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0xaaaaf8d88ee0_0;
    %load/vec4 v0xaaaaf8d89e20_0;
    %add;
    %store/vec4 v0xaaaaf8d87bb0_0, 0, 32;
    %load/vec4 v0xaaaaf8d89e20_0;
    %load/vec4 v0xaaaaf8d88ee0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8d879e0_0, 0, 32;
    %load/vec4 v0xaaaaf8d87c90_0;
    %load/vec4 v0xaaaaf8d87ad0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8d87800_0, 0, 32;
    %load/vec4 v0xaaaaf8d88950_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8d87900_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaaf8d89870_0, 0, 64;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xaaaaf8d82360;
T_11 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8d897a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d87c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d87ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d87900_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaf8d89870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d89910_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xaaaaf8d88a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0xaaaaf8d87bb0_0;
    %assign/vec4 v0xaaaaf8d87c90_0, 0;
    %load/vec4 v0xaaaaf8d879e0_0;
    %assign/vec4 v0xaaaaf8d87ad0_0, 0;
    %load/vec4 v0xaaaaf8d87800_0;
    %assign/vec4 v0xaaaaf8d87900_0, 0;
    %load/vec4 v0xaaaaf8d89870_0;
    %assign/vec4 v0xaaaaf8d899b0_0, 0;
    %load/vec4 v0xaaaaf8d89910_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_11.4, 5;
    %load/vec4 v0xaaaaf8d89910_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d89910_0, 0;
T_11.4 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xaaaaf8d8a720;
T_12 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8d8cd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8cb90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8c2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8c560_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xaaaaf8d8c2c0_0;
    %load/vec4 v0xaaaaf8d8bfa0_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8d8c200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0xaaaaf8d8c2c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d8c2c0_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8d8c2c0_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8d8c560_0, 0;
    %load/vec4 v0xaaaaf8d8c560_0;
    %load/vec4 v0xaaaaf8d8cb90_0;
    %add;
    %assign/vec4 v0xaaaaf8d8cb90_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xaaaaf8d8a720;
T_13 ;
Ewait_4 .event/or E_0xaaaaf8d8aae0, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaaf8d8c3a0_0, 0, 32;
    %load/vec4 v0xaaaaf8d8ce20_0;
    %load/vec4 v0xaaaaf8d8cb90_0;
    %div;
    %store/vec4 v0xaaaaf8d8cf00_0, 0, 32;
    %load/vec4 v0xaaaaf8d8c480_0;
    %load/vec4 v0xaaaaf8d8cfe0_0;
    %add;
    %store/vec4 v0xaaaaf8d8b300_0, 0, 32;
    %load/vec4 v0xaaaaf8d8cfe0_0;
    %load/vec4 v0xaaaaf8d8c480_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8d8af30_0, 0, 32;
    %load/vec4 v0xaaaaf8d8b3e0_0;
    %load/vec4 v0xaaaaf8d8b060_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8d8ad60_0, 0, 32;
    %load/vec4 v0xaaaaf8d8c120_0;
    %load/vec4 v0xaaaaf8d8cb90_0;
    %mul;
    %store/vec4 v0xaaaaf8d8ab80_0, 0, 32;
    %load/vec4 v0xaaaaf8d8c480_0;
    %load/vec4 v0xaaaaf8d8cfe0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_13.0, 8;
    %load/vec4 v0xaaaaf8d8ab80_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8d8ad60_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0xaaaaf8d8b140_0, 0, 64;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xaaaaf8d8a720;
T_14 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8d8cd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8cfe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8c480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8b3e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8b060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8ae50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8ac80_0, 0;
    %load/vec4 v0xaaaaf8d8b140_0;
    %assign/vec4 v0xaaaaf8d8b220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8c700_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xaaaaf8d8cc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0xaaaaf8d8cf00_0;
    %assign/vec4 v0xaaaaf8d8cfe0_0, 0;
    %load/vec4 v0xaaaaf8d8c3a0_0;
    %assign/vec4 v0xaaaaf8d8c480_0, 0;
    %load/vec4 v0xaaaaf8d8b300_0;
    %assign/vec4 v0xaaaaf8d8b3e0_0, 0;
    %load/vec4 v0xaaaaf8d8af30_0;
    %assign/vec4 v0xaaaaf8d8b060_0, 0;
    %load/vec4 v0xaaaaf8d8ad60_0;
    %assign/vec4 v0xaaaaf8d8ae50_0, 0;
    %load/vec4 v0xaaaaf8d8ab80_0;
    %assign/vec4 v0xaaaaf8d8ac80_0, 0;
    %load/vec4 v0xaaaaf8d8b140_0;
    %assign/vec4 v0xaaaaf8d8b220_0, 0;
    %load/vec4 v0xaaaaf8d8c700_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_14.4, 5;
    %load/vec4 v0xaaaaf8d8c700_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d8c700_0, 0;
T_14.4 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xaaaaf8d8d210;
T_15 ;
    %wait E_0xaaaaf8d8d580;
    %load/vec4 v0xaaaaf8d8f780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8f5e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8ed10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8efb0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xaaaaf8d8ed10_0;
    %load/vec4 v0xaaaaf8d8ea50_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8d8ec70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0xaaaaf8d8ed10_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d8ed10_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8d8ed10_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8d8efb0_0, 0;
    %load/vec4 v0xaaaaf8d8efb0_0;
    %load/vec4 v0xaaaaf8d8f5e0_0;
    %add;
    %assign/vec4 v0xaaaaf8d8f5e0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xaaaaf8d8d210;
T_16 ;
Ewait_5 .event/or E_0xaaaaf8d8d5e0, E_0x0;
    %wait Ewait_5;
    %alloc S_0xaaaaf8d4a330;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %store/vec4 v0xaaaaf8d8edf0_0, 0, 32;
    %load/vec4 v0xaaaaf8d8f840_0;
    %load/vec4 v0xaaaaf8d8f5e0_0;
    %div;
    %store/vec4 v0xaaaaf8d8f930_0, 0, 32;
    %load/vec4 v0xaaaaf8d8eed0_0;
    %load/vec4 v0xaaaaf8d8f9f0_0;
    %add;
    %store/vec4 v0xaaaaf8d8ddb0_0, 0, 32;
    %load/vec4 v0xaaaaf8d8f9f0_0;
    %load/vec4 v0xaaaaf8d8eed0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8d8d9e0_0, 0, 32;
    %load/vec4 v0xaaaaf8d8de90_0;
    %load/vec4 v0xaaaaf8d8db10_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8d8d840_0, 0, 32;
    %load/vec4 v0xaaaaf8d8ebb0_0;
    %load/vec4 v0xaaaaf8d8f5e0_0;
    %mul;
    %store/vec4 v0xaaaaf8d8d660_0, 0, 32;
    %load/vec4 v0xaaaaf8d8eed0_0;
    %load/vec4 v0xaaaaf8d8f9f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_16.0, 8;
    %load/vec4 v0xaaaaf8d8d660_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8d8d840_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v0xaaaaf8d8dbf0_0, 0, 64;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xaaaaf8d8d210;
T_17 ;
    %wait E_0xaaaaf8d8d580;
    %load/vec4 v0xaaaaf8d8f780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8f9f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8eed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8de90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8db10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8d900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8d760_0, 0;
    %load/vec4 v0xaaaaf8d8dbf0_0;
    %assign/vec4 v0xaaaaf8d8dcd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8f150_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0xaaaaf8d8f6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0xaaaaf8d8f930_0;
    %assign/vec4 v0xaaaaf8d8f9f0_0, 0;
    %load/vec4 v0xaaaaf8d8edf0_0;
    %assign/vec4 v0xaaaaf8d8eed0_0, 0;
    %load/vec4 v0xaaaaf8d8ddb0_0;
    %assign/vec4 v0xaaaaf8d8de90_0, 0;
    %load/vec4 v0xaaaaf8d8d9e0_0;
    %assign/vec4 v0xaaaaf8d8db10_0, 0;
    %load/vec4 v0xaaaaf8d8d840_0;
    %assign/vec4 v0xaaaaf8d8d900_0, 0;
    %load/vec4 v0xaaaaf8d8d660_0;
    %assign/vec4 v0xaaaaf8d8d760_0, 0;
    %load/vec4 v0xaaaaf8d8dbf0_0;
    %assign/vec4 v0xaaaaf8d8dcd0_0, 0;
    %load/vec4 v0xaaaaf8d8f150_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_17.4, 5;
    %load/vec4 v0xaaaaf8d8f150_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d8f150_0, 0;
T_17.4 ;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xaaaaf8d8a2e0;
T_18 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8d91b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d90d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d91110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d91510_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0xaaaaf8d91110_0;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_18.2, 5;
    %load/vec4 v0xaaaaf8d91110_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d91110_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8d91110_0;
    %load/vec4 v0xaaaaf8d90bc0_0;
    %mul;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8d91510_0, 0;
    %load/vec4 v0xaaaaf8d91510_0;
    %load/vec4 v0xaaaaf8d90d20_0;
    %add;
    %assign/vec4 v0xaaaaf8d90d20_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xaaaaf8d8a2e0;
T_19 ;
Ewait_6 .event/or E_0xaaaaf8d8a6c0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0xaaaaf8d90bc0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_19.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8d90bc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %store/vec4 v0xaaaaf8d911f0_0, 0, 32;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8d90bc0_0;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf8d91ff0_0, 0, 32;
    %load/vec4 v0xaaaaf8d91470_0;
    %load/vec4 v0xaaaaf8d90d20_0;
    %div;
    %store/vec4 v0xaaaaf8d920d0_0, 0, 32;
    %load/vec4 v0xaaaaf8d91ff0_0;
    %load/vec4 v0xaaaaf8d920d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_19.2, 8;
    %load/vec4 v0xaaaaf8d91ff0_0;
    %jmp/1 T_19.3, 8;
T_19.2 ; End of true expr.
    %load/vec4 v0xaaaaf8d920d0_0;
    %jmp/0 T_19.3, 8;
 ; End of false expr.
    %blend;
T_19.3;
    %store/vec4 v0xaaaaf8d91ee0_0, 0, 32;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0xaaaaf8d8a2e0;
T_20 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8d91b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d912d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d921b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0xaaaaf8d911f0_0;
    %assign/vec4 v0xaaaaf8d912d0_0, 0;
    %load/vec4 v0xaaaaf8d91ee0_0;
    %assign/vec4 v0xaaaaf8d921b0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0xaaaaf8d8a2e0;
T_21 ;
Ewait_7 .event/or E_0xaaaaf8d8a640, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0xaaaaf8d912d0_0;
    %load/vec4 v0xaaaaf8d921b0_0;
    %add;
    %store/vec4 v0xaaaaf8d8ff80_0, 0, 32;
    %load/vec4 v0xaaaaf8d921b0_0;
    %load/vec4 v0xaaaaf8d912d0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8d8fdb0_0, 0, 32;
    %load/vec4 v0xaaaaf8d90060_0;
    %load/vec4 v0xaaaaf8d8fea0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8d8fbd0_0, 0, 32;
    %load/vec4 v0xaaaaf8d90d20_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8d8fcd0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaaf8d91be0_0, 0, 64;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0xaaaaf8d8a2e0;
T_22 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8d91b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d90060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8fea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d8fcd0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaf8d91be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d91c80_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0xaaaaf8d90e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0xaaaaf8d8ff80_0;
    %assign/vec4 v0xaaaaf8d90060_0, 0;
    %load/vec4 v0xaaaaf8d8fdb0_0;
    %assign/vec4 v0xaaaaf8d8fea0_0, 0;
    %load/vec4 v0xaaaaf8d8fbd0_0;
    %assign/vec4 v0xaaaaf8d8fcd0_0, 0;
    %load/vec4 v0xaaaaf8d91be0_0;
    %assign/vec4 v0xaaaaf8d91d40_0, 0;
    %load/vec4 v0xaaaaf8d91c80_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_22.4, 5;
    %load/vec4 v0xaaaaf8d91c80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d91c80_0, 0;
T_22.4 ;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0xaaaaf8d92a90;
T_23 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8d950d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d94f30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d94660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d94900_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0xaaaaf8d94660_0;
    %load/vec4 v0xaaaaf8d94340_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8d945a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0xaaaaf8d94660_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d94660_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8d94660_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8d94900_0, 0;
    %load/vec4 v0xaaaaf8d94900_0;
    %load/vec4 v0xaaaaf8d94f30_0;
    %add;
    %assign/vec4 v0xaaaaf8d94f30_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0xaaaaf8d92a90;
T_24 ;
Ewait_8 .event/or E_0xaaaaf8d92e80, E_0x0;
    %wait Ewait_8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaaf8d94740_0, 0, 32;
    %load/vec4 v0xaaaaf8d95200_0;
    %load/vec4 v0xaaaaf8d94f30_0;
    %div;
    %store/vec4 v0xaaaaf8d952e0_0, 0, 32;
    %load/vec4 v0xaaaaf8d94820_0;
    %load/vec4 v0xaaaaf8d953c0_0;
    %add;
    %store/vec4 v0xaaaaf8d936a0_0, 0, 32;
    %load/vec4 v0xaaaaf8d953c0_0;
    %load/vec4 v0xaaaaf8d94820_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8d932d0_0, 0, 32;
    %load/vec4 v0xaaaaf8d93780_0;
    %load/vec4 v0xaaaaf8d93400_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8d93100_0, 0, 32;
    %load/vec4 v0xaaaaf8d944c0_0;
    %load/vec4 v0xaaaaf8d94f30_0;
    %mul;
    %store/vec4 v0xaaaaf8d92f20_0, 0, 32;
    %load/vec4 v0xaaaaf8d94820_0;
    %load/vec4 v0xaaaaf8d953c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_24.0, 8;
    %load/vec4 v0xaaaaf8d92f20_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8d93100_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v0xaaaaf8d934e0_0, 0, 64;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0xaaaaf8d92a90;
T_25 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8d950d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d953c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d94820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d93780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d93400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d931f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d93020_0, 0;
    %load/vec4 v0xaaaaf8d934e0_0;
    %assign/vec4 v0xaaaaf8d935c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d94aa0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0xaaaaf8d95010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0xaaaaf8d952e0_0;
    %assign/vec4 v0xaaaaf8d953c0_0, 0;
    %load/vec4 v0xaaaaf8d94740_0;
    %assign/vec4 v0xaaaaf8d94820_0, 0;
    %load/vec4 v0xaaaaf8d936a0_0;
    %assign/vec4 v0xaaaaf8d93780_0, 0;
    %load/vec4 v0xaaaaf8d932d0_0;
    %assign/vec4 v0xaaaaf8d93400_0, 0;
    %load/vec4 v0xaaaaf8d93100_0;
    %assign/vec4 v0xaaaaf8d931f0_0, 0;
    %load/vec4 v0xaaaaf8d92f20_0;
    %assign/vec4 v0xaaaaf8d93020_0, 0;
    %load/vec4 v0xaaaaf8d934e0_0;
    %assign/vec4 v0xaaaaf8d935c0_0, 0;
    %load/vec4 v0xaaaaf8d94aa0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_25.4, 5;
    %load/vec4 v0xaaaaf8d94aa0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d94aa0_0, 0;
T_25.4 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xaaaaf8d955a0;
T_26 ;
    %wait E_0xaaaaf8d95900;
    %load/vec4 v0xaaaaf8d97b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d979c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d970f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d97390_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0xaaaaf8d970f0_0;
    %load/vec4 v0xaaaaf8d96e00_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8d97050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0xaaaaf8d970f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d970f0_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8d970f0_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8d97390_0, 0;
    %load/vec4 v0xaaaaf8d97390_0;
    %load/vec4 v0xaaaaf8d979c0_0;
    %add;
    %assign/vec4 v0xaaaaf8d979c0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xaaaaf8d955a0;
T_27 ;
Ewait_9 .event/or E_0xaaaaf8d95960, E_0x0;
    %wait Ewait_9;
    %alloc S_0xaaaaf8d4a330;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %store/vec4 v0xaaaaf8d971d0_0, 0, 32;
    %load/vec4 v0xaaaaf8d97c20_0;
    %load/vec4 v0xaaaaf8d979c0_0;
    %div;
    %store/vec4 v0xaaaaf8d97d10_0, 0, 32;
    %load/vec4 v0xaaaaf8d972b0_0;
    %load/vec4 v0xaaaaf8d97dd0_0;
    %add;
    %store/vec4 v0xaaaaf8d96160_0, 0, 32;
    %load/vec4 v0xaaaaf8d97dd0_0;
    %load/vec4 v0xaaaaf8d972b0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8d95d90_0, 0, 32;
    %load/vec4 v0xaaaaf8d96240_0;
    %load/vec4 v0xaaaaf8d95ec0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8d95bc0_0, 0, 32;
    %load/vec4 v0xaaaaf8d96f60_0;
    %load/vec4 v0xaaaaf8d979c0_0;
    %mul;
    %store/vec4 v0xaaaaf8d959e0_0, 0, 32;
    %load/vec4 v0xaaaaf8d972b0_0;
    %load/vec4 v0xaaaaf8d97dd0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_27.0, 8;
    %load/vec4 v0xaaaaf8d959e0_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8d95bc0_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0xaaaaf8d95fa0_0, 0, 64;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0xaaaaf8d955a0;
T_28 ;
    %wait E_0xaaaaf8d95900;
    %load/vec4 v0xaaaaf8d97b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d97dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d972b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d96240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d95ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d95cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d95ae0_0, 0;
    %load/vec4 v0xaaaaf8d95fa0_0;
    %assign/vec4 v0xaaaaf8d96080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d97530_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0xaaaaf8d97aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0xaaaaf8d97d10_0;
    %assign/vec4 v0xaaaaf8d97dd0_0, 0;
    %load/vec4 v0xaaaaf8d971d0_0;
    %assign/vec4 v0xaaaaf8d972b0_0, 0;
    %load/vec4 v0xaaaaf8d96160_0;
    %assign/vec4 v0xaaaaf8d96240_0, 0;
    %load/vec4 v0xaaaaf8d95d90_0;
    %assign/vec4 v0xaaaaf8d95ec0_0, 0;
    %load/vec4 v0xaaaaf8d95bc0_0;
    %assign/vec4 v0xaaaaf8d95cb0_0, 0;
    %load/vec4 v0xaaaaf8d959e0_0;
    %assign/vec4 v0xaaaaf8d95ae0_0, 0;
    %load/vec4 v0xaaaaf8d95fa0_0;
    %assign/vec4 v0xaaaaf8d96080_0, 0;
    %load/vec4 v0xaaaaf8d97530_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_28.4, 5;
    %load/vec4 v0xaaaaf8d97530_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d97530_0, 0;
T_28.4 ;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0xaaaaf8d92650;
T_29 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8d99f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d99100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d994f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d999b0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0xaaaaf8d994f0_0;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_29.2, 5;
    %load/vec4 v0xaaaaf8d994f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d994f0_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8d994f0_0;
    %load/vec4 v0xaaaaf8d98fa0_0;
    %mul;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8d999b0_0, 0;
    %load/vec4 v0xaaaaf8d999b0_0;
    %load/vec4 v0xaaaaf8d99100_0;
    %add;
    %assign/vec4 v0xaaaaf8d99100_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0xaaaaf8d92650;
T_30 ;
Ewait_10 .event/or E_0xaaaaf8d92a30, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0xaaaaf8d98fa0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_30.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_30.1, 8;
T_30.0 ; End of true expr.
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8d98fa0_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %jmp/0 T_30.1, 8;
 ; End of false expr.
    %blend;
T_30.1;
    %store/vec4 v0xaaaaf8d995d0_0, 0, 32;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8d98fa0_0;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf8d9a3f0_0, 0, 32;
    %load/vec4 v0xaaaaf8d998a0_0;
    %load/vec4 v0xaaaaf8d99100_0;
    %div;
    %store/vec4 v0xaaaaf8d9a4d0_0, 0, 32;
    %load/vec4 v0xaaaaf8d9a3f0_0;
    %load/vec4 v0xaaaaf8d9a4d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_30.2, 8;
    %load/vec4 v0xaaaaf8d9a3f0_0;
    %jmp/1 T_30.3, 8;
T_30.2 ; End of true expr.
    %load/vec4 v0xaaaaf8d9a4d0_0;
    %jmp/0 T_30.3, 8;
 ; End of false expr.
    %blend;
T_30.3;
    %store/vec4 v0xaaaaf8d9a2e0_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0xaaaaf8d92650;
T_31 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8d99f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d996b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9a5b0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0xaaaaf8d995d0_0;
    %assign/vec4 v0xaaaaf8d996b0_0, 0;
    %load/vec4 v0xaaaaf8d9a2e0_0;
    %assign/vec4 v0xaaaaf8d9a5b0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0xaaaaf8d92650;
T_32 ;
Ewait_11 .event/or E_0xaaaaf8d929b0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0xaaaaf8d996b0_0;
    %load/vec4 v0xaaaaf8d9a5b0_0;
    %add;
    %store/vec4 v0xaaaaf8d98360_0, 0, 32;
    %load/vec4 v0xaaaaf8d9a5b0_0;
    %load/vec4 v0xaaaaf8d996b0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8d98190_0, 0, 32;
    %load/vec4 v0xaaaaf8d98440_0;
    %load/vec4 v0xaaaaf8d98280_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8d97fb0_0, 0, 32;
    %load/vec4 v0xaaaaf8d99100_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8d980b0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaaf8d99fe0_0, 0, 64;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0xaaaaf8d92650;
T_33 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8d99f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d98440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d98280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d980b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaf8d99fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9a080_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0xaaaaf8d99210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0xaaaaf8d98360_0;
    %assign/vec4 v0xaaaaf8d98440_0, 0;
    %load/vec4 v0xaaaaf8d98190_0;
    %assign/vec4 v0xaaaaf8d98280_0, 0;
    %load/vec4 v0xaaaaf8d97fb0_0;
    %assign/vec4 v0xaaaaf8d980b0_0, 0;
    %load/vec4 v0xaaaaf8d99fe0_0;
    %assign/vec4 v0xaaaaf8d9a140_0, 0;
    %load/vec4 v0xaaaaf8d9a080_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_33.4, 5;
    %load/vec4 v0xaaaaf8d9a080_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d9a080_0, 0;
T_33.4 ;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0xaaaaf8d9aeb0;
T_34 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8d9d4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9d320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9ca50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9ccf0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0xaaaaf8d9ca50_0;
    %load/vec4 v0xaaaaf8d9c730_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8d9c990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0xaaaaf8d9ca50_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d9ca50_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8d9ca50_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8d9ccf0_0, 0;
    %load/vec4 v0xaaaaf8d9ccf0_0;
    %load/vec4 v0xaaaaf8d9d320_0;
    %add;
    %assign/vec4 v0xaaaaf8d9d320_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0xaaaaf8d9aeb0;
T_35 ;
Ewait_12 .event/or E_0xaaaaf8d9b270, E_0x0;
    %wait Ewait_12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaaf8d9cb30_0, 0, 32;
    %load/vec4 v0xaaaaf8d9d560_0;
    %load/vec4 v0xaaaaf8d9d320_0;
    %div;
    %store/vec4 v0xaaaaf8d9d640_0, 0, 32;
    %load/vec4 v0xaaaaf8d9cc10_0;
    %load/vec4 v0xaaaaf8d9d720_0;
    %add;
    %store/vec4 v0xaaaaf8d9ba90_0, 0, 32;
    %load/vec4 v0xaaaaf8d9d720_0;
    %load/vec4 v0xaaaaf8d9cc10_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8d9b6c0_0, 0, 32;
    %load/vec4 v0xaaaaf8d9bb70_0;
    %load/vec4 v0xaaaaf8d9b7f0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8d9b4f0_0, 0, 32;
    %load/vec4 v0xaaaaf8d9c8b0_0;
    %load/vec4 v0xaaaaf8d9d320_0;
    %mul;
    %store/vec4 v0xaaaaf8d9b310_0, 0, 32;
    %load/vec4 v0xaaaaf8d9cc10_0;
    %load/vec4 v0xaaaaf8d9d720_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_35.0, 8;
    %load/vec4 v0xaaaaf8d9b310_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8d9b4f0_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %store/vec4 v0xaaaaf8d9b8d0_0, 0, 64;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0xaaaaf8d9aeb0;
T_36 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8d9d4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9d720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9cc10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9bb70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9b7f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9b5e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9b410_0, 0;
    %load/vec4 v0xaaaaf8d9b8d0_0;
    %assign/vec4 v0xaaaaf8d9b9b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9ce90_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0xaaaaf8d9d400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0xaaaaf8d9d640_0;
    %assign/vec4 v0xaaaaf8d9d720_0, 0;
    %load/vec4 v0xaaaaf8d9cb30_0;
    %assign/vec4 v0xaaaaf8d9cc10_0, 0;
    %load/vec4 v0xaaaaf8d9ba90_0;
    %assign/vec4 v0xaaaaf8d9bb70_0, 0;
    %load/vec4 v0xaaaaf8d9b6c0_0;
    %assign/vec4 v0xaaaaf8d9b7f0_0, 0;
    %load/vec4 v0xaaaaf8d9b4f0_0;
    %assign/vec4 v0xaaaaf8d9b5e0_0, 0;
    %load/vec4 v0xaaaaf8d9b310_0;
    %assign/vec4 v0xaaaaf8d9b410_0, 0;
    %load/vec4 v0xaaaaf8d9b8d0_0;
    %assign/vec4 v0xaaaaf8d9b9b0_0, 0;
    %load/vec4 v0xaaaaf8d9ce90_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_36.4, 5;
    %load/vec4 v0xaaaaf8d9ce90_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d9ce90_0, 0;
T_36.4 ;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0xaaaaf8d9d900;
T_37 ;
    %wait E_0xaaaaf8d9dc70;
    %load/vec4 v0xaaaaf8d9fed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9fd30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9f460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9f700_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0xaaaaf8d9f460_0;
    %load/vec4 v0xaaaaf8d9f170_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8d9f3c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0xaaaaf8d9f460_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d9f460_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8d9f460_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8d9f700_0, 0;
    %load/vec4 v0xaaaaf8d9f700_0;
    %load/vec4 v0xaaaaf8d9fd30_0;
    %add;
    %assign/vec4 v0xaaaaf8d9fd30_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0xaaaaf8d9d900;
T_38 ;
Ewait_13 .event/or E_0xaaaaf8d9dcd0, E_0x0;
    %wait Ewait_13;
    %alloc S_0xaaaaf8d4a330;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %store/vec4 v0xaaaaf8d9f540_0, 0, 32;
    %load/vec4 v0xaaaaf8d9ff90_0;
    %load/vec4 v0xaaaaf8d9fd30_0;
    %div;
    %store/vec4 v0xaaaaf8da0080_0, 0, 32;
    %load/vec4 v0xaaaaf8d9f620_0;
    %load/vec4 v0xaaaaf8da0140_0;
    %add;
    %store/vec4 v0xaaaaf8d9e4d0_0, 0, 32;
    %load/vec4 v0xaaaaf8da0140_0;
    %load/vec4 v0xaaaaf8d9f620_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8d9e100_0, 0, 32;
    %load/vec4 v0xaaaaf8d9e5b0_0;
    %load/vec4 v0xaaaaf8d9e230_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8d9df30_0, 0, 32;
    %load/vec4 v0xaaaaf8d9f2d0_0;
    %load/vec4 v0xaaaaf8d9fd30_0;
    %mul;
    %store/vec4 v0xaaaaf8d9dd50_0, 0, 32;
    %load/vec4 v0xaaaaf8d9f620_0;
    %load/vec4 v0xaaaaf8da0140_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_38.0, 8;
    %load/vec4 v0xaaaaf8d9dd50_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8d9df30_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %store/vec4 v0xaaaaf8d9e310_0, 0, 64;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0xaaaaf8d9d900;
T_39 ;
    %wait E_0xaaaaf8d9dc70;
    %load/vec4 v0xaaaaf8d9fed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da0140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9f620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9e5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9e230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9e020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9de50_0, 0;
    %load/vec4 v0xaaaaf8d9e310_0;
    %assign/vec4 v0xaaaaf8d9e3f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8d9f8a0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0xaaaaf8d9fe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0xaaaaf8da0080_0;
    %assign/vec4 v0xaaaaf8da0140_0, 0;
    %load/vec4 v0xaaaaf8d9f540_0;
    %assign/vec4 v0xaaaaf8d9f620_0, 0;
    %load/vec4 v0xaaaaf8d9e4d0_0;
    %assign/vec4 v0xaaaaf8d9e5b0_0, 0;
    %load/vec4 v0xaaaaf8d9e100_0;
    %assign/vec4 v0xaaaaf8d9e230_0, 0;
    %load/vec4 v0xaaaaf8d9df30_0;
    %assign/vec4 v0xaaaaf8d9e020_0, 0;
    %load/vec4 v0xaaaaf8d9dd50_0;
    %assign/vec4 v0xaaaaf8d9de50_0, 0;
    %load/vec4 v0xaaaaf8d9e310_0;
    %assign/vec4 v0xaaaaf8d9e3f0_0, 0;
    %load/vec4 v0xaaaaf8d9f8a0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_39.4, 5;
    %load/vec4 v0xaaaaf8d9f8a0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8d9f8a0_0, 0;
T_39.4 ;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0xaaaaf8d9aa70;
T_40 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8da2270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da1470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da1860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da1c80_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0xaaaaf8da1860_0;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_40.2, 5;
    %load/vec4 v0xaaaaf8da1860_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8da1860_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8da1860_0;
    %load/vec4 v0xaaaaf8da1310_0;
    %mul;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8da1c80_0, 0;
    %load/vec4 v0xaaaaf8da1c80_0;
    %load/vec4 v0xaaaaf8da1470_0;
    %add;
    %assign/vec4 v0xaaaaf8da1470_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0xaaaaf8d9aa70;
T_41 ;
Ewait_14 .event/or E_0xaaaaf8d9ae50, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0xaaaaf8da1310_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8da1310_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0xaaaaf8da1940_0, 0, 32;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8da1310_0;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf8da2720_0, 0, 32;
    %load/vec4 v0xaaaaf8da1bc0_0;
    %load/vec4 v0xaaaaf8da1470_0;
    %div;
    %store/vec4 v0xaaaaf8da2800_0, 0, 32;
    %load/vec4 v0xaaaaf8da2720_0;
    %load/vec4 v0xaaaaf8da2800_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_41.2, 8;
    %load/vec4 v0xaaaaf8da2720_0;
    %jmp/1 T_41.3, 8;
T_41.2 ; End of true expr.
    %load/vec4 v0xaaaaf8da2800_0;
    %jmp/0 T_41.3, 8;
 ; End of false expr.
    %blend;
T_41.3;
    %store/vec4 v0xaaaaf8da2610_0, 0, 32;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0xaaaaf8d9aa70;
T_42 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8da2270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da1a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da28e0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0xaaaaf8da1940_0;
    %assign/vec4 v0xaaaaf8da1a20_0, 0;
    %load/vec4 v0xaaaaf8da2610_0;
    %assign/vec4 v0xaaaaf8da28e0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0xaaaaf8d9aa70;
T_43 ;
Ewait_15 .event/or E_0xaaaaf8d9add0, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0xaaaaf8da1a20_0;
    %load/vec4 v0xaaaaf8da28e0_0;
    %add;
    %store/vec4 v0xaaaaf8da06d0_0, 0, 32;
    %load/vec4 v0xaaaaf8da28e0_0;
    %load/vec4 v0xaaaaf8da1a20_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8da0500_0, 0, 32;
    %load/vec4 v0xaaaaf8da07b0_0;
    %load/vec4 v0xaaaaf8da05f0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8da0320_0, 0, 32;
    %load/vec4 v0xaaaaf8da1470_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8da0420_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaaf8da2310_0, 0, 64;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0xaaaaf8d9aa70;
T_44 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8da2270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da07b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da05f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da0420_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaf8da2310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da23b0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0xaaaaf8da1580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0xaaaaf8da06d0_0;
    %assign/vec4 v0xaaaaf8da07b0_0, 0;
    %load/vec4 v0xaaaaf8da0500_0;
    %assign/vec4 v0xaaaaf8da05f0_0, 0;
    %load/vec4 v0xaaaaf8da0320_0;
    %assign/vec4 v0xaaaaf8da0420_0, 0;
    %load/vec4 v0xaaaaf8da2310_0;
    %assign/vec4 v0xaaaaf8da2470_0, 0;
    %load/vec4 v0xaaaaf8da23b0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_44.4, 5;
    %load/vec4 v0xaaaaf8da23b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8da23b0_0, 0;
T_44.4 ;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0xaaaaf8da3230;
T_45 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8da5810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da5670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da4da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da5040_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0xaaaaf8da4da0_0;
    %load/vec4 v0xaaaaf8da4a80_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8da4ce0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0xaaaaf8da4da0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8da4da0_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8da4da0_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8da5040_0, 0;
    %load/vec4 v0xaaaaf8da5040_0;
    %load/vec4 v0xaaaaf8da5670_0;
    %add;
    %assign/vec4 v0xaaaaf8da5670_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0xaaaaf8da3230;
T_46 ;
Ewait_16 .event/or E_0xaaaaf8da35f0, E_0x0;
    %wait Ewait_16;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaaf8da4e80_0, 0, 32;
    %load/vec4 v0xaaaaf8da58b0_0;
    %load/vec4 v0xaaaaf8da5670_0;
    %div;
    %store/vec4 v0xaaaaf8da5990_0, 0, 32;
    %load/vec4 v0xaaaaf8da4f60_0;
    %load/vec4 v0xaaaaf8da5a70_0;
    %add;
    %store/vec4 v0xaaaaf8da3de0_0, 0, 32;
    %load/vec4 v0xaaaaf8da5a70_0;
    %load/vec4 v0xaaaaf8da4f60_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8da3a10_0, 0, 32;
    %load/vec4 v0xaaaaf8da3ec0_0;
    %load/vec4 v0xaaaaf8da3b40_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8da3870_0, 0, 32;
    %load/vec4 v0xaaaaf8da4c00_0;
    %load/vec4 v0xaaaaf8da5670_0;
    %mul;
    %store/vec4 v0xaaaaf8da3690_0, 0, 32;
    %load/vec4 v0xaaaaf8da4f60_0;
    %load/vec4 v0xaaaaf8da5a70_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_46.0, 8;
    %load/vec4 v0xaaaaf8da3690_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8da3870_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_46.1, 8;
T_46.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_46.1, 8;
 ; End of false expr.
    %blend;
T_46.1;
    %store/vec4 v0xaaaaf8da3c20_0, 0, 64;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0xaaaaf8da3230;
T_47 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8da5810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da5a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da4f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da3ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da3b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da3930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da3790_0, 0;
    %load/vec4 v0xaaaaf8da3c20_0;
    %assign/vec4 v0xaaaaf8da3d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da51e0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0xaaaaf8da5750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0xaaaaf8da5990_0;
    %assign/vec4 v0xaaaaf8da5a70_0, 0;
    %load/vec4 v0xaaaaf8da4e80_0;
    %assign/vec4 v0xaaaaf8da4f60_0, 0;
    %load/vec4 v0xaaaaf8da3de0_0;
    %assign/vec4 v0xaaaaf8da3ec0_0, 0;
    %load/vec4 v0xaaaaf8da3a10_0;
    %assign/vec4 v0xaaaaf8da3b40_0, 0;
    %load/vec4 v0xaaaaf8da3870_0;
    %assign/vec4 v0xaaaaf8da3930_0, 0;
    %load/vec4 v0xaaaaf8da3690_0;
    %assign/vec4 v0xaaaaf8da3790_0, 0;
    %load/vec4 v0xaaaaf8da3c20_0;
    %assign/vec4 v0xaaaaf8da3d00_0, 0;
    %load/vec4 v0xaaaaf8da51e0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_47.4, 5;
    %load/vec4 v0xaaaaf8da51e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8da51e0_0, 0;
T_47.4 ;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0xaaaaf8da5c50;
T_48 ;
    %wait E_0xaaaaf8da5fc0;
    %load/vec4 v0xaaaaf8da8330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da8190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da78c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da7b60_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0xaaaaf8da78c0_0;
    %load/vec4 v0xaaaaf8da75d0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8da7820_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0xaaaaf8da78c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8da78c0_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8da78c0_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8da7b60_0, 0;
    %load/vec4 v0xaaaaf8da7b60_0;
    %load/vec4 v0xaaaaf8da8190_0;
    %add;
    %assign/vec4 v0xaaaaf8da8190_0, 0;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0xaaaaf8da5c50;
T_49 ;
Ewait_17 .event/or E_0xaaaaf8da6020, E_0x0;
    %wait Ewait_17;
    %alloc S_0xaaaaf8d4a330;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %store/vec4 v0xaaaaf8da79a0_0, 0, 32;
    %load/vec4 v0xaaaaf8da83f0_0;
    %load/vec4 v0xaaaaf8da8190_0;
    %div;
    %store/vec4 v0xaaaaf8da84e0_0, 0, 32;
    %load/vec4 v0xaaaaf8da7a80_0;
    %load/vec4 v0xaaaaf8da85a0_0;
    %add;
    %store/vec4 v0xaaaaf8da6820_0, 0, 32;
    %load/vec4 v0xaaaaf8da85a0_0;
    %load/vec4 v0xaaaaf8da7a80_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8da6450_0, 0, 32;
    %load/vec4 v0xaaaaf8da6900_0;
    %load/vec4 v0xaaaaf8da6580_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8da6280_0, 0, 32;
    %load/vec4 v0xaaaaf8da7730_0;
    %load/vec4 v0xaaaaf8da8190_0;
    %mul;
    %store/vec4 v0xaaaaf8da60a0_0, 0, 32;
    %load/vec4 v0xaaaaf8da7a80_0;
    %load/vec4 v0xaaaaf8da85a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_49.0, 8;
    %load/vec4 v0xaaaaf8da60a0_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8da6280_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0xaaaaf8da6660_0, 0, 64;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0xaaaaf8da5c50;
T_50 ;
    %wait E_0xaaaaf8da5fc0;
    %load/vec4 v0xaaaaf8da8330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da85a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da7a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da6900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da6580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da6370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da61a0_0, 0;
    %load/vec4 v0xaaaaf8da6660_0;
    %assign/vec4 v0xaaaaf8da6740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da7d00_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0xaaaaf8da8270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0xaaaaf8da84e0_0;
    %assign/vec4 v0xaaaaf8da85a0_0, 0;
    %load/vec4 v0xaaaaf8da79a0_0;
    %assign/vec4 v0xaaaaf8da7a80_0, 0;
    %load/vec4 v0xaaaaf8da6820_0;
    %assign/vec4 v0xaaaaf8da6900_0, 0;
    %load/vec4 v0xaaaaf8da6450_0;
    %assign/vec4 v0xaaaaf8da6580_0, 0;
    %load/vec4 v0xaaaaf8da6280_0;
    %assign/vec4 v0xaaaaf8da6370_0, 0;
    %load/vec4 v0xaaaaf8da60a0_0;
    %assign/vec4 v0xaaaaf8da61a0_0, 0;
    %load/vec4 v0xaaaaf8da6660_0;
    %assign/vec4 v0xaaaaf8da6740_0, 0;
    %load/vec4 v0xaaaaf8da7d00_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_50.4, 5;
    %load/vec4 v0xaaaaf8da7d00_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8da7d00_0, 0;
T_50.4 ;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0xaaaaf8da2df0;
T_51 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8daa6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da98d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da9cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8daa0e0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0xaaaaf8da9cc0_0;
    %cmpi/u 6, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_51.2, 5;
    %load/vec4 v0xaaaaf8da9cc0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8da9cc0_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8da9cc0_0;
    %load/vec4 v0xaaaaf8da9770_0;
    %mul;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8daa0e0_0, 0;
    %load/vec4 v0xaaaaf8daa0e0_0;
    %load/vec4 v0xaaaaf8da98d0_0;
    %add;
    %assign/vec4 v0xaaaaf8da98d0_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0xaaaaf8da2df0;
T_52 ;
Ewait_18 .event/or E_0xaaaaf8da31d0, E_0x0;
    %wait Ewait_18;
    %load/vec4 v0xaaaaf8da9770_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_52.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_52.1, 8;
T_52.0 ; End of true expr.
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8da9770_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %jmp/0 T_52.1, 8;
 ; End of false expr.
    %blend;
T_52.1;
    %store/vec4 v0xaaaaf8da9da0_0, 0, 32;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8da9770_0;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf8daab30_0, 0, 32;
    %load/vec4 v0xaaaaf8daa020_0;
    %load/vec4 v0xaaaaf8da98d0_0;
    %div;
    %store/vec4 v0xaaaaf8daac10_0, 0, 32;
    %load/vec4 v0xaaaaf8daab30_0;
    %load/vec4 v0xaaaaf8daac10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_52.2, 8;
    %load/vec4 v0xaaaaf8daab30_0;
    %jmp/1 T_52.3, 8;
T_52.2 ; End of true expr.
    %load/vec4 v0xaaaaf8daac10_0;
    %jmp/0 T_52.3, 8;
 ; End of false expr.
    %blend;
T_52.3;
    %store/vec4 v0xaaaaf8daaa70_0, 0, 32;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0xaaaaf8da2df0;
T_53 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8daa6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da9e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8daacf0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0xaaaaf8da9da0_0;
    %assign/vec4 v0xaaaaf8da9e80_0, 0;
    %load/vec4 v0xaaaaf8daaa70_0;
    %assign/vec4 v0xaaaaf8daacf0_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0xaaaaf8da2df0;
T_54 ;
Ewait_19 .event/or E_0xaaaaf8da3150, E_0x0;
    %wait Ewait_19;
    %load/vec4 v0xaaaaf8da9e80_0;
    %load/vec4 v0xaaaaf8daacf0_0;
    %add;
    %store/vec4 v0xaaaaf8da8b30_0, 0, 32;
    %load/vec4 v0xaaaaf8daacf0_0;
    %load/vec4 v0xaaaaf8da9e80_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8da8960_0, 0, 32;
    %load/vec4 v0xaaaaf8da8c10_0;
    %load/vec4 v0xaaaaf8da8a50_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8da8780_0, 0, 32;
    %load/vec4 v0xaaaaf8da98d0_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8da8880_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaaf8daa770_0, 0, 64;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0xaaaaf8da2df0;
T_55 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8daa6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da8c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da8a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8da8880_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaf8daa770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8daa810_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0xaaaaf8da99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0xaaaaf8da8b30_0;
    %assign/vec4 v0xaaaaf8da8c10_0, 0;
    %load/vec4 v0xaaaaf8da8960_0;
    %assign/vec4 v0xaaaaf8da8a50_0, 0;
    %load/vec4 v0xaaaaf8da8780_0;
    %assign/vec4 v0xaaaaf8da8880_0, 0;
    %load/vec4 v0xaaaaf8daa770_0;
    %assign/vec4 v0xaaaaf8daa8d0_0, 0;
    %load/vec4 v0xaaaaf8daa810_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_55.4, 5;
    %load/vec4 v0xaaaaf8daa810_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8daa810_0, 0;
T_55.4 ;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0xaaaaf8dab5a0;
T_56 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dadbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dada10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dad140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dad3e0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0xaaaaf8dad140_0;
    %load/vec4 v0xaaaaf8dace20_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8dad080_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0xaaaaf8dad140_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8dad140_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8dad140_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8dad3e0_0, 0;
    %load/vec4 v0xaaaaf8dad3e0_0;
    %load/vec4 v0xaaaaf8dada10_0;
    %add;
    %assign/vec4 v0xaaaaf8dada10_0, 0;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0xaaaaf8dab5a0;
T_57 ;
Ewait_20 .event/or E_0xaaaaf8dab960, E_0x0;
    %wait Ewait_20;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaaf8dad220_0, 0, 32;
    %load/vec4 v0xaaaaf8dadc50_0;
    %load/vec4 v0xaaaaf8dada10_0;
    %div;
    %store/vec4 v0xaaaaf8dadd30_0, 0, 32;
    %load/vec4 v0xaaaaf8dad300_0;
    %load/vec4 v0xaaaaf8dade10_0;
    %add;
    %store/vec4 v0xaaaaf8dac180_0, 0, 32;
    %load/vec4 v0xaaaaf8dade10_0;
    %load/vec4 v0xaaaaf8dad300_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8dabdb0_0, 0, 32;
    %load/vec4 v0xaaaaf8dac260_0;
    %load/vec4 v0xaaaaf8dabee0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8dabbe0_0, 0, 32;
    %load/vec4 v0xaaaaf8dacfa0_0;
    %load/vec4 v0xaaaaf8dada10_0;
    %mul;
    %store/vec4 v0xaaaaf8daba00_0, 0, 32;
    %load/vec4 v0xaaaaf8dad300_0;
    %load/vec4 v0xaaaaf8dade10_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_57.0, 8;
    %load/vec4 v0xaaaaf8daba00_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8dabbe0_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_57.1, 8;
T_57.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_57.1, 8;
 ; End of false expr.
    %blend;
T_57.1;
    %store/vec4 v0xaaaaf8dabfc0_0, 0, 64;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0xaaaaf8dab5a0;
T_58 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dadbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dade10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dad300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dac260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dabee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dabcd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dabb00_0, 0;
    %load/vec4 v0xaaaaf8dabfc0_0;
    %assign/vec4 v0xaaaaf8dac0a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dad580_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0xaaaaf8dadaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0xaaaaf8dadd30_0;
    %assign/vec4 v0xaaaaf8dade10_0, 0;
    %load/vec4 v0xaaaaf8dad220_0;
    %assign/vec4 v0xaaaaf8dad300_0, 0;
    %load/vec4 v0xaaaaf8dac180_0;
    %assign/vec4 v0xaaaaf8dac260_0, 0;
    %load/vec4 v0xaaaaf8dabdb0_0;
    %assign/vec4 v0xaaaaf8dabee0_0, 0;
    %load/vec4 v0xaaaaf8dabbe0_0;
    %assign/vec4 v0xaaaaf8dabcd0_0, 0;
    %load/vec4 v0xaaaaf8daba00_0;
    %assign/vec4 v0xaaaaf8dabb00_0, 0;
    %load/vec4 v0xaaaaf8dabfc0_0;
    %assign/vec4 v0xaaaaf8dac0a0_0, 0;
    %load/vec4 v0xaaaaf8dad580_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_58.4, 5;
    %load/vec4 v0xaaaaf8dad580_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8dad580_0, 0;
T_58.4 ;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0xaaaaf8dadff0;
T_59 ;
    %wait E_0xaaaaf8dae360;
    %load/vec4 v0xaaaaf8db05c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db0420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dafb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dafdf0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0xaaaaf8dafb50_0;
    %load/vec4 v0xaaaaf8daf860_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8dafab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0xaaaaf8dafb50_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8dafb50_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8dafb50_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8dafdf0_0, 0;
    %load/vec4 v0xaaaaf8dafdf0_0;
    %load/vec4 v0xaaaaf8db0420_0;
    %add;
    %assign/vec4 v0xaaaaf8db0420_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0xaaaaf8dadff0;
T_60 ;
Ewait_21 .event/or E_0xaaaaf8dae3c0, E_0x0;
    %wait Ewait_21;
    %alloc S_0xaaaaf8d4a330;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %store/vec4 v0xaaaaf8dafc30_0, 0, 32;
    %load/vec4 v0xaaaaf8db0680_0;
    %load/vec4 v0xaaaaf8db0420_0;
    %div;
    %store/vec4 v0xaaaaf8db0770_0, 0, 32;
    %load/vec4 v0xaaaaf8dafd10_0;
    %load/vec4 v0xaaaaf8db0830_0;
    %add;
    %store/vec4 v0xaaaaf8daebc0_0, 0, 32;
    %load/vec4 v0xaaaaf8db0830_0;
    %load/vec4 v0xaaaaf8dafd10_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8dae7f0_0, 0, 32;
    %load/vec4 v0xaaaaf8daeca0_0;
    %load/vec4 v0xaaaaf8dae920_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8dae620_0, 0, 32;
    %load/vec4 v0xaaaaf8daf9c0_0;
    %load/vec4 v0xaaaaf8db0420_0;
    %mul;
    %store/vec4 v0xaaaaf8dae440_0, 0, 32;
    %load/vec4 v0xaaaaf8dafd10_0;
    %load/vec4 v0xaaaaf8db0830_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_60.0, 8;
    %load/vec4 v0xaaaaf8dae440_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8dae620_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %store/vec4 v0xaaaaf8daea00_0, 0, 64;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0xaaaaf8dadff0;
T_61 ;
    %wait E_0xaaaaf8dae360;
    %load/vec4 v0xaaaaf8db05c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db0830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dafd10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8daeca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dae920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dae710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dae540_0, 0;
    %load/vec4 v0xaaaaf8daea00_0;
    %assign/vec4 v0xaaaaf8daeae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8daff90_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0xaaaaf8db0500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0xaaaaf8db0770_0;
    %assign/vec4 v0xaaaaf8db0830_0, 0;
    %load/vec4 v0xaaaaf8dafc30_0;
    %assign/vec4 v0xaaaaf8dafd10_0, 0;
    %load/vec4 v0xaaaaf8daebc0_0;
    %assign/vec4 v0xaaaaf8daeca0_0, 0;
    %load/vec4 v0xaaaaf8dae7f0_0;
    %assign/vec4 v0xaaaaf8dae920_0, 0;
    %load/vec4 v0xaaaaf8dae620_0;
    %assign/vec4 v0xaaaaf8dae710_0, 0;
    %load/vec4 v0xaaaaf8dae440_0;
    %assign/vec4 v0xaaaaf8dae540_0, 0;
    %load/vec4 v0xaaaaf8daea00_0;
    %assign/vec4 v0xaaaaf8daeae0_0, 0;
    %load/vec4 v0xaaaaf8daff90_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_61.4, 5;
    %load/vec4 v0xaaaaf8daff90_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8daff90_0, 0;
T_61.4 ;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0xaaaaf8dab160;
T_62 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8db2960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db1b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db1f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db2370_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0xaaaaf8db1f50_0;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_62.2, 5;
    %load/vec4 v0xaaaaf8db1f50_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8db1f50_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8db1f50_0;
    %load/vec4 v0xaaaaf8db1a00_0;
    %mul;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8db2370_0, 0;
    %load/vec4 v0xaaaaf8db2370_0;
    %load/vec4 v0xaaaaf8db1b60_0;
    %add;
    %assign/vec4 v0xaaaaf8db1b60_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0xaaaaf8dab160;
T_63 ;
Ewait_22 .event/or E_0xaaaaf8dab540, E_0x0;
    %wait Ewait_22;
    %load/vec4 v0xaaaaf8db1a00_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8db1a00_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %store/vec4 v0xaaaaf8db2030_0, 0, 32;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8db1a00_0;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf8db2e10_0, 0, 32;
    %load/vec4 v0xaaaaf8db22b0_0;
    %load/vec4 v0xaaaaf8db1b60_0;
    %div;
    %store/vec4 v0xaaaaf8db2ef0_0, 0, 32;
    %load/vec4 v0xaaaaf8db2e10_0;
    %load/vec4 v0xaaaaf8db2ef0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_63.2, 8;
    %load/vec4 v0xaaaaf8db2e10_0;
    %jmp/1 T_63.3, 8;
T_63.2 ; End of true expr.
    %load/vec4 v0xaaaaf8db2ef0_0;
    %jmp/0 T_63.3, 8;
 ; End of false expr.
    %blend;
T_63.3;
    %store/vec4 v0xaaaaf8db2d00_0, 0, 32;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0xaaaaf8dab160;
T_64 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8db2960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db2110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db2fd0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0xaaaaf8db2030_0;
    %assign/vec4 v0xaaaaf8db2110_0, 0;
    %load/vec4 v0xaaaaf8db2d00_0;
    %assign/vec4 v0xaaaaf8db2fd0_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0xaaaaf8dab160;
T_65 ;
Ewait_23 .event/or E_0xaaaaf8dab4c0, E_0x0;
    %wait Ewait_23;
    %load/vec4 v0xaaaaf8db2110_0;
    %load/vec4 v0xaaaaf8db2fd0_0;
    %add;
    %store/vec4 v0xaaaaf8db0dc0_0, 0, 32;
    %load/vec4 v0xaaaaf8db2fd0_0;
    %load/vec4 v0xaaaaf8db2110_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8db0bf0_0, 0, 32;
    %load/vec4 v0xaaaaf8db0ea0_0;
    %load/vec4 v0xaaaaf8db0ce0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8db0a10_0, 0, 32;
    %load/vec4 v0xaaaaf8db1b60_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8db0b10_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaaf8db2a00_0, 0, 64;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0xaaaaf8dab160;
T_66 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8db2960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db0ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db0ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db0b10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaf8db2a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db2aa0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0xaaaaf8db1c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0xaaaaf8db0dc0_0;
    %assign/vec4 v0xaaaaf8db0ea0_0, 0;
    %load/vec4 v0xaaaaf8db0bf0_0;
    %assign/vec4 v0xaaaaf8db0ce0_0, 0;
    %load/vec4 v0xaaaaf8db0a10_0;
    %assign/vec4 v0xaaaaf8db0b10_0, 0;
    %load/vec4 v0xaaaaf8db2a00_0;
    %assign/vec4 v0xaaaaf8db2b60_0, 0;
    %load/vec4 v0xaaaaf8db2aa0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_66.4, 5;
    %load/vec4 v0xaaaaf8db2aa0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8db2aa0_0, 0;
T_66.4 ;
T_66.2 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0xaaaaf8db38d0;
T_67 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8db5ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db5d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db5470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db5710_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0xaaaaf8db5470_0;
    %load/vec4 v0xaaaaf8db5150_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8db53b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0xaaaaf8db5470_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8db5470_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8db5470_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8db5710_0, 0;
    %load/vec4 v0xaaaaf8db5710_0;
    %load/vec4 v0xaaaaf8db5d40_0;
    %add;
    %assign/vec4 v0xaaaaf8db5d40_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0xaaaaf8db38d0;
T_68 ;
Ewait_24 .event/or E_0xaaaaf8db3c90, E_0x0;
    %wait Ewait_24;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaaf8db5550_0, 0, 32;
    %load/vec4 v0xaaaaf8db5f80_0;
    %load/vec4 v0xaaaaf8db5d40_0;
    %div;
    %store/vec4 v0xaaaaf8db6060_0, 0, 32;
    %load/vec4 v0xaaaaf8db5630_0;
    %load/vec4 v0xaaaaf8db6140_0;
    %add;
    %store/vec4 v0xaaaaf8db44b0_0, 0, 32;
    %load/vec4 v0xaaaaf8db6140_0;
    %load/vec4 v0xaaaaf8db5630_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8db40e0_0, 0, 32;
    %load/vec4 v0xaaaaf8db4590_0;
    %load/vec4 v0xaaaaf8db4210_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8db3f10_0, 0, 32;
    %load/vec4 v0xaaaaf8db52d0_0;
    %load/vec4 v0xaaaaf8db5d40_0;
    %mul;
    %store/vec4 v0xaaaaf8db3d30_0, 0, 32;
    %load/vec4 v0xaaaaf8db5630_0;
    %load/vec4 v0xaaaaf8db6140_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_68.0, 8;
    %load/vec4 v0xaaaaf8db3d30_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8db3f10_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_68.1, 8;
T_68.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_68.1, 8;
 ; End of false expr.
    %blend;
T_68.1;
    %store/vec4 v0xaaaaf8db42f0_0, 0, 64;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0xaaaaf8db38d0;
T_69 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8db5ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db6140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db5630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db4590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db4210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db4000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db3e30_0, 0;
    %load/vec4 v0xaaaaf8db42f0_0;
    %assign/vec4 v0xaaaaf8db43d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db58b0_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0xaaaaf8db5e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0xaaaaf8db6060_0;
    %assign/vec4 v0xaaaaf8db6140_0, 0;
    %load/vec4 v0xaaaaf8db5550_0;
    %assign/vec4 v0xaaaaf8db5630_0, 0;
    %load/vec4 v0xaaaaf8db44b0_0;
    %assign/vec4 v0xaaaaf8db4590_0, 0;
    %load/vec4 v0xaaaaf8db40e0_0;
    %assign/vec4 v0xaaaaf8db4210_0, 0;
    %load/vec4 v0xaaaaf8db3f10_0;
    %assign/vec4 v0xaaaaf8db4000_0, 0;
    %load/vec4 v0xaaaaf8db3d30_0;
    %assign/vec4 v0xaaaaf8db3e30_0, 0;
    %load/vec4 v0xaaaaf8db42f0_0;
    %assign/vec4 v0xaaaaf8db43d0_0, 0;
    %load/vec4 v0xaaaaf8db58b0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_69.4, 5;
    %load/vec4 v0xaaaaf8db58b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8db58b0_0, 0;
T_69.4 ;
T_69.2 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0xaaaaf8db6320;
T_70 ;
    %wait E_0xaaaaf8db6690;
    %load/vec4 v0xaaaaf8db88f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db8750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db7e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db8120_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0xaaaaf8db7e80_0;
    %load/vec4 v0xaaaaf8db7b90_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8db7de0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0xaaaaf8db7e80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8db7e80_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8db7e80_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8db8120_0, 0;
    %load/vec4 v0xaaaaf8db8120_0;
    %load/vec4 v0xaaaaf8db8750_0;
    %add;
    %assign/vec4 v0xaaaaf8db8750_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0xaaaaf8db6320;
T_71 ;
Ewait_25 .event/or E_0xaaaaf8db66f0, E_0x0;
    %wait Ewait_25;
    %alloc S_0xaaaaf8d4a330;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %store/vec4 v0xaaaaf8db7f60_0, 0, 32;
    %load/vec4 v0xaaaaf8db89b0_0;
    %load/vec4 v0xaaaaf8db8750_0;
    %div;
    %store/vec4 v0xaaaaf8db8aa0_0, 0, 32;
    %load/vec4 v0xaaaaf8db8040_0;
    %load/vec4 v0xaaaaf8db8b60_0;
    %add;
    %store/vec4 v0xaaaaf8db6ef0_0, 0, 32;
    %load/vec4 v0xaaaaf8db8b60_0;
    %load/vec4 v0xaaaaf8db8040_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8db6b20_0, 0, 32;
    %load/vec4 v0xaaaaf8db6fd0_0;
    %load/vec4 v0xaaaaf8db6c50_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8db6950_0, 0, 32;
    %load/vec4 v0xaaaaf8db7cf0_0;
    %load/vec4 v0xaaaaf8db8750_0;
    %mul;
    %store/vec4 v0xaaaaf8db6770_0, 0, 32;
    %load/vec4 v0xaaaaf8db8040_0;
    %load/vec4 v0xaaaaf8db8b60_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_71.0, 8;
    %load/vec4 v0xaaaaf8db6770_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8db6950_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_71.1, 8;
T_71.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_71.1, 8;
 ; End of false expr.
    %blend;
T_71.1;
    %store/vec4 v0xaaaaf8db6d30_0, 0, 64;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0xaaaaf8db6320;
T_72 ;
    %wait E_0xaaaaf8db6690;
    %load/vec4 v0xaaaaf8db88f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db8b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db8040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db6fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db6c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db6a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db6870_0, 0;
    %load/vec4 v0xaaaaf8db6d30_0;
    %assign/vec4 v0xaaaaf8db6e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db82c0_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0xaaaaf8db8830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0xaaaaf8db8aa0_0;
    %assign/vec4 v0xaaaaf8db8b60_0, 0;
    %load/vec4 v0xaaaaf8db7f60_0;
    %assign/vec4 v0xaaaaf8db8040_0, 0;
    %load/vec4 v0xaaaaf8db6ef0_0;
    %assign/vec4 v0xaaaaf8db6fd0_0, 0;
    %load/vec4 v0xaaaaf8db6b20_0;
    %assign/vec4 v0xaaaaf8db6c50_0, 0;
    %load/vec4 v0xaaaaf8db6950_0;
    %assign/vec4 v0xaaaaf8db6a40_0, 0;
    %load/vec4 v0xaaaaf8db6770_0;
    %assign/vec4 v0xaaaaf8db6870_0, 0;
    %load/vec4 v0xaaaaf8db6d30_0;
    %assign/vec4 v0xaaaaf8db6e10_0, 0;
    %load/vec4 v0xaaaaf8db82c0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_72.4, 5;
    %load/vec4 v0xaaaaf8db82c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8db82c0_0, 0;
T_72.4 ;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0xaaaaf8db3490;
T_73 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dbac90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db9e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dba280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dba6a0_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0xaaaaf8dba280_0;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_73.2, 5;
    %load/vec4 v0xaaaaf8dba280_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8dba280_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8dba280_0;
    %load/vec4 v0xaaaaf8db9d30_0;
    %mul;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8dba6a0_0, 0;
    %load/vec4 v0xaaaaf8dba6a0_0;
    %load/vec4 v0xaaaaf8db9e90_0;
    %add;
    %assign/vec4 v0xaaaaf8db9e90_0, 0;
T_73.2 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0xaaaaf8db3490;
T_74 ;
Ewait_26 .event/or E_0xaaaaf8db3870, E_0x0;
    %wait Ewait_26;
    %load/vec4 v0xaaaaf8db9d30_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_74.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_74.1, 8;
T_74.0 ; End of true expr.
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8db9d30_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %jmp/0 T_74.1, 8;
 ; End of false expr.
    %blend;
T_74.1;
    %store/vec4 v0xaaaaf8dba360_0, 0, 32;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8db9d30_0;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf8dbb140_0, 0, 32;
    %load/vec4 v0xaaaaf8dba5e0_0;
    %load/vec4 v0xaaaaf8db9e90_0;
    %div;
    %store/vec4 v0xaaaaf8dbb220_0, 0, 32;
    %load/vec4 v0xaaaaf8dbb140_0;
    %load/vec4 v0xaaaaf8dbb220_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_74.2, 8;
    %load/vec4 v0xaaaaf8dbb140_0;
    %jmp/1 T_74.3, 8;
T_74.2 ; End of true expr.
    %load/vec4 v0xaaaaf8dbb220_0;
    %jmp/0 T_74.3, 8;
 ; End of false expr.
    %blend;
T_74.3;
    %store/vec4 v0xaaaaf8dbb030_0, 0, 32;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0xaaaaf8db3490;
T_75 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dbac90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dba440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dbb300_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0xaaaaf8dba360_0;
    %assign/vec4 v0xaaaaf8dba440_0, 0;
    %load/vec4 v0xaaaaf8dbb030_0;
    %assign/vec4 v0xaaaaf8dbb300_0, 0;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0xaaaaf8db3490;
T_76 ;
Ewait_27 .event/or E_0xaaaaf8db37f0, E_0x0;
    %wait Ewait_27;
    %load/vec4 v0xaaaaf8dba440_0;
    %load/vec4 v0xaaaaf8dbb300_0;
    %add;
    %store/vec4 v0xaaaaf8db90f0_0, 0, 32;
    %load/vec4 v0xaaaaf8dbb300_0;
    %load/vec4 v0xaaaaf8dba440_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8db8f20_0, 0, 32;
    %load/vec4 v0xaaaaf8db91d0_0;
    %load/vec4 v0xaaaaf8db9010_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8db8d40_0, 0, 32;
    %load/vec4 v0xaaaaf8db9e90_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8db8e40_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaaf8dbad30_0, 0, 64;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0xaaaaf8db3490;
T_77 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dbac90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db91d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db9010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8db8e40_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaf8dbad30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dbadd0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0xaaaaf8db9fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0xaaaaf8db90f0_0;
    %assign/vec4 v0xaaaaf8db91d0_0, 0;
    %load/vec4 v0xaaaaf8db8f20_0;
    %assign/vec4 v0xaaaaf8db9010_0, 0;
    %load/vec4 v0xaaaaf8db8d40_0;
    %assign/vec4 v0xaaaaf8db8e40_0, 0;
    %load/vec4 v0xaaaaf8dbad30_0;
    %assign/vec4 v0xaaaaf8dbae90_0, 0;
    %load/vec4 v0xaaaaf8dbadd0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_77.4, 5;
    %load/vec4 v0xaaaaf8dbadd0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8dbadd0_0, 0;
T_77.4 ;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0xaaaaf8dbbc00;
T_78 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dbe210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dbe070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dbd7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dbda40_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0xaaaaf8dbd7a0_0;
    %load/vec4 v0xaaaaf8dbd480_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8dbd6e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0xaaaaf8dbd7a0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8dbd7a0_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8dbd7a0_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8dbda40_0, 0;
    %load/vec4 v0xaaaaf8dbda40_0;
    %load/vec4 v0xaaaaf8dbe070_0;
    %add;
    %assign/vec4 v0xaaaaf8dbe070_0, 0;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0xaaaaf8dbbc00;
T_79 ;
Ewait_28 .event/or E_0xaaaaf8dbbfc0, E_0x0;
    %wait Ewait_28;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaaf8dbd880_0, 0, 32;
    %load/vec4 v0xaaaaf8dbe2b0_0;
    %load/vec4 v0xaaaaf8dbe070_0;
    %div;
    %store/vec4 v0xaaaaf8dbe390_0, 0, 32;
    %load/vec4 v0xaaaaf8dbd960_0;
    %load/vec4 v0xaaaaf8dbe470_0;
    %add;
    %store/vec4 v0xaaaaf8dbc7e0_0, 0, 32;
    %load/vec4 v0xaaaaf8dbe470_0;
    %load/vec4 v0xaaaaf8dbd960_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8dbc410_0, 0, 32;
    %load/vec4 v0xaaaaf8dbc8c0_0;
    %load/vec4 v0xaaaaf8dbc540_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8dbc240_0, 0, 32;
    %load/vec4 v0xaaaaf8dbd600_0;
    %load/vec4 v0xaaaaf8dbe070_0;
    %mul;
    %store/vec4 v0xaaaaf8dbc060_0, 0, 32;
    %load/vec4 v0xaaaaf8dbd960_0;
    %load/vec4 v0xaaaaf8dbe470_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_79.0, 8;
    %load/vec4 v0xaaaaf8dbc060_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8dbc240_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_79.1, 8;
T_79.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_79.1, 8;
 ; End of false expr.
    %blend;
T_79.1;
    %store/vec4 v0xaaaaf8dbc620_0, 0, 64;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0xaaaaf8dbbc00;
T_80 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dbe210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dbe470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dbd960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dbc8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dbc540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dbc330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dbc160_0, 0;
    %load/vec4 v0xaaaaf8dbc620_0;
    %assign/vec4 v0xaaaaf8dbc700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dbdbe0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0xaaaaf8dbe150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0xaaaaf8dbe390_0;
    %assign/vec4 v0xaaaaf8dbe470_0, 0;
    %load/vec4 v0xaaaaf8dbd880_0;
    %assign/vec4 v0xaaaaf8dbd960_0, 0;
    %load/vec4 v0xaaaaf8dbc7e0_0;
    %assign/vec4 v0xaaaaf8dbc8c0_0, 0;
    %load/vec4 v0xaaaaf8dbc410_0;
    %assign/vec4 v0xaaaaf8dbc540_0, 0;
    %load/vec4 v0xaaaaf8dbc240_0;
    %assign/vec4 v0xaaaaf8dbc330_0, 0;
    %load/vec4 v0xaaaaf8dbc060_0;
    %assign/vec4 v0xaaaaf8dbc160_0, 0;
    %load/vec4 v0xaaaaf8dbc620_0;
    %assign/vec4 v0xaaaaf8dbc700_0, 0;
    %load/vec4 v0xaaaaf8dbdbe0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_80.4, 5;
    %load/vec4 v0xaaaaf8dbdbe0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8dbdbe0_0, 0;
T_80.4 ;
T_80.2 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0xaaaaf8dbe650;
T_81 ;
    %wait E_0xaaaaf8dbe9c0;
    %load/vec4 v0xaaaaf8dc0c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc0a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc01b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc0450_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0xaaaaf8dc01b0_0;
    %load/vec4 v0xaaaaf8dbfec0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8dc0110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0xaaaaf8dc01b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8dc01b0_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8dc01b0_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8dc0450_0, 0;
    %load/vec4 v0xaaaaf8dc0450_0;
    %load/vec4 v0xaaaaf8dc0a80_0;
    %add;
    %assign/vec4 v0xaaaaf8dc0a80_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0xaaaaf8dbe650;
T_82 ;
Ewait_29 .event/or E_0xaaaaf8dbea20, E_0x0;
    %wait Ewait_29;
    %alloc S_0xaaaaf8d4a330;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %store/vec4 v0xaaaaf8dc0290_0, 0, 32;
    %load/vec4 v0xaaaaf8dc0ce0_0;
    %load/vec4 v0xaaaaf8dc0a80_0;
    %div;
    %store/vec4 v0xaaaaf8dc0dd0_0, 0, 32;
    %load/vec4 v0xaaaaf8dc0370_0;
    %load/vec4 v0xaaaaf8dc0e90_0;
    %add;
    %store/vec4 v0xaaaaf8dbf220_0, 0, 32;
    %load/vec4 v0xaaaaf8dc0e90_0;
    %load/vec4 v0xaaaaf8dc0370_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8dbee50_0, 0, 32;
    %load/vec4 v0xaaaaf8dbf300_0;
    %load/vec4 v0xaaaaf8dbef80_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8dbec80_0, 0, 32;
    %load/vec4 v0xaaaaf8dc0020_0;
    %load/vec4 v0xaaaaf8dc0a80_0;
    %mul;
    %store/vec4 v0xaaaaf8dbeaa0_0, 0, 32;
    %load/vec4 v0xaaaaf8dc0370_0;
    %load/vec4 v0xaaaaf8dc0e90_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_82.0, 8;
    %load/vec4 v0xaaaaf8dbeaa0_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8dbec80_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_82.1, 8;
T_82.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_82.1, 8;
 ; End of false expr.
    %blend;
T_82.1;
    %store/vec4 v0xaaaaf8dbf060_0, 0, 64;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0xaaaaf8dbe650;
T_83 ;
    %wait E_0xaaaaf8dbe9c0;
    %load/vec4 v0xaaaaf8dc0c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc0e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc0370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dbf300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dbef80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dbed70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dbeba0_0, 0;
    %load/vec4 v0xaaaaf8dbf060_0;
    %assign/vec4 v0xaaaaf8dbf140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc05f0_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0xaaaaf8dc0b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0xaaaaf8dc0dd0_0;
    %assign/vec4 v0xaaaaf8dc0e90_0, 0;
    %load/vec4 v0xaaaaf8dc0290_0;
    %assign/vec4 v0xaaaaf8dc0370_0, 0;
    %load/vec4 v0xaaaaf8dbf220_0;
    %assign/vec4 v0xaaaaf8dbf300_0, 0;
    %load/vec4 v0xaaaaf8dbee50_0;
    %assign/vec4 v0xaaaaf8dbef80_0, 0;
    %load/vec4 v0xaaaaf8dbec80_0;
    %assign/vec4 v0xaaaaf8dbed70_0, 0;
    %load/vec4 v0xaaaaf8dbeaa0_0;
    %assign/vec4 v0xaaaaf8dbeba0_0, 0;
    %load/vec4 v0xaaaaf8dbf060_0;
    %assign/vec4 v0xaaaaf8dbf140_0, 0;
    %load/vec4 v0xaaaaf8dc05f0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_83.4, 5;
    %load/vec4 v0xaaaaf8dc05f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8dc05f0_0, 0;
T_83.4 ;
T_83.2 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0xaaaaf8dbb7c0;
T_84 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dc2fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc21c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc25b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc29d0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0xaaaaf8dc25b0_0;
    %cmpi/u 9, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_84.2, 5;
    %load/vec4 v0xaaaaf8dc25b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8dc25b0_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8dc25b0_0;
    %load/vec4 v0xaaaaf8dc2060_0;
    %mul;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8dc29d0_0, 0;
    %load/vec4 v0xaaaaf8dc29d0_0;
    %load/vec4 v0xaaaaf8dc21c0_0;
    %add;
    %assign/vec4 v0xaaaaf8dc21c0_0, 0;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0xaaaaf8dbb7c0;
T_85 ;
Ewait_30 .event/or E_0xaaaaf8dbbba0, E_0x0;
    %wait Ewait_30;
    %load/vec4 v0xaaaaf8dc2060_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_85.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_85.1, 8;
T_85.0 ; End of true expr.
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8dc2060_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %jmp/0 T_85.1, 8;
 ; End of false expr.
    %blend;
T_85.1;
    %store/vec4 v0xaaaaf8dc2690_0, 0, 32;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8dc2060_0;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf8dc3470_0, 0, 32;
    %load/vec4 v0xaaaaf8dc2910_0;
    %load/vec4 v0xaaaaf8dc21c0_0;
    %div;
    %store/vec4 v0xaaaaf8dc3550_0, 0, 32;
    %load/vec4 v0xaaaaf8dc3470_0;
    %load/vec4 v0xaaaaf8dc3550_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_85.2, 8;
    %load/vec4 v0xaaaaf8dc3470_0;
    %jmp/1 T_85.3, 8;
T_85.2 ; End of true expr.
    %load/vec4 v0xaaaaf8dc3550_0;
    %jmp/0 T_85.3, 8;
 ; End of false expr.
    %blend;
T_85.3;
    %store/vec4 v0xaaaaf8dc3360_0, 0, 32;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0xaaaaf8dbb7c0;
T_86 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dc2fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc2770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc3630_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0xaaaaf8dc2690_0;
    %assign/vec4 v0xaaaaf8dc2770_0, 0;
    %load/vec4 v0xaaaaf8dc3360_0;
    %assign/vec4 v0xaaaaf8dc3630_0, 0;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0xaaaaf8dbb7c0;
T_87 ;
Ewait_31 .event/or E_0xaaaaf8dbbb20, E_0x0;
    %wait Ewait_31;
    %load/vec4 v0xaaaaf8dc2770_0;
    %load/vec4 v0xaaaaf8dc3630_0;
    %add;
    %store/vec4 v0xaaaaf8dc1420_0, 0, 32;
    %load/vec4 v0xaaaaf8dc3630_0;
    %load/vec4 v0xaaaaf8dc2770_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8dc1250_0, 0, 32;
    %load/vec4 v0xaaaaf8dc1500_0;
    %load/vec4 v0xaaaaf8dc1340_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8dc1070_0, 0, 32;
    %load/vec4 v0xaaaaf8dc21c0_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8dc1170_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaaf8dc3060_0, 0, 64;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0xaaaaf8dbb7c0;
T_88 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dc2fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc1500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc1340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc1170_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaf8dc3060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc3100_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0xaaaaf8dc22d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0xaaaaf8dc1420_0;
    %assign/vec4 v0xaaaaf8dc1500_0, 0;
    %load/vec4 v0xaaaaf8dc1250_0;
    %assign/vec4 v0xaaaaf8dc1340_0, 0;
    %load/vec4 v0xaaaaf8dc1070_0;
    %assign/vec4 v0xaaaaf8dc1170_0, 0;
    %load/vec4 v0xaaaaf8dc3060_0;
    %assign/vec4 v0xaaaaf8dc31c0_0, 0;
    %load/vec4 v0xaaaaf8dc3100_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_88.4, 5;
    %load/vec4 v0xaaaaf8dc3100_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8dc3100_0, 0;
T_88.4 ;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0xaaaaf8dc3ee0;
T_89 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dc6790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc65f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc5d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc5fc0_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0xaaaaf8dc5d20_0;
    %load/vec4 v0xaaaaf8dc57f0_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8dc5c60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0xaaaaf8dc5d20_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8dc5d20_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8dc5d20_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8dc5fc0_0, 0;
    %load/vec4 v0xaaaaf8dc5fc0_0;
    %load/vec4 v0xaaaaf8dc65f0_0;
    %add;
    %assign/vec4 v0xaaaaf8dc65f0_0, 0;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0xaaaaf8dc3ee0;
T_90 ;
Ewait_32 .event/or E_0xaaaaf8dc4330, E_0x0;
    %wait Ewait_32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaaf8dc5e00_0, 0, 32;
    %load/vec4 v0xaaaaf8dc6a40_0;
    %load/vec4 v0xaaaaf8dc65f0_0;
    %div;
    %store/vec4 v0xaaaaf8dc6b20_0, 0, 32;
    %load/vec4 v0xaaaaf8dc5ee0_0;
    %load/vec4 v0xaaaaf8dc6c00_0;
    %add;
    %store/vec4 v0xaaaaf8dc4b50_0, 0, 32;
    %load/vec4 v0xaaaaf8dc6c00_0;
    %load/vec4 v0xaaaaf8dc5ee0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8dc4780_0, 0, 32;
    %load/vec4 v0xaaaaf8dc4c30_0;
    %load/vec4 v0xaaaaf8dc48b0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8dc45b0_0, 0, 32;
    %load/vec4 v0xaaaaf8dc5b80_0;
    %load/vec4 v0xaaaaf8dc65f0_0;
    %mul;
    %store/vec4 v0xaaaaf8dc43d0_0, 0, 32;
    %load/vec4 v0xaaaaf8dc5ee0_0;
    %load/vec4 v0xaaaaf8dc6c00_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_90.0, 8;
    %load/vec4 v0xaaaaf8dc43d0_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8dc45b0_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_90.1, 8;
T_90.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_90.1, 8;
 ; End of false expr.
    %blend;
T_90.1;
    %store/vec4 v0xaaaaf8dc4990_0, 0, 64;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0xaaaaf8dc3ee0;
T_91 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dc6790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc6c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc5ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc4c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc48b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc46a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc44d0_0, 0;
    %load/vec4 v0xaaaaf8dc4990_0;
    %assign/vec4 v0xaaaaf8dc4a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc6160_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0xaaaaf8dc66d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0xaaaaf8dc6b20_0;
    %assign/vec4 v0xaaaaf8dc6c00_0, 0;
    %load/vec4 v0xaaaaf8dc5e00_0;
    %assign/vec4 v0xaaaaf8dc5ee0_0, 0;
    %load/vec4 v0xaaaaf8dc4b50_0;
    %assign/vec4 v0xaaaaf8dc4c30_0, 0;
    %load/vec4 v0xaaaaf8dc4780_0;
    %assign/vec4 v0xaaaaf8dc48b0_0, 0;
    %load/vec4 v0xaaaaf8dc45b0_0;
    %assign/vec4 v0xaaaaf8dc46a0_0, 0;
    %load/vec4 v0xaaaaf8dc43d0_0;
    %assign/vec4 v0xaaaaf8dc44d0_0, 0;
    %load/vec4 v0xaaaaf8dc4990_0;
    %assign/vec4 v0xaaaaf8dc4a70_0, 0;
    %load/vec4 v0xaaaaf8dc6160_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_91.4, 5;
    %load/vec4 v0xaaaaf8dc6160_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8dc6160_0, 0;
T_91.4 ;
T_91.2 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0xaaaaf8dc6de0;
T_92 ;
    %wait E_0xaaaaf8dc7150;
    %load/vec4 v0xaaaaf8dc93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc9210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc8940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc8be0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0xaaaaf8dc8940_0;
    %load/vec4 v0xaaaaf8dc8650_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf8dc88a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v0xaaaaf8dc8940_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8dc8940_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8dc8940_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8dc8be0_0, 0;
    %load/vec4 v0xaaaaf8dc8be0_0;
    %load/vec4 v0xaaaaf8dc9210_0;
    %add;
    %assign/vec4 v0xaaaaf8dc9210_0, 0;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0xaaaaf8dc6de0;
T_93 ;
Ewait_33 .event/or E_0xaaaaf8dc71b0, E_0x0;
    %wait Ewait_33;
    %alloc S_0xaaaaf8d4a330;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %store/vec4 v0xaaaaf8dc8a20_0, 0, 32;
    %load/vec4 v0xaaaaf8dc9470_0;
    %load/vec4 v0xaaaaf8dc9210_0;
    %div;
    %store/vec4 v0xaaaaf8dc9560_0, 0, 32;
    %load/vec4 v0xaaaaf8dc8b00_0;
    %load/vec4 v0xaaaaf8dc9620_0;
    %add;
    %store/vec4 v0xaaaaf8dc79b0_0, 0, 32;
    %load/vec4 v0xaaaaf8dc9620_0;
    %load/vec4 v0xaaaaf8dc8b00_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8dc75e0_0, 0, 32;
    %load/vec4 v0xaaaaf8dc7a90_0;
    %load/vec4 v0xaaaaf8dc7710_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8dc7410_0, 0, 32;
    %load/vec4 v0xaaaaf8dc87b0_0;
    %load/vec4 v0xaaaaf8dc9210_0;
    %mul;
    %store/vec4 v0xaaaaf8dc7230_0, 0, 32;
    %load/vec4 v0xaaaaf8dc8b00_0;
    %load/vec4 v0xaaaaf8dc9620_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_93.0, 8;
    %load/vec4 v0xaaaaf8dc7230_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8dc7410_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_93.1, 8;
T_93.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_93.1, 8;
 ; End of false expr.
    %blend;
T_93.1;
    %store/vec4 v0xaaaaf8dc77f0_0, 0, 64;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0xaaaaf8dc6de0;
T_94 ;
    %wait E_0xaaaaf8dc7150;
    %load/vec4 v0xaaaaf8dc93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc9620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc8b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc7a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc7710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc7500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc7330_0, 0;
    %load/vec4 v0xaaaaf8dc77f0_0;
    %assign/vec4 v0xaaaaf8dc78d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc8d80_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0xaaaaf8dc92f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0xaaaaf8dc9560_0;
    %assign/vec4 v0xaaaaf8dc9620_0, 0;
    %load/vec4 v0xaaaaf8dc8a20_0;
    %assign/vec4 v0xaaaaf8dc8b00_0, 0;
    %load/vec4 v0xaaaaf8dc79b0_0;
    %assign/vec4 v0xaaaaf8dc7a90_0, 0;
    %load/vec4 v0xaaaaf8dc75e0_0;
    %assign/vec4 v0xaaaaf8dc7710_0, 0;
    %load/vec4 v0xaaaaf8dc7410_0;
    %assign/vec4 v0xaaaaf8dc7500_0, 0;
    %load/vec4 v0xaaaaf8dc7230_0;
    %assign/vec4 v0xaaaaf8dc7330_0, 0;
    %load/vec4 v0xaaaaf8dc77f0_0;
    %assign/vec4 v0xaaaaf8dc78d0_0, 0;
    %load/vec4 v0xaaaaf8dc8d80_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_94.4, 5;
    %load/vec4 v0xaaaaf8dc8d80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8dc8d80_0, 0;
T_94.4 ;
T_94.2 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0xaaaaf8dc3aa0;
T_95 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dcb750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dca950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dcad40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dcb160_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0xaaaaf8dcad40_0;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_95.2, 5;
    %load/vec4 v0xaaaaf8dcad40_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8dcad40_0, 0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8dcad40_0;
    %load/vec4 v0xaaaaf8dca7f0_0;
    %mul;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cast2;
    %assign/vec4 v0xaaaaf8dcb160_0, 0;
    %load/vec4 v0xaaaaf8dcb160_0;
    %load/vec4 v0xaaaaf8dca950_0;
    %add;
    %assign/vec4 v0xaaaaf8dca950_0, 0;
T_95.2 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0xaaaaf8dc3aa0;
T_96 ;
Ewait_34 .event/or E_0xaaaaf8dc3e80, E_0x0;
    %wait Ewait_34;
    %load/vec4 v0xaaaaf8dca7f0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8dca7f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0xaaaaf8dcae20_0, 0, 32;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8dca7f0_0;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf8dcbc00_0, 0, 32;
    %load/vec4 v0xaaaaf8dcb0a0_0;
    %load/vec4 v0xaaaaf8dca950_0;
    %div;
    %store/vec4 v0xaaaaf8dcbce0_0, 0, 32;
    %load/vec4 v0xaaaaf8dcbc00_0;
    %load/vec4 v0xaaaaf8dcbce0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_96.2, 8;
    %load/vec4 v0xaaaaf8dcbc00_0;
    %jmp/1 T_96.3, 8;
T_96.2 ; End of true expr.
    %load/vec4 v0xaaaaf8dcbce0_0;
    %jmp/0 T_96.3, 8;
 ; End of false expr.
    %blend;
T_96.3;
    %store/vec4 v0xaaaaf8dcbaf0_0, 0, 32;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0xaaaaf8dc3aa0;
T_97 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dcb750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dcaf00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dcbdc0_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0xaaaaf8dcae20_0;
    %assign/vec4 v0xaaaaf8dcaf00_0, 0;
    %load/vec4 v0xaaaaf8dcbaf0_0;
    %assign/vec4 v0xaaaaf8dcbdc0_0, 0;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0xaaaaf8dc3aa0;
T_98 ;
Ewait_35 .event/or E_0xaaaaf8dc3e00, E_0x0;
    %wait Ewait_35;
    %load/vec4 v0xaaaaf8dcaf00_0;
    %load/vec4 v0xaaaaf8dcbdc0_0;
    %add;
    %store/vec4 v0xaaaaf8dc9bb0_0, 0, 32;
    %load/vec4 v0xaaaaf8dcbdc0_0;
    %load/vec4 v0xaaaaf8dcaf00_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf8dc99e0_0, 0, 32;
    %load/vec4 v0xaaaaf8dc9c90_0;
    %load/vec4 v0xaaaaf8dc9ad0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf8dc9800_0, 0, 32;
    %load/vec4 v0xaaaaf8dca950_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf8dc9900_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaaf8dcb7f0_0, 0, 64;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0xaaaaf8dc3aa0;
T_99 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dcb750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc9c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc9ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dc9900_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaf8dcb7f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dcb890_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0xaaaaf8dcaa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0xaaaaf8dc9bb0_0;
    %assign/vec4 v0xaaaaf8dc9c90_0, 0;
    %load/vec4 v0xaaaaf8dc99e0_0;
    %assign/vec4 v0xaaaaf8dc9ad0_0, 0;
    %load/vec4 v0xaaaaf8dc9800_0;
    %assign/vec4 v0xaaaaf8dc9900_0, 0;
    %load/vec4 v0xaaaaf8dcb7f0_0;
    %assign/vec4 v0xaaaaf8dcb950_0, 0;
    %load/vec4 v0xaaaaf8dcb890_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_99.4, 5;
    %load/vec4 v0xaaaaf8dcb890_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8dcb890_0, 0;
T_99.4 ;
T_99.2 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0xaaaaf8dcbfa0;
T_100 ;
Ewait_36 .event/or E_0xaaaaf8dcc1a0, E_0x0;
    %wait Ewait_36;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaaf8dcc520_0, 0, 4;
    %fork t_1, S_0xaaaaf8dcc220;
    %jmp t_0;
    .scope S_0xaaaaf8dcc220;
t_1 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xaaaaf8dcc420_0, 0, 32;
T_100.0 ;
    %load/vec4 v0xaaaaf8dcc420_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_100.1, 5;
    %load/vec4 v0xaaaaf8dcc600_0;
    %alloc S_0xaaaaf8d4a330;
    %load/vec4 v0xaaaaf8dcc420_0;
    %store/vec4 v0xaaaaf8c92120_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8d4a330;
    %free S_0xaaaaf8d4a330;
    %cmp/u;
    %jmp/0xz  T_100.2, 5;
    %load/vec4 v0xaaaaf8dcc420_0;
    %pad/s 4;
    %store/vec4 v0xaaaaf8dcc520_0, 0, 4;
T_100.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0xaaaaf8dcc420_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0xaaaaf8dcc420_0, 0, 32;
    %jmp T_100.0;
T_100.1 ;
    %end;
    .scope S_0xaaaaf8dcbfa0;
t_0 %join;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0xaaaaf8dcc720;
T_101 ;
Ewait_37 .event/or E_0xaaaaf8dcc940, E_0x0;
    %wait Ewait_37;
    %load/vec4 v0xaaaaf8dcc9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_101.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_101.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_101.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_101.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_101.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_101.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_101.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_101.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_101.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_101.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_101.10, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaaf8dccac0_0, 0, 64;
    %jmp T_101.12;
T_101.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaaf8dccac0_0, 0, 64;
    %jmp T_101.12;
T_101.1 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaaf8dccac0_0, 0, 64;
    %jmp T_101.12;
T_101.2 ;
    %pushi/vec4 495, 0, 64;
    %store/vec4 v0xaaaaf8dccac0_0, 0, 64;
    %jmp T_101.12;
T_101.3 ;
    %pushi/vec4 5490, 0, 64;
    %store/vec4 v0xaaaaf8dccac0_0, 0, 64;
    %jmp T_101.12;
T_101.4 ;
    %pushi/vec4 500895, 0, 64;
    %store/vec4 v0xaaaaf8dccac0_0, 0, 64;
    %jmp T_101.12;
T_101.5 ;
    %pushi/vec4 1000890, 0, 64;
    %store/vec4 v0xaaaaf8dccac0_0, 0, 64;
    %jmp T_101.12;
T_101.6 ;
    %pushi/vec4 540590850, 0, 64;
    %store/vec4 v0xaaaaf8dccac0_0, 0, 64;
    %jmp T_101.12;
T_101.7 ;
    %pushi/vec4 590590845, 0, 64;
    %store/vec4 v0xaaaaf8dccac0_0, 0, 64;
    %jmp T_101.12;
T_101.8 ;
    %pushi/vec4 3867930362, 0, 57;
    %concati/vec4 14, 0, 7;
    %store/vec4 v0xaaaaf8dccac0_0, 0, 64;
    %jmp T_101.12;
T_101.9 ;
    %pushi/vec4 3867734886, 0, 56;
    %concati/vec4 84, 0, 8;
    %store/vec4 v0xaaaaf8dccac0_0, 0, 64;
    %jmp T_101.12;
T_101.10 ;
    %pushi/vec4 3787506444, 0, 47;
    %concati/vec4 3342, 0, 17;
    %store/vec4 v0xaaaaf8dccac0_0, 0, 64;
    %jmp T_101.12;
T_101.12 ;
    %pop/vec4 1;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0xaaaaf8d81de0;
T_102 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dcd590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd630, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd630, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd630, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd630, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd630, 0, 4;
    %jmp T_102.1;
T_102.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd0f0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd0f0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd630, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd0f0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd0f0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd630, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd0f0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd0f0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd630, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd0f0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd0f0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd630, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd0f0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd630, 0, 4;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0xaaaaf8d81de0;
T_103 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dcd590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd6d0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd6d0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd6d0, 0, 4;
    %jmp T_103.1;
T_103.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd630, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd630, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd6d0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd630, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd630, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd6d0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd630, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd6d0, 0, 4;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0xaaaaf8d81de0;
T_104 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dcd590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd770, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd770, 0, 4;
    %jmp T_104.1;
T_104.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd6d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd6d0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd770, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd6d0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf8dcd770, 0, 4;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0xaaaaf8d81de0;
T_105 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dcd590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaf8dcd810_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd770, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaf8dcd770, 4;
    %add;
    %assign/vec4 v0xaaaaf8dcd810_0, 0;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0xaaaaf8d81de0;
T_106 ;
    %wait E_0xaaaaf8d78b80;
    %load/vec4 v0xaaaaf8dcd590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8dcd8b0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0xaaaaf8dcd380_0;
    %and/r;
    %load/vec4 v0xaaaaf8dcd8b0_0;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v0xaaaaf8dcd8b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf8dcd8b0_0, 0;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0xaaaaf8d51e20;
T_107 ;
T_107.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaaf8dcda40_0;
    %inv;
    %store/vec4 v0xaaaaf8dcda40_0, 0, 1;
    %jmp T_107.0;
    %end;
    .thread T_107;
    .scope S_0xaaaaf8d51e20;
T_108 ;
    %vpi_call/w 4 12 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaaf8d51e20 {0 0 0};
    %end;
    .thread T_108;
    .scope S_0xaaaaf8d51e20;
T_109 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf8dcda40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaf8dcdd60_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_109.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_109.1, 5;
    %jmp/1 T_109.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaaf8bea5f0;
    %jmp T_109.0;
T_109.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf8dcdd60_0, 0, 1;
    %wait E_0xaaaaf8bea5f0;
    %pushi/vec4 2843, 0, 32;
    %store/vec4 v0xaaaaf8dcdcc0_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 30, 0, 32;
T_109.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_109.3, 5;
    %jmp/1 T_109.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaaf8bea5f0;
    %jmp T_109.2;
T_109.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 25 "$finish" {0 0 0};
    %end;
    .thread T_109;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc2_tb.sv";
    "rtl/src/aoc2.sv";
    "rtl/src/aoc2_utils.sv";
