- name: CSR_MAP
  description: Control/Status Registers for UART Controller
  addressBlocks:
  - name: CONTROL_STATUS_REGS
    offset: 0
    usage: register
    defaultRegWidth: 32
    registers:
    - name: CONTROL
      description: UART control register
      fields:
      - name: ENABLE
        bits: '[0:0]'
        access: read-write
        description: UART enable
      - name: PARITY_ENABLE
        bits: '[1:1]'
        access: read-write
        description: Parity enable
      - name: PARITY_ODD
        bits: '[2:2]'
        access: read-write
        description: Odd parity (0=even, 1=odd)
      - name: STOP_BITS
        bits: '[3:3]'
        access: read-write
        description: Stop bits (0=1 bit, 1=2 bits)
      - name: DATA_BITS
        bits: '[5:4]'
        access: read-write
        description: Data bits (0=5, 1=6, 2=7, 3=8)
      - name: FLOW_CONTROL
        bits: '[7:6]'
        access: read-write
        description: Flow control (0=none, 1=RTS/CTS)
      - name: RESERVED
        bits: '[31:8]'
        access: read-only
    - name: STATUS
      description: UART status register
      access: read-only
      fields:
      - name: TX_READY
        bits: '[0:0]'
        access: read-only
        description: Transmitter ready
      - name: RX_VALID
        bits: '[1:1]'
        access: read-only
        description: Receiver data valid
      - name: TX_EMPTY
        bits: '[2:2]'
        access: read-only
        description: Transmit buffer empty
      - name: RX_FULL
        bits: '[3:3]'
        access: read-only
        description: Receive buffer full
      - name: PARITY_ERROR
        bits: '[4:4]'
        access: read-only
        description: Parity error flag
      - name: FRAME_ERROR
        bits: '[5:5]'
        access: read-only
        description: Frame error flag
      - name: OVERRUN_ERROR
        bits: '[6:6]'
        access: read-only
        description: Overrun error flag
      - name: RESERVED
        bits: '[31:7]'
        access: read-only
    - name: BAUD_RATE
      description: Baud rate configuration
      fields:
      - name: DIVISOR
        bits: '[15:0]'
        access: read-write
        description: Baud rate divisor
      - name: PRESCALER
        bits: '[23:16]'
        access: read-write
        description: Clock prescaler
      - name: RESERVED
        bits: '[31:24]'
        access: read-only
    - name: TX_DATA
      description: Transmit data register
      access: write-only
      fields:
      - name: DATA
        bits: '[7:0]'
        access: write-only
        description: Transmit data
      - name: RESERVED
        bits: '[31:8]'
        access: read-only
    - name: RX_DATA
      description: Receive data register
      access: read-only
      fields:
      - name: DATA
        bits: '[7:0]'
        access: read-only
        description: Received data
      - name: RESERVED
        bits: '[31:8]'
        access: read-only
  - name: FIFO_BUFFERS
    offset: 512
    usage: register
    defaultRegWidth: 32
    registers:
    - name: FIFO_ENTRY
      count: 16
      stride: 4
      description: FIFO buffer entry
      fields:
      - name: TX_DATA
        bits: '[7:0]'
        access: read-write
        description: TX FIFO data
      - name: RX_DATA
        bits: '[15:8]'
        access: read-only
        description: RX FIFO data
      - name: RESERVED
        bits: '[30:16]'
        access: read-only
      - name: VALID
        bits: '[31:31]'
        access: read-write
        description: Entry valid flag
