============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Wed Nov  8 21:32:51 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../RTL/uart_monitor.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP_test.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
RUN-1001 : Project manager successfully analyzed 16 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.149664s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (36.7%)

RUN-1004 : used memory is 229 MB, reserved memory is 203 MB, peak memory is 232 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP_test
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_foc_controller/u_foc_top/init_done" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_foc_controller/u_foc_top/init_done as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_foc_controller/u_foc_top/init_done to drive 12 clock pins.
PHY-1001 : Populate physical database on model TOP_test.
RUN-1001 : There are total 3447 instances
RUN-0007 : 1175 luts, 1293 seqs, 601 mslices, 332 lslices, 18 pads, 11 brams, 10 dsps
RUN-1001 : There are total 4823 nets
RUN-1001 : 3364 nets have 2 pins
RUN-1001 : 1128 nets have [3 - 5] pins
RUN-1001 : 184 nets have [6 - 10] pins
RUN-1001 : 89 nets have [11 - 20] pins
RUN-1001 : 51 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     40      
RUN-1001 :   No   |  No   |  Yes  |     434     
RUN-1001 :   No   |  Yes  |  No   |      9      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     810     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  30   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 34
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3444 instances, 1175 luts, 1293 seqs, 933 slices, 126 macros(933 instances: 601 mslices 332 lslices)
PHY-0007 : Cell area utilization is 52%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 630754
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 435733, overlap = 81.2812
PHY-3002 : Step(2): len = 403575, overlap = 83.5312
PHY-3002 : Step(3): len = 244951, overlap = 94.5
PHY-3002 : Step(4): len = 225895, overlap = 114.469
PHY-3002 : Step(5): len = 193314, overlap = 122.406
PHY-3002 : Step(6): len = 172426, overlap = 120.25
PHY-3002 : Step(7): len = 158404, overlap = 130.156
PHY-3002 : Step(8): len = 148648, overlap = 141.312
PHY-3002 : Step(9): len = 124041, overlap = 151.969
PHY-3002 : Step(10): len = 117562, overlap = 156.031
PHY-3002 : Step(11): len = 111887, overlap = 166.594
PHY-3002 : Step(12): len = 107181, overlap = 167.438
PHY-3002 : Step(13): len = 101508, overlap = 169.125
PHY-3002 : Step(14): len = 95971, overlap = 189.562
PHY-3002 : Step(15): len = 86496.6, overlap = 205.906
PHY-3002 : Step(16): len = 80788.3, overlap = 212.438
PHY-3002 : Step(17): len = 78841.4, overlap = 220.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.69034e-06
PHY-3002 : Step(18): len = 77271.9, overlap = 218.438
PHY-3002 : Step(19): len = 79003.7, overlap = 214.719
PHY-3002 : Step(20): len = 81310.3, overlap = 198.656
PHY-3002 : Step(21): len = 80796.3, overlap = 178.25
PHY-3002 : Step(22): len = 82881.9, overlap = 171.031
PHY-3002 : Step(23): len = 87804, overlap = 156.188
PHY-3002 : Step(24): len = 85874.7, overlap = 141.531
PHY-3002 : Step(25): len = 86182.2, overlap = 130.719
PHY-3002 : Step(26): len = 85652.3, overlap = 132.094
PHY-3002 : Step(27): len = 85447.4, overlap = 119.75
PHY-3002 : Step(28): len = 84233.3, overlap = 121.375
PHY-3002 : Step(29): len = 83271.9, overlap = 124.312
PHY-3002 : Step(30): len = 83293.8, overlap = 120.031
PHY-3002 : Step(31): len = 81014, overlap = 110.469
PHY-3002 : Step(32): len = 80529.8, overlap = 104.5
PHY-3002 : Step(33): len = 79091.9, overlap = 108.688
PHY-3002 : Step(34): len = 78432.3, overlap = 109.156
PHY-3002 : Step(35): len = 77922.4, overlap = 113.844
PHY-3002 : Step(36): len = 76368.5, overlap = 109.062
PHY-3002 : Step(37): len = 76442.3, overlap = 111.469
PHY-3002 : Step(38): len = 75946, overlap = 113.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.33807e-05
PHY-3002 : Step(39): len = 75754.5, overlap = 109.688
PHY-3002 : Step(40): len = 76271.5, overlap = 109.5
PHY-3002 : Step(41): len = 76467.7, overlap = 109.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.67614e-05
PHY-3002 : Step(42): len = 78625.6, overlap = 110.062
PHY-3002 : Step(43): len = 79240.9, overlap = 109.125
PHY-3002 : Step(44): len = 81173.2, overlap = 106.125
PHY-3002 : Step(45): len = 83293.9, overlap = 101.375
PHY-3002 : Step(46): len = 88107.4, overlap = 82.1562
PHY-3002 : Step(47): len = 88852.4, overlap = 82.9688
PHY-3002 : Step(48): len = 89918.5, overlap = 80.875
PHY-3002 : Step(49): len = 89098.9, overlap = 78.0312
PHY-3002 : Step(50): len = 88398.7, overlap = 77.5938
PHY-3002 : Step(51): len = 88020.7, overlap = 76.4062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.35227e-05
PHY-3002 : Step(52): len = 88888.4, overlap = 76.375
PHY-3002 : Step(53): len = 89529.2, overlap = 77.25
PHY-3002 : Step(54): len = 90632.1, overlap = 78.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.05198e-05
PHY-3002 : Step(55): len = 91202, overlap = 78.4375
PHY-3002 : Step(56): len = 91270.1, overlap = 78.6875
PHY-3002 : Step(57): len = 91270, overlap = 78.2812
PHY-3002 : Step(58): len = 91339.5, overlap = 78.5938
PHY-3002 : Step(59): len = 91805.5, overlap = 78.3125
PHY-3002 : Step(60): len = 91884.6, overlap = 77.9062
PHY-3002 : Step(61): len = 92535.7, overlap = 78.4062
PHY-3002 : Step(62): len = 92809.8, overlap = 80.7188
PHY-3002 : Step(63): len = 94013.9, overlap = 80.2188
PHY-3002 : Step(64): len = 96868.7, overlap = 71.5625
PHY-3002 : Step(65): len = 104535, overlap = 67.125
PHY-3002 : Step(66): len = 102329, overlap = 67.375
PHY-3002 : Step(67): len = 101295, overlap = 64.9062
PHY-3002 : Step(68): len = 101587, overlap = 65.1562
PHY-3002 : Step(69): len = 101496, overlap = 65.1562
PHY-3002 : Step(70): len = 101028, overlap = 66.6562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00018104
PHY-3002 : Step(71): len = 102020, overlap = 64.5938
PHY-3002 : Step(72): len = 102162, overlap = 64.9062
PHY-3002 : Step(73): len = 102437, overlap = 64.9375
PHY-3002 : Step(74): len = 102538, overlap = 64.4375
PHY-3002 : Step(75): len = 103513, overlap = 64.375
PHY-3002 : Step(76): len = 103597, overlap = 63.875
PHY-3002 : Step(77): len = 103469, overlap = 60
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017779s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/4823.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 129840, over cnt = 604(5%), over = 3284, worst = 53
PHY-1001 : End global iterations;  0.272226s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (17.2%)

PHY-1001 : Congestion index: top1 = 97.22, top5 = 68.49, top10 = 55.71, top15 = 49.08.
PHY-3001 : End congestion estimation;  0.330638s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (23.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.30789e-06
PHY-3002 : Step(78): len = 106029, overlap = 86
PHY-3002 : Step(79): len = 105197, overlap = 90.4062
PHY-3002 : Step(80): len = 100047, overlap = 102.281
PHY-3002 : Step(81): len = 99510.6, overlap = 108.25
PHY-3002 : Step(82): len = 94398.2, overlap = 98.625
PHY-3002 : Step(83): len = 91172.2, overlap = 107.469
PHY-3002 : Step(84): len = 91155.6, overlap = 120.656
PHY-3002 : Step(85): len = 90976.1, overlap = 137.281
PHY-3002 : Step(86): len = 88605.7, overlap = 153.156
PHY-3002 : Step(87): len = 86628.9, overlap = 144.406
PHY-3002 : Step(88): len = 87382.3, overlap = 125.781
PHY-3002 : Step(89): len = 87006.8, overlap = 127.531
PHY-3002 : Step(90): len = 84245.3, overlap = 126.844
PHY-3002 : Step(91): len = 84962.5, overlap = 108.625
PHY-3002 : Step(92): len = 85162.3, overlap = 111.688
PHY-3002 : Step(93): len = 85064, overlap = 125.75
PHY-3002 : Step(94): len = 82963.9, overlap = 141.812
PHY-3002 : Step(95): len = 82057.3, overlap = 138.656
PHY-3002 : Step(96): len = 80802.5, overlap = 136.281
PHY-3002 : Step(97): len = 80965.6, overlap = 151.312
PHY-3002 : Step(98): len = 79663.8, overlap = 150.219
PHY-3002 : Step(99): len = 79414.4, overlap = 149.406
PHY-3002 : Step(100): len = 78600.1, overlap = 149.062
PHY-3002 : Step(101): len = 78145.2, overlap = 150.781
PHY-3002 : Step(102): len = 77422.5, overlap = 152.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.06158e-05
PHY-3002 : Step(103): len = 79236.9, overlap = 146.781
PHY-3002 : Step(104): len = 79236.9, overlap = 146.781
PHY-3002 : Step(105): len = 78574.2, overlap = 146.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.99153e-05
PHY-3002 : Step(106): len = 86127.9, overlap = 99.9688
PHY-3002 : Step(107): len = 87483.2, overlap = 97.75
PHY-3002 : Step(108): len = 89427.5, overlap = 92.5
PHY-3002 : Step(109): len = 90340.7, overlap = 88.875
PHY-3002 : Step(110): len = 89751.4, overlap = 76.9688
PHY-3002 : Step(111): len = 90586.5, overlap = 75.0312
PHY-3002 : Step(112): len = 90686.9, overlap = 73.0312
PHY-3002 : Step(113): len = 89979.4, overlap = 69.5625
PHY-3002 : Step(114): len = 89943.7, overlap = 64.0938
PHY-3002 : Step(115): len = 90006.1, overlap = 64.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.98306e-05
PHY-3002 : Step(116): len = 89911, overlap = 68.875
PHY-3002 : Step(117): len = 90842, overlap = 63.9375
PHY-3002 : Step(118): len = 91620.7, overlap = 61.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.79934e-05
PHY-3002 : Step(119): len = 95907.9, overlap = 50.9688
PHY-3002 : Step(120): len = 98660.9, overlap = 44.7812
PHY-3002 : Step(121): len = 101121, overlap = 49.75
PHY-3002 : Step(122): len = 101641, overlap = 50.25
PHY-3002 : Step(123): len = 100444, overlap = 46.0625
PHY-3002 : Step(124): len = 99851.7, overlap = 39.5
PHY-3002 : Step(125): len = 100125, overlap = 40.9375
PHY-3002 : Step(126): len = 100122, overlap = 40.875
PHY-3002 : Step(127): len = 99983.1, overlap = 36.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000155987
PHY-3002 : Step(128): len = 102058, overlap = 36.1562
PHY-3002 : Step(129): len = 103421, overlap = 36.6562
PHY-3002 : Step(130): len = 104457, overlap = 34
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000311974
PHY-3002 : Step(131): len = 106732, overlap = 29.875
PHY-3002 : Step(132): len = 108731, overlap = 23.4062
PHY-3002 : Step(133): len = 110705, overlap = 19.1562
PHY-3002 : Step(134): len = 111862, overlap = 19.5
PHY-3002 : Step(135): len = 112283, overlap = 19.2812
PHY-3002 : Step(136): len = 111942, overlap = 19
PHY-3002 : Step(137): len = 111450, overlap = 20.3125
PHY-3002 : Step(138): len = 110833, overlap = 18.4375
PHY-3002 : Step(139): len = 110306, overlap = 19.8438
PHY-3002 : Step(140): len = 110068, overlap = 18.4062
PHY-3002 : Step(141): len = 110199, overlap = 17.7188
PHY-3002 : Step(142): len = 110118, overlap = 15.875
PHY-3002 : Step(143): len = 109376, overlap = 16.8438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000623947
PHY-3002 : Step(144): len = 109754, overlap = 17.0938
PHY-3002 : Step(145): len = 110356, overlap = 17.1562
PHY-3002 : Step(146): len = 111047, overlap = 16.7188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00102591
PHY-3002 : Step(147): len = 111505, overlap = 16.7188
PHY-3002 : Step(148): len = 113726, overlap = 17.5
PHY-3002 : Step(149): len = 114714, overlap = 17.5938
PHY-3002 : Step(150): len = 114991, overlap = 17.5938
PHY-3002 : Step(151): len = 115385, overlap = 16.6562
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 23/4823.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 128560, over cnt = 615(5%), over = 2819, worst = 25
PHY-1001 : End global iterations;  0.262510s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (35.7%)

PHY-1001 : Congestion index: top1 = 70.49, top5 = 53.23, top10 = 45.34, top15 = 40.48.
PHY-3001 : End congestion estimation;  0.318442s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (29.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.80436e-05
PHY-3002 : Step(152): len = 115452, overlap = 146.5
PHY-3002 : Step(153): len = 115843, overlap = 136.562
PHY-3002 : Step(154): len = 110445, overlap = 151.469
PHY-3002 : Step(155): len = 110383, overlap = 146.188
PHY-3002 : Step(156): len = 107829, overlap = 137.438
PHY-3002 : Step(157): len = 106182, overlap = 129.375
PHY-3002 : Step(158): len = 104753, overlap = 121.281
PHY-3002 : Step(159): len = 104096, overlap = 122.25
PHY-3002 : Step(160): len = 103105, overlap = 136.281
PHY-3002 : Step(161): len = 101896, overlap = 138.469
PHY-3002 : Step(162): len = 99931.8, overlap = 133.906
PHY-3002 : Step(163): len = 99813.7, overlap = 134.188
PHY-3002 : Step(164): len = 99729.7, overlap = 139.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000116087
PHY-3002 : Step(165): len = 100763, overlap = 135.562
PHY-3002 : Step(166): len = 102092, overlap = 133
PHY-3002 : Step(167): len = 102927, overlap = 128.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000229873
PHY-3002 : Step(168): len = 104236, overlap = 112.031
PHY-3002 : Step(169): len = 105719, overlap = 109.031
PHY-3002 : Step(170): len = 107219, overlap = 108.375
PHY-3002 : Step(171): len = 108051, overlap = 104.594
PHY-3002 : Step(172): len = 108324, overlap = 99.1562
PHY-3002 : Step(173): len = 108247, overlap = 96.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000459745
PHY-3002 : Step(174): len = 109398, overlap = 94.7188
PHY-3002 : Step(175): len = 109914, overlap = 95.1875
PHY-3002 : Step(176): len = 111066, overlap = 95.1875
PHY-3002 : Step(177): len = 111403, overlap = 93.9688
PHY-3002 : Step(178): len = 111469, overlap = 91
PHY-3002 : Step(179): len = 111388, overlap = 92.8438
PHY-3002 : Step(180): len = 111325, overlap = 90.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000781629
PHY-3002 : Step(181): len = 112147, overlap = 90.1562
PHY-3002 : Step(182): len = 112981, overlap = 90.9062
PHY-3002 : Step(183): len = 113646, overlap = 90.5
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 90.50 peak overflow 1.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 174/4823.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 131696, over cnt = 673(6%), over = 2357, worst = 20
PHY-1001 : End global iterations;  0.284832s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (38.4%)

PHY-1001 : Congestion index: top1 = 67.71, top5 = 48.80, top10 = 41.72, top15 = 37.95.
PHY-1001 : End incremental global routing;  0.342311s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (41.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP_test.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 17687, tnet num: 4820, tinst num: 3444, tnode num: 22503, tedge num: 30834.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.443475s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (49.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.860623s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (47.2%)

OPT-1001 : Current memory(MB): used = 299, reserve = 274, peak = 299.
OPT-1001 : End physical optimization;  0.896302s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (45.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1175 LUT to BLE ...
SYN-4008 : Packed 1175 LUT and 698 SEQ to BLE.
SYN-4003 : Packing 595 remaining SEQ's ...
SYN-4005 : Packed 279 SEQ with LUT/SLICE
SYN-4006 : 308 single LUT's are left
SYN-4006 : 316 single SEQ's are left
SYN-4011 : Packing model "TOP_test" (AL_USER_NORMAL) with 1491/2470 primitive instances ...
PHY-3001 : End packing;  0.149227s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (41.9%)

PHY-1001 : Populate physical database on model TOP_test.
RUN-1001 : There are total 1777 instances
RUN-1001 : 865 mslices, 866 lslices, 18 pads, 11 brams, 10 dsps
RUN-1001 : There are total 4202 nets
RUN-1001 : 2810 nets have 2 pins
RUN-1001 : 1059 nets have [3 - 5] pins
RUN-1001 : 196 nets have [6 - 10] pins
RUN-1001 : 83 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 1774 instances, 1731 slices, 126 macros(933 instances: 601 mslices 332 lslices)
PHY-3001 : Cell area utilization is 66%
PHY-3001 : After packing: Len = 113913, Over = 125.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2481/4202.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 133840, over cnt = 521(4%), over = 1440, worst = 20
PHY-1002 : len = 141464, over cnt = 255(2%), over = 460, worst = 14
PHY-1002 : len = 145272, over cnt = 72(0%), over = 116, worst = 6
PHY-1002 : len = 146656, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 147456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.397273s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (23.6%)

PHY-1001 : Congestion index: top1 = 51.94, top5 = 42.54, top10 = 37.94, top15 = 35.15.
PHY-3001 : End congestion estimation;  0.458718s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (23.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.527e-05
PHY-3002 : Step(184): len = 103221, overlap = 130.25
PHY-3002 : Step(185): len = 101091, overlap = 136.25
PHY-3002 : Step(186): len = 100326, overlap = 140.25
PHY-3002 : Step(187): len = 99209.5, overlap = 145.25
PHY-3002 : Step(188): len = 99641.8, overlap = 146.25
PHY-3002 : Step(189): len = 99752.9, overlap = 143
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.054e-05
PHY-3002 : Step(190): len = 101257, overlap = 131.5
PHY-3002 : Step(191): len = 102201, overlap = 126.75
PHY-3002 : Step(192): len = 103504, overlap = 119.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00010108
PHY-3002 : Step(193): len = 106911, overlap = 110.5
PHY-3002 : Step(194): len = 107648, overlap = 102.75
PHY-3002 : Step(195): len = 108668, overlap = 102.25
PHY-3002 : Step(196): len = 109202, overlap = 96.25
PHY-3002 : Step(197): len = 110003, overlap = 94.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000197768
PHY-3002 : Step(198): len = 112068, overlap = 89.25
PHY-3002 : Step(199): len = 113453, overlap = 88.75
PHY-3002 : Step(200): len = 115399, overlap = 86.25
PHY-3002 : Step(201): len = 116098, overlap = 85.75
PHY-3002 : Step(202): len = 115935, overlap = 77.75
PHY-3002 : Step(203): len = 116032, overlap = 78
PHY-3002 : Step(204): len = 116284, overlap = 78.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000381996
PHY-3002 : Step(205): len = 118224, overlap = 78
PHY-3002 : Step(206): len = 119696, overlap = 76.5
PHY-3002 : Step(207): len = 120538, overlap = 74
PHY-3002 : Step(208): len = 121135, overlap = 71.25
PHY-3002 : Step(209): len = 120971, overlap = 73.25
PHY-3002 : Step(210): len = 120990, overlap = 75
PHY-3002 : Step(211): len = 121290, overlap = 72.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000691721
PHY-3002 : Step(212): len = 122822, overlap = 71
PHY-3002 : Step(213): len = 123848, overlap = 71.25
PHY-3002 : Step(214): len = 124587, overlap = 70.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00132411
PHY-3002 : Step(215): len = 124889, overlap = 70.75
PHY-3002 : Step(216): len = 125613, overlap = 69.75
PHY-3002 : Step(217): len = 127324, overlap = 69.5
PHY-3002 : Step(218): len = 128726, overlap = 66.75
PHY-3002 : Step(219): len = 128933, overlap = 66
PHY-3002 : Step(220): len = 129089, overlap = 65.75
PHY-3002 : Step(221): len = 129284, overlap = 66
PHY-3002 : Step(222): len = 129492, overlap = 73
PHY-3002 : Step(223): len = 129573, overlap = 68.5
PHY-3002 : Step(224): len = 129708, overlap = 69.25
PHY-3002 : Step(225): len = 129924, overlap = 67.25
PHY-3002 : Step(226): len = 130190, overlap = 67.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.556274s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (19.7%)

PHY-3001 : Trial Legalized: Len = 136346
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 64%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 160/4202.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 158464, over cnt = 432(3%), over = 719, worst = 9
PHY-1002 : len = 161048, over cnt = 246(2%), over = 341, worst = 6
PHY-1002 : len = 162600, over cnt = 133(1%), over = 188, worst = 4
PHY-1002 : len = 165048, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 165256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.542879s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (34.5%)

PHY-1001 : Congestion index: top1 = 48.33, top5 = 39.35, top10 = 35.74, top15 = 33.45.
PHY-3001 : End congestion estimation;  0.614314s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (35.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.90681e-05
PHY-3002 : Step(227): len = 125263, overlap = 49.75
PHY-3002 : Step(228): len = 122299, overlap = 60
PHY-3002 : Step(229): len = 121865, overlap = 62.5
PHY-3002 : Step(230): len = 121661, overlap = 56.5
PHY-3002 : Step(231): len = 121473, overlap = 55.75
PHY-3002 : Step(232): len = 121290, overlap = 57
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000138136
PHY-3002 : Step(233): len = 122929, overlap = 53.25
PHY-3002 : Step(234): len = 123336, overlap = 51
PHY-3002 : Step(235): len = 123943, overlap = 49
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000276272
PHY-3002 : Step(236): len = 124907, overlap = 44
PHY-3002 : Step(237): len = 125256, overlap = 43
PHY-3002 : Step(238): len = 126196, overlap = 40.5
PHY-3002 : Step(239): len = 126690, overlap = 38.5
PHY-3002 : Step(240): len = 126906, overlap = 37.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005004s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 128128, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 930 tiles.
PHY-3001 : End spreading;  0.009709s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 128138, Over = 0
RUN-1003 : finish command "place" in  11.252669s wall, 3.468750s user + 1.031250s system = 4.500000s CPU (40.0%)

RUN-1004 : used memory is 284 MB, reserved memory is 259 MB, peak memory is 300 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.080710s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (73.7%)

RUN-1004 : used memory is 274 MB, reserved memory is 250 MB, peak memory is 358 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 1777 instances
RUN-1001 : 865 mslices, 866 lslices, 18 pads, 11 brams, 10 dsps
RUN-1001 : There are total 4202 nets
RUN-1001 : 2810 nets have 2 pins
RUN-1001 : 1059 nets have [3 - 5] pins
RUN-1001 : 196 nets have [6 - 10] pins
RUN-1001 : 83 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP_test.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 14961, tnet num: 4199, tinst num: 1774, tnode num: 18342, tedge num: 27429.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 865 mslices, 866 lslices, 18 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1568 clock pins, and constraint 3379 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 147976, over cnt = 414(3%), over = 698, worst = 9
PHY-1002 : len = 150712, over cnt = 252(2%), over = 347, worst = 5
PHY-1002 : len = 152512, over cnt = 134(1%), over = 188, worst = 5
PHY-1002 : len = 155144, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 155304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.522054s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (41.9%)

PHY-1001 : Congestion index: top1 = 48.61, top5 = 38.49, top10 = 34.96, top15 = 32.82.
PHY-1001 : End global routing;  0.595033s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (39.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 345, reserve = 321, peak = 358.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-1001 : net u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_foc_controller/u_foc_top/init_done_syn_4 will be merged with clock u_foc_controller/u_foc_top/init_done
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Current memory(MB): used = 430, reserve = 407, peak = 430.
PHY-1001 : End build detailed router design. 1.896711s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (33.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 75096, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.344535s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (40.8%)

PHY-1001 : Current memory(MB): used = 441, reserve = 419, peak = 441.
PHY-1001 : End phase 1; 0.346404s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (40.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 80% nets.
PHY-1022 : len = 378432, over cnt = 150(0%), over = 150, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 443, reserve = 420, peak = 443.
PHY-1001 : End initial routed; 3.065249s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (38.2%)

PHY-1001 : Current memory(MB): used = 443, reserve = 420, peak = 443.
PHY-1001 : End phase 2; 3.065301s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (38.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 377168, over cnt = 38(0%), over = 38, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.123005s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 377120, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.056383s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (27.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 377136, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.033122s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.3%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-1001 : 18 feed throughs used by 18 nets
PHY-1001 : End commit to database; 0.545527s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (51.6%)

PHY-1001 : Current memory(MB): used = 461, reserve = 439, peak = 461.
PHY-1001 : End phase 3; 0.807357s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (48.4%)

PHY-1003 : Routed, final wirelength = 377136
PHY-1001 : Current memory(MB): used = 462, reserve = 440, peak = 462.
PHY-1001 : End export database. 0.011373s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (137.4%)

PHY-1001 : End detail routing;  6.260488s wall, 2.406250s user + 0.000000s system = 2.406250s CPU (38.4%)

RUN-1003 : finish command "route" in  7.546022s wall, 2.937500s user + 0.015625s system = 2.953125s CPU (39.1%)

RUN-1004 : used memory is 395 MB, reserved memory is 375 MB, peak memory is 462 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: TOP_test Device: SF1S60CG121I***

IO Statistics
#IO                        18
  #input                    8
  #output                   9
  #inout                    1

Utilization Statistics
#lut                     3048   out of   5824   52.34%
#reg                     1305   out of   5824   22.41%
#le                      3364
  #lut only              2059   out of   3364   61.21%
  #reg only               316   out of   3364    9.39%
  #lut&reg                989   out of   3364   29.40%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    0
  #mcu                      0   out of      1    0.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       18   out of     55   32.73%
  #ireg                     1
  #oreg                    10
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                Type               DriverType         Driver                                                  Fanout
#1        u_foc_controller/u_adc_ad7928/clk       GCLK               pll                u_pll/pll_inst.clkc1                                    777
#2        u_foc_controller/u_foc_top/init_done    GCLK               lslice             u_foc_controller/u_foc_top/u_svpwm/mult0_syn_1400.q0    8
#3        I_clk_25m_dup_1                         GeneralRouting     io                 I_clk_25m_syn_2.di                                      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
     key1         INPUT         H2        LVCMOS18          N/A          PULLUP       NONE     
     key2         INPUT         J4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        OREG     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        OREG     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------+
|Instance                |Module            |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------+
|top                     |TOP_test          |3364   |2115    |933     |1317    |11      |10      |
|  u_foc_controller      |foc_controller    |3115   |1905    |897     |1164    |11      |10      |
|    u_adc_ad7928        |adc_ad7928        |136    |71      |28      |76      |0       |0       |
|    u_as5600_encoder    |as5600_encoder    |417    |251     |156     |104     |0       |0       |
|      u_as5600_read     |i2c_register_read |260    |177     |82      |66      |0       |0       |
|    u_foc_top           |foc_top           |2561   |1582    |713     |984     |11      |10      |
|      u_adc_sn_ctrl     |hold_detect       |19     |15      |4       |9       |0       |0       |
|      u_cartesian2polar |cartesian2polar   |382    |311     |59      |187     |8       |1       |
|      u_clark_tr        |clark_tr          |157    |56      |44      |87      |0       |0       |
|      u_id_pi           |pi_controller     |562    |311     |204     |172     |0       |3       |
|      u_iq_pi           |pi_controller     |642    |380     |238     |167     |0       |2       |
|      u_park_tr         |park_tr           |205    |140     |44      |91      |2       |4       |
|        u_sincos        |sincos            |141    |115     |26      |60      |2       |0       |
|      u_svpwm           |svpwm             |469    |308     |95      |194     |1       |0       |
|    u_hall_encoder      |hall_encoder      |1      |1       |0       |0       |0       |0       |
|  u_pll                 |pll               |0      |0       |0       |0       |0       |0       |
|  u_uart_monitor        |uart_monitor      |172    |155     |14      |108     |0       |0       |
+------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2789  
    #2          2       572   
    #3          3       422   
    #4          4        65   
    #5        5-10      213   
    #6        11-50     110   
    #7       51-100      4    
    #8       101-500     2    
  Average     2.38            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.164718s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (85.9%)

RUN-1004 : used memory is 399 MB, reserved memory is 381 MB, peak memory is 476 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 6b861322dd0de563203fbe03c30b788e711c277bbb67479877cd6350b45f30ee -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 1774
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 4202, pip num: 33107
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 18
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1076 valid insts, and 104715 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  3.128494s wall, 21.921875s user + 0.031250s system = 21.953125s CPU (701.7%)

RUN-1004 : used memory is 395 MB, reserved memory is 372 MB, peak memory is 581 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231108_213251.log"
