Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 17:14:15 2024
| Host         : eecs-digital-06 running 64-bit Ubuntu 24.04 LTS
| Command      : report_utilization -file obj/post_synth_util.rpt -hierarchical -hierarchical_depth 4
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                 Instance                 |                              Module                             | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| top_level                                |                                                           (top) |       3928 |       3928 |       0 |    0 | 4046 |     12 |     22 |         48 |
|   (top_level)                            |                                                           (top) |          1 |          1 |       0 |    0 |    2 |      0 |      0 |          0 |
|   encryptorator                          |                                             candidate_encryptor |        888 |        888 |       0 |    0 |  901 |      3 |      5 |         12 |
|     (encryptorator)                      |                                             candidate_encryptor |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|     vote_1_caster                        |                                            candidate_multiplier |        216 |        216 |       0 |    0 |  230 |      1 |      1 |          4 |
|       (vote_1_caster)                    |                                            candidate_multiplier |        181 |        181 |       0 |    0 |  230 |      0 |      0 |          4 |
|       accumulator_bram                   | xilinx_true_dual_port_read_first_2_clock_ram__parameterized1_92 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |          0 |
|       n_m_bram                           |    xilinx_true_dual_port_read_first_2_clock_ram__parameterized4 |         34 |         34 |       0 |    0 |    0 |      1 |      0 |          0 |
|     vote_1_reducer                       |                                            montgomery_reduce_68 |        672 |        672 |       0 |    0 |  670 |      2 |      4 |          8 |
|       (vote_1_reducer)                   |                                            montgomery_reduce_68 |         32 |         32 |       0 |    0 |   35 |      0 |      0 |          0 |
|       T_blocks_BRAM                      |                               bram_blocks_rw__parameterized0_69 |         16 |         16 |       0 |    0 |   16 |      0 |      1 |          0 |
|         bram                             | xilinx_true_dual_port_read_first_2_clock_ram__parameterized1_89 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         read_address_counter             |                                  evt_counter__parameterized0_90 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |          0 |
|         write_address_counter            |                                  evt_counter__parameterized0_91 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |          0 |
|       T_modR_modulo                      |                                              modulo_of_power_70 |         16 |         16 |       0 |    0 |   17 |      0 |      0 |          0 |
|       adder_T_plus_mN                    |                                                  great_adder_71 |         39 |         39 |       0 |    0 |    9 |      0 |      0 |          0 |
|       compare_t_with_N                   |                                           running_comparator_72 |          9 |          9 |       0 |    0 |    9 |      0 |      0 |          0 |
|       multiplier_TmodR_times_k           |                                               fsm_multiplier_73 |        218 |        218 |       0 |    0 |  230 |      1 |      1 |          4 |
|         (multiplier_TmodR_times_k)       |                                               fsm_multiplier_73 |        183 |        183 |       0 |    0 |  230 |      0 |      0 |          4 |
|         accumulator_bram                 | xilinx_true_dual_port_read_first_2_clock_ram__parameterized1_87 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |          0 |
|         n_m_bram                         | xilinx_true_dual_port_read_first_2_clock_ram__parameterized1_88 |         34 |         34 |       0 |    0 |    0 |      1 |      0 |          0 |
|       multiplier_m_times_N               |                                               fsm_multiplier_74 |        217 |        217 |       0 |    0 |  230 |      1 |      1 |          4 |
|         (multiplier_m_times_N)           |                                               fsm_multiplier_74 |        182 |        182 |       0 |    0 |  230 |      0 |      0 |          4 |
|         accumulator_bram                 | xilinx_true_dual_port_read_first_2_clock_ram__parameterized1_85 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |          0 |
|         n_m_bram                         | xilinx_true_dual_port_read_first_2_clock_ram__parameterized1_86 |         34 |         34 |       0 |    0 |    0 |      1 |      0 |          0 |
|       product_Mn_block_pipeline          |                                    pipeliner__parameterized0_75 |         28 |         28 |       0 |    0 |   64 |      0 |      0 |          0 |
|       product_Mn_valid_pipeline          |                                                    pipeliner_76 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |          0 |
|       product_Tk_modR_modulo             |                                              modulo_of_power_77 |         16 |         16 |       0 |    0 |   17 |      0 |      0 |          0 |
|       rshift_T_mN_byR                    |                                                right_shifter_78 |         16 |         16 |       0 |    0 |   17 |      0 |      0 |          0 |
|       subtract_t_minus_N                 |                                             great_subtractor_79 |          6 |          6 |       0 |    0 |    8 |      0 |      0 |          0 |
|         add_complement                   |                                  great_adder__parameterized0_84 |          6 |          6 |       0 |    0 |    8 |      0 |      0 |          0 |
|       t_result_blocks_BRAM               |                               bram_blocks_rw__parameterized1_80 |         58 |         58 |       0 |    0 |   16 |      0 |      1 |          0 |
|         (t_result_blocks_BRAM)           |                               bram_blocks_rw__parameterized1_80 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         bram                             | xilinx_true_dual_port_read_first_2_clock_ram__parameterized2_81 |         47 |         47 |       0 |    0 |    0 |      0 |      1 |          0 |
|         read_address_counter             |                                  evt_counter__parameterized1_82 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |          0 |
|         write_address_counter            |                                  evt_counter__parameterized1_83 |          5 |          5 |       0 |    0 |    7 |      0 |      0 |          0 |
|   expo                                   |                                       montgomery_exponentiation |       2851 |       2851 |       0 |    0 | 2913 |      9 |     15 |         36 |
|     result_computer                      |                                                 mont_accum_expo |       1972 |       1972 |       0 |    0 | 2013 |      6 |     10 |         24 |
|       mont_accumulator_inst              |                                                mont_accumulator |       1082 |       1082 |       0 |    0 | 1094 |      3 |      5 |         12 |
|         (mont_accumulator_inst)          |                                                mont_accumulator |         30 |         30 |       0 |    0 |   98 |      0 |      0 |          0 |
|         const_storage_bram               |    xilinx_true_dual_port_read_first_2_clock_ram__parameterized3 |        128 |        128 |       0 |    0 |   64 |      0 |      0 |          0 |
|         markiplier                       |                                               fsm_multiplier_41 |        226 |        226 |       0 |    0 |  262 |      1 |      1 |          4 |
|         monty_gatorade                   |                                            montgomery_reduce_42 |        698 |        698 |       0 |    0 |  670 |      2 |      4 |          8 |
|       montgomery_squarer_stream_inst     |                                       montgomery_squarer_stream |        890 |        890 |       0 |    0 |  919 |      3 |      5 |         12 |
|         (montgomery_squarer_stream_inst) |                                       montgomery_squarer_stream |         13 |         13 |       0 |    0 |   19 |      0 |      0 |          0 |
|         squarer_stream                   |                                               fsm_multiplier_14 |        226 |        226 |       0 |    0 |  230 |      1 |      1 |          4 |
|         squarer_stream_reducer           |                                            montgomery_reduce_15 |        651 |        651 |       0 |    0 |  670 |      2 |      4 |          8 |
|     stage_1                              |                                                     mont_caster |        220 |        220 |       0 |    0 |  230 |      1 |      1 |          4 |
|       (stage_1)                          |                                                     mont_caster |        185 |        185 |       0 |    0 |  230 |      0 |      0 |          4 |
|       accumulator_bram                   | xilinx_true_dual_port_read_first_2_clock_ram__parameterized1_13 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |          0 |
|       n_m_bram                           |    xilinx_true_dual_port_read_first_2_clock_ram__parameterized0 |         34 |         34 |       0 |    0 |    0 |      1 |      0 |          0 |
|     stage_2                              |                                               montgomery_reduce |        659 |        659 |       0 |    0 |  670 |      2 |      4 |          8 |
|       (stage_2)                          |                                               montgomery_reduce |         16 |         16 |       0 |    0 |   35 |      0 |      0 |          0 |
|       T_blocks_BRAM                      |                                  bram_blocks_rw__parameterized0 |         16 |         16 |       0 |    0 |   16 |      0 |      1 |          0 |
|         bram                             | xilinx_true_dual_port_read_first_2_clock_ram__parameterized1_11 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         read_address_counter             |                                     evt_counter__parameterized0 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |          0 |
|         write_address_counter            |                                  evt_counter__parameterized0_12 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |          0 |
|       T_modR_modulo                      |                                                 modulo_of_power |         15 |         15 |       0 |    0 |   17 |      0 |      0 |          0 |
|       adder_T_plus_mN                    |                                                     great_adder |         38 |         38 |       0 |    0 |    9 |      0 |      0 |          0 |
|       compare_t_with_N                   |                                              running_comparator |          8 |          8 |       0 |    0 |    9 |      0 |      0 |          0 |
|       multiplier_TmodR_times_k           |                                                  fsm_multiplier |        222 |        222 |       0 |    0 |  230 |      1 |      1 |          4 |
|         (multiplier_TmodR_times_k)       |                                                  fsm_multiplier |        187 |        187 |       0 |    0 |  230 |      0 |      0 |          4 |
|         accumulator_bram                 |  xilinx_true_dual_port_read_first_2_clock_ram__parameterized1_9 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |          0 |
|         n_m_bram                         | xilinx_true_dual_port_read_first_2_clock_ram__parameterized1_10 |         34 |         34 |       0 |    0 |    0 |      1 |      0 |          0 |
|       multiplier_m_times_N               |                                                fsm_multiplier_3 |        220 |        220 |       0 |    0 |  230 |      1 |      1 |          4 |
|         (multiplier_m_times_N)           |                                                fsm_multiplier_3 |        185 |        185 |       0 |    0 |  230 |      0 |      0 |          4 |
|         accumulator_bram                 |    xilinx_true_dual_port_read_first_2_clock_ram__parameterized1 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |          0 |
|         n_m_bram                         |  xilinx_true_dual_port_read_first_2_clock_ram__parameterized1_8 |         34 |         34 |       0 |    0 |    0 |      1 |      0 |          0 |
|       product_Mn_block_pipeline          |                                       pipeliner__parameterized0 |         28 |         28 |       0 |    0 |   64 |      0 |      0 |          0 |
|       product_Mn_valid_pipeline          |                                                     pipeliner_4 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |          0 |
|       product_Tk_modR_modulo             |                                               modulo_of_power_5 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |          0 |
|       rshift_T_mN_byR                    |                                                   right_shifter |         16 |         16 |       0 |    0 |   17 |      0 |      0 |          0 |
|       subtract_t_minus_N                 |                                                great_subtractor |          6 |          6 |       0 |    0 |    8 |      0 |      0 |          0 |
|         add_complement                   |                                     great_adder__parameterized0 |          6 |          6 |       0 |    0 |    8 |      0 |      0 |          0 |
|       t_result_blocks_BRAM               |                                  bram_blocks_rw__parameterized1 |         58 |         58 |       0 |    0 |   16 |      0 |      1 |          0 |
|         (t_result_blocks_BRAM)           |                                  bram_blocks_rw__parameterized1 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         bram                             |  xilinx_true_dual_port_read_first_2_clock_ram__parameterized2_6 |         47 |         47 |       0 |    0 |    0 |      0 |      1 |          0 |
|         read_address_counter             |                                     evt_counter__parameterized1 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |          0 |
|         write_address_counter            |                                   evt_counter__parameterized1_7 |          5 |          5 |       0 |    0 |    7 |      0 |      0 |          0 |
|   laptop_encryptor_uart                  |                                                    uart_receive |         61 |         61 |       0 |    0 |   36 |      0 |      0 |          0 |
|   process_vote                           |                                                  vote_processor |         46 |         46 |       0 |    0 |   58 |      0 |      1 |          0 |
|     block_module                         |                                                  bram_blocks_rw |         21 |         21 |       0 |    0 |   30 |      0 |      1 |          0 |
|       (block_module)                     |                                                  bram_blocks_rw |          1 |          1 |       0 |    0 |    2 |      0 |      0 |          0 |
|       bram                               |                    xilinx_true_dual_port_read_first_2_clock_ram |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|       read_address_counter               |                                                   evt_counter_1 |         10 |         10 |       0 |    0 |   14 |      0 |      0 |          0 |
|       write_address_counter              |                                                   evt_counter_2 |         10 |         10 |       0 |    0 |   14 |      0 |      0 |          0 |
|     read_counter_inst                    |                                                     evt_counter |         15 |         15 |       0 |    0 |   14 |      0 |      0 |          0 |
|     write_counter_inst                   |                                                   evt_counter_0 |         10 |         10 |       0 |    0 |   14 |      0 |      0 |          0 |
|   rng_stream                             |                                                          LFSR32 |          8 |          8 |       0 |    0 |   40 |      0 |      0 |          0 |
|   spi_storage                            |                                               redstone_repeater |         17 |         17 |       0 |    0 |   18 |      0 |      1 |          0 |
|     (spi_storage)                        |                                               redstone_repeater |         17 |         17 |       0 |    0 |   18 |      0 |      0 |          0 |
|     encryptor_bram                       |    xilinx_true_dual_port_read_first_2_clock_ram__parameterized2 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|   spi_transmitter                        |                                                         spi_con |         56 |         56 |       0 |    0 |   76 |      0 |      0 |          0 |
|   uart_pipeline                          |                                                       pipeliner |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
+------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


