import "primitives/core.futil";
component main()->() {
    cells {
        test_reg = std_reg(4);
    }
    wires {
      group write_to_reg {
          test_reg.in = 4'd3;
          test_reg.write_en = 1'b1;
          write_to_reg[done] = test_reg.done;
      }
    }
    control{
        seq {
            write_to_reg;
        }
    }
}