// Generated by CIRCT firtool-1.131.0
module ysyx_24080032(	// @[src/main/NPC.scala:16:7]
  input         clock,	// @[src/main/NPC.scala:16:7]
                reset,	// @[src/main/NPC.scala:16:7]
                io_interrupt,	// @[src/main/NPC.scala:20:20]
  output [31:0] io_master_araddr,	// @[src/main/NPC.scala:20:20]
  output        io_master_arvalid,	// @[src/main/NPC.scala:20:20]
  input         io_master_arready,	// @[src/main/NPC.scala:20:20]
  output [3:0]  io_master_arid,	// @[src/main/NPC.scala:20:20]
  output [7:0]  io_master_arlen,	// @[src/main/NPC.scala:20:20]
  output [2:0]  io_master_arsize,	// @[src/main/NPC.scala:20:20]
  output [1:0]  io_master_arburst,	// @[src/main/NPC.scala:20:20]
  input  [31:0] io_master_rdata,	// @[src/main/NPC.scala:20:20]
  input  [1:0]  io_master_rresp,	// @[src/main/NPC.scala:20:20]
  input         io_master_rvalid,	// @[src/main/NPC.scala:20:20]
  output        io_master_rready,	// @[src/main/NPC.scala:20:20]
  input         io_master_rlast,	// @[src/main/NPC.scala:20:20]
  input  [3:0]  io_master_rid,	// @[src/main/NPC.scala:20:20]
  output [31:0] io_master_awaddr,	// @[src/main/NPC.scala:20:20]
  output        io_master_awvalid,	// @[src/main/NPC.scala:20:20]
  input         io_master_awready,	// @[src/main/NPC.scala:20:20]
  output [3:0]  io_master_awid,	// @[src/main/NPC.scala:20:20]
  output [7:0]  io_master_awlen,	// @[src/main/NPC.scala:20:20]
  output [2:0]  io_master_awsize,	// @[src/main/NPC.scala:20:20]
  output [1:0]  io_master_awburst,	// @[src/main/NPC.scala:20:20]
  output [31:0] io_master_wdata,	// @[src/main/NPC.scala:20:20]
  output [3:0]  io_master_wstrb,	// @[src/main/NPC.scala:20:20]
  output        io_master_wvalid,	// @[src/main/NPC.scala:20:20]
  input         io_master_wready,	// @[src/main/NPC.scala:20:20]
  output        io_master_wlast,	// @[src/main/NPC.scala:20:20]
  input  [1:0]  io_master_bresp,	// @[src/main/NPC.scala:20:20]
  input         io_master_bvalid,	// @[src/main/NPC.scala:20:20]
  output        io_master_bready,	// @[src/main/NPC.scala:20:20]
  input  [3:0]  io_master_bid,	// @[src/main/NPC.scala:20:20]
  input  [31:0] io_slave_araddr,	// @[src/main/NPC.scala:20:20]
  input         io_slave_arvalid,	// @[src/main/NPC.scala:20:20]
  output        io_slave_arready,	// @[src/main/NPC.scala:20:20]
  input  [3:0]  io_slave_arid,	// @[src/main/NPC.scala:20:20]
  input  [7:0]  io_slave_arlen,	// @[src/main/NPC.scala:20:20]
  input  [2:0]  io_slave_arsize,	// @[src/main/NPC.scala:20:20]
  input  [1:0]  io_slave_arburst,	// @[src/main/NPC.scala:20:20]
  output [31:0] io_slave_rdata,	// @[src/main/NPC.scala:20:20]
  output [1:0]  io_slave_rresp,	// @[src/main/NPC.scala:20:20]
  output        io_slave_rvalid,	// @[src/main/NPC.scala:20:20]
  input         io_slave_rready,	// @[src/main/NPC.scala:20:20]
  output        io_slave_rlast,	// @[src/main/NPC.scala:20:20]
  output [3:0]  io_slave_rid,	// @[src/main/NPC.scala:20:20]
  input  [31:0] io_slave_awaddr,	// @[src/main/NPC.scala:20:20]
  input         io_slave_awvalid,	// @[src/main/NPC.scala:20:20]
  output        io_slave_awready,	// @[src/main/NPC.scala:20:20]
  input  [3:0]  io_slave_awid,	// @[src/main/NPC.scala:20:20]
  input  [7:0]  io_slave_awlen,	// @[src/main/NPC.scala:20:20]
  input  [2:0]  io_slave_awsize,	// @[src/main/NPC.scala:20:20]
  input  [1:0]  io_slave_awburst,	// @[src/main/NPC.scala:20:20]
  input  [31:0] io_slave_wdata,	// @[src/main/NPC.scala:20:20]
  input  [3:0]  io_slave_wstrb,	// @[src/main/NPC.scala:20:20]
  input         io_slave_wvalid,	// @[src/main/NPC.scala:20:20]
  output        io_slave_wready,	// @[src/main/NPC.scala:20:20]
  input         io_slave_wlast,	// @[src/main/NPC.scala:20:20]
  output [1:0]  io_slave_bresp,	// @[src/main/NPC.scala:20:20]
  output        io_slave_bvalid,	// @[src/main/NPC.scala:20:20]
  input         io_slave_bready,	// @[src/main/NPC.scala:20:20]
  output [3:0]  io_slave_bid	// @[src/main/NPC.scala:20:20]
);

  wire        _clint_io_axi4_arready;	// @[src/main/NPC.scala:60:27]
  wire [31:0] _clint_io_axi4_rdata;	// @[src/main/NPC.scala:60:27]
  wire        _clint_io_axi4_rvalid;	// @[src/main/NPC.scala:60:27]
  wire        _xbar_io_imem_arready;	// @[src/main/NPC.scala:59:26]
  wire [31:0] _xbar_io_imem_rdata;	// @[src/main/NPC.scala:59:26]
  wire        _xbar_io_imem_rvalid;	// @[src/main/NPC.scala:59:26]
  wire        _xbar_io_imem_rlast;	// @[src/main/NPC.scala:59:26]
  wire        _xbar_io_dmem_arready;	// @[src/main/NPC.scala:59:26]
  wire [31:0] _xbar_io_dmem_rdata;	// @[src/main/NPC.scala:59:26]
  wire        _xbar_io_dmem_rvalid;	// @[src/main/NPC.scala:59:26]
  wire        _xbar_io_dmem_awready;	// @[src/main/NPC.scala:59:26]
  wire        _xbar_io_dmem_wready;	// @[src/main/NPC.scala:59:26]
  wire        _xbar_io_dmem_bvalid;	// @[src/main/NPC.scala:59:26]
  wire [31:0] _xbar_io_clint_araddr;	// @[src/main/NPC.scala:59:26]
  wire        _xbar_io_clint_arvalid;	// @[src/main/NPC.scala:59:26]
  wire        _xbar_io_clint_rready;	// @[src/main/NPC.scala:59:26]
  wire [31:0] _core_io_imem_araddr;	// @[src/main/NPC.scala:58:26]
  wire        _core_io_imem_arvalid;	// @[src/main/NPC.scala:58:26]
  wire [2:0]  _core_io_imem_arsize;	// @[src/main/NPC.scala:58:26]
  wire [1:0]  _core_io_imem_arburst;	// @[src/main/NPC.scala:58:26]
  wire        _core_io_imem_rready;	// @[src/main/NPC.scala:58:26]
  wire [31:0] _core_io_dmem_araddr;	// @[src/main/NPC.scala:58:26]
  wire        _core_io_dmem_arvalid;	// @[src/main/NPC.scala:58:26]
  wire [2:0]  _core_io_dmem_arsize;	// @[src/main/NPC.scala:58:26]
  wire        _core_io_dmem_rready;	// @[src/main/NPC.scala:58:26]
  wire [31:0] _core_io_dmem_awaddr;	// @[src/main/NPC.scala:58:26]
  wire        _core_io_dmem_awvalid;	// @[src/main/NPC.scala:58:26]
  wire [2:0]  _core_io_dmem_awsize;	// @[src/main/NPC.scala:58:26]
  wire [31:0] _core_io_dmem_wdata;	// @[src/main/NPC.scala:58:26]
  wire [3:0]  _core_io_dmem_wstrb;	// @[src/main/NPC.scala:58:26]
  wire        _core_io_dmem_wvalid;	// @[src/main/NPC.scala:58:26]
  wire        _core_io_dmem_bready;	// @[src/main/NPC.scala:58:26]
  ysyx_24080032_Core core (	// @[src/main/NPC.scala:58:26]
    .clock           (clock),
    .reset           (reset),
    .io_imem_araddr  (_core_io_imem_araddr),
    .io_imem_arvalid (_core_io_imem_arvalid),
    .io_imem_arready (_xbar_io_imem_arready),	// @[src/main/NPC.scala:59:26]
    .io_imem_arsize  (_core_io_imem_arsize),
    .io_imem_arburst (_core_io_imem_arburst),
    .io_imem_rdata   (_xbar_io_imem_rdata),	// @[src/main/NPC.scala:59:26]
    .io_imem_rvalid  (_xbar_io_imem_rvalid),	// @[src/main/NPC.scala:59:26]
    .io_imem_rready  (_core_io_imem_rready),
    .io_imem_rlast   (_xbar_io_imem_rlast),	// @[src/main/NPC.scala:59:26]
    .io_dmem_araddr  (_core_io_dmem_araddr),
    .io_dmem_arvalid (_core_io_dmem_arvalid),
    .io_dmem_arready (_xbar_io_dmem_arready),	// @[src/main/NPC.scala:59:26]
    .io_dmem_arsize  (_core_io_dmem_arsize),
    .io_dmem_rdata   (_xbar_io_dmem_rdata),	// @[src/main/NPC.scala:59:26]
    .io_dmem_rvalid  (_xbar_io_dmem_rvalid),	// @[src/main/NPC.scala:59:26]
    .io_dmem_rready  (_core_io_dmem_rready),
    .io_dmem_awaddr  (_core_io_dmem_awaddr),
    .io_dmem_awvalid (_core_io_dmem_awvalid),
    .io_dmem_awready (_xbar_io_dmem_awready),	// @[src/main/NPC.scala:59:26]
    .io_dmem_awsize  (_core_io_dmem_awsize),
    .io_dmem_wdata   (_core_io_dmem_wdata),
    .io_dmem_wstrb   (_core_io_dmem_wstrb),
    .io_dmem_wvalid  (_core_io_dmem_wvalid),
    .io_dmem_wready  (_xbar_io_dmem_wready),	// @[src/main/NPC.scala:59:26]
    .io_dmem_bvalid  (_xbar_io_dmem_bvalid),	// @[src/main/NPC.scala:59:26]
    .io_dmem_bready  (_core_io_dmem_bready)
  );	// @[src/main/NPC.scala:58:26]
  ysyx_24080032_Xbar xbar (	// @[src/main/NPC.scala:59:26]
    .clock            (clock),
    .reset            (reset),
    .io_imem_araddr   (_core_io_imem_araddr),	// @[src/main/NPC.scala:58:26]
    .io_imem_arvalid  (_core_io_imem_arvalid),	// @[src/main/NPC.scala:58:26]
    .io_imem_arready  (_xbar_io_imem_arready),
    .io_imem_arsize   (_core_io_imem_arsize),	// @[src/main/NPC.scala:58:26]
    .io_imem_arburst  (_core_io_imem_arburst),	// @[src/main/NPC.scala:58:26]
    .io_imem_rdata    (_xbar_io_imem_rdata),
    .io_imem_rvalid   (_xbar_io_imem_rvalid),
    .io_imem_rready   (_core_io_imem_rready),	// @[src/main/NPC.scala:58:26]
    .io_imem_rlast    (_xbar_io_imem_rlast),
    .io_dmem_araddr   (_core_io_dmem_araddr),	// @[src/main/NPC.scala:58:26]
    .io_dmem_arvalid  (_core_io_dmem_arvalid),	// @[src/main/NPC.scala:58:26]
    .io_dmem_arready  (_xbar_io_dmem_arready),
    .io_dmem_arsize   (_core_io_dmem_arsize),	// @[src/main/NPC.scala:58:26]
    .io_dmem_rdata    (_xbar_io_dmem_rdata),
    .io_dmem_rvalid   (_xbar_io_dmem_rvalid),
    .io_dmem_rready   (_core_io_dmem_rready),	// @[src/main/NPC.scala:58:26]
    .io_dmem_awaddr   (_core_io_dmem_awaddr),	// @[src/main/NPC.scala:58:26]
    .io_dmem_awvalid  (_core_io_dmem_awvalid),	// @[src/main/NPC.scala:58:26]
    .io_dmem_awready  (_xbar_io_dmem_awready),
    .io_dmem_awsize   (_core_io_dmem_awsize),	// @[src/main/NPC.scala:58:26]
    .io_dmem_wdata    (_core_io_dmem_wdata),	// @[src/main/NPC.scala:58:26]
    .io_dmem_wstrb    (_core_io_dmem_wstrb),	// @[src/main/NPC.scala:58:26]
    .io_dmem_wvalid   (_core_io_dmem_wvalid),	// @[src/main/NPC.scala:58:26]
    .io_dmem_wready   (_xbar_io_dmem_wready),
    .io_dmem_bvalid   (_xbar_io_dmem_bvalid),
    .io_dmem_bready   (_core_io_dmem_bready),	// @[src/main/NPC.scala:58:26]
    .io_soc_araddr    (io_master_araddr),
    .io_soc_arvalid   (io_master_arvalid),
    .io_soc_arready   (io_master_arready),
    .io_soc_arsize    (io_master_arsize),
    .io_soc_arburst   (io_master_arburst),
    .io_soc_rdata     (io_master_rdata),
    .io_soc_rvalid    (io_master_rvalid),
    .io_soc_rready    (io_master_rready),
    .io_soc_rlast     (io_master_rlast),
    .io_soc_awaddr    (io_master_awaddr),
    .io_soc_awvalid   (io_master_awvalid),
    .io_soc_awready   (io_master_awready),
    .io_soc_awsize    (io_master_awsize),
    .io_soc_wdata     (io_master_wdata),
    .io_soc_wstrb     (io_master_wstrb),
    .io_soc_wvalid    (io_master_wvalid),
    .io_soc_wready    (io_master_wready),
    .io_soc_wlast     (io_master_wlast),
    .io_soc_bvalid    (io_master_bvalid),
    .io_soc_bready    (io_master_bready),
    .io_clint_araddr  (_xbar_io_clint_araddr),
    .io_clint_arvalid (_xbar_io_clint_arvalid),
    .io_clint_arready (_clint_io_axi4_arready),	// @[src/main/NPC.scala:60:27]
    .io_clint_rdata   (_clint_io_axi4_rdata),	// @[src/main/NPC.scala:60:27]
    .io_clint_rvalid  (_clint_io_axi4_rvalid),	// @[src/main/NPC.scala:60:27]
    .io_clint_rready  (_xbar_io_clint_rready)
  );	// @[src/main/NPC.scala:59:26]
  ysyx_24080032_Clint clint (	// @[src/main/NPC.scala:60:27]
    .clock           (clock),
    .reset           (reset),
    .io_axi4_araddr  (_xbar_io_clint_araddr),	// @[src/main/NPC.scala:59:26]
    .io_axi4_arvalid (_xbar_io_clint_arvalid),	// @[src/main/NPC.scala:59:26]
    .io_axi4_arready (_clint_io_axi4_arready),
    .io_axi4_rdata   (_clint_io_axi4_rdata),
    .io_axi4_rvalid  (_clint_io_axi4_rvalid),
    .io_axi4_rready  (_xbar_io_clint_rready)	// @[src/main/NPC.scala:59:26]
  );	// @[src/main/NPC.scala:60:27]
  assign io_master_arid = 4'h0;	// @[src/main/NPC.scala:16:7]
  assign io_master_arlen = 8'h0;	// @[src/main/NPC.scala:16:7, :58:26, :59:26, :60:27]
  assign io_master_awid = 4'h0;	// @[src/main/NPC.scala:16:7]
  assign io_master_awlen = 8'h0;	// @[src/main/NPC.scala:16:7, :58:26, :59:26, :60:27]
  assign io_master_awburst = 2'h0;	// @[src/main/NPC.scala:16:7]
  assign io_slave_arready = 1'h0;	// @[src/main/NPC.scala:16:7]
  assign io_slave_rdata = 32'h0;	// @[src/main/NPC.scala:16:7]
  assign io_slave_rresp = 2'h0;	// @[src/main/NPC.scala:16:7]
  assign io_slave_rvalid = 1'h0;	// @[src/main/NPC.scala:16:7]
  assign io_slave_rlast = 1'h1;	// @[src/main/NPC.scala:16:7]
  assign io_slave_rid = 4'h0;	// @[src/main/NPC.scala:16:7]
  assign io_slave_awready = 1'h0;	// @[src/main/NPC.scala:16:7]
  assign io_slave_wready = 1'h0;	// @[src/main/NPC.scala:16:7]
  assign io_slave_bresp = 2'h0;	// @[src/main/NPC.scala:16:7]
  assign io_slave_bvalid = 1'h0;	// @[src/main/NPC.scala:16:7]
  assign io_slave_bid = 4'h0;	// @[src/main/NPC.scala:16:7]
endmodule

// Generated by CIRCT firtool-1.131.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module ysyx_24080032_Core(	// @[src/main/core/Core.scala:24:7]
  input         clock,	// @[src/main/core/Core.scala:24:7]
                reset,	// @[src/main/core/Core.scala:24:7]
  output [31:0] io_imem_araddr,	// @[src/main/core/Core.scala:25:16]
  output        io_imem_arvalid,	// @[src/main/core/Core.scala:25:16]
  input         io_imem_arready,	// @[src/main/core/Core.scala:25:16]
  output [2:0]  io_imem_arsize,	// @[src/main/core/Core.scala:25:16]
  output [1:0]  io_imem_arburst,	// @[src/main/core/Core.scala:25:16]
  input  [31:0] io_imem_rdata,	// @[src/main/core/Core.scala:25:16]
  input         io_imem_rvalid,	// @[src/main/core/Core.scala:25:16]
  output        io_imem_rready,	// @[src/main/core/Core.scala:25:16]
  input         io_imem_rlast,	// @[src/main/core/Core.scala:25:16]
  output [31:0] io_dmem_araddr,	// @[src/main/core/Core.scala:25:16]
  output        io_dmem_arvalid,	// @[src/main/core/Core.scala:25:16]
  input         io_dmem_arready,	// @[src/main/core/Core.scala:25:16]
  output [2:0]  io_dmem_arsize,	// @[src/main/core/Core.scala:25:16]
  input  [31:0] io_dmem_rdata,	// @[src/main/core/Core.scala:25:16]
  input         io_dmem_rvalid,	// @[src/main/core/Core.scala:25:16]
  output        io_dmem_rready,	// @[src/main/core/Core.scala:25:16]
  output [31:0] io_dmem_awaddr,	// @[src/main/core/Core.scala:25:16]
  output        io_dmem_awvalid,	// @[src/main/core/Core.scala:25:16]
  input         io_dmem_awready,	// @[src/main/core/Core.scala:25:16]
  output [2:0]  io_dmem_awsize,	// @[src/main/core/Core.scala:25:16]
  output [31:0] io_dmem_wdata,	// @[src/main/core/Core.scala:25:16]
  output [3:0]  io_dmem_wstrb,	// @[src/main/core/Core.scala:25:16]
  output        io_dmem_wvalid,	// @[src/main/core/Core.scala:25:16]
  input         io_dmem_wready,	// @[src/main/core/Core.scala:25:16]
                io_dmem_bvalid,	// @[src/main/core/Core.scala:25:16]
  output        io_dmem_bready	// @[src/main/core/Core.scala:25:16]
);

  wire        _icache_io_in_arready;	// @[src/main/core/Core.scala:57:24]
  wire [31:0] _icache_io_in_rdata;	// @[src/main/core/Core.scala:57:24]
  wire        _icache_io_in_rvalid;	// @[src/main/core/Core.scala:57:24]
  wire        _icache_io_fencei_fencei_done;	// @[src/main/core/Core.scala:57:24]
  wire        _icache_io_fencei_flush_icache_fencing;	// @[src/main/core/Core.scala:57:24]
  wire        _wbu_io_gpr_we;	// @[src/main/core/Core.scala:31:21]
  wire [3:0]  _wbu_io_gpr_waddr;	// @[src/main/core/Core.scala:31:21]
  wire [31:0] _wbu_io_gpr_wdata;	// @[src/main/core/Core.scala:31:21]
  wire        _wbu_io_pipe_in_ready;	// @[src/main/core/Core.scala:31:21]
  wire        _wbu_io_for_gpr_we;	// @[src/main/core/Core.scala:31:21]
  wire [31:0] _wbu_io_for_gpr_wdata;	// @[src/main/core/Core.scala:31:21]
  wire [3:0]  _wbu_io_for_gpr_waddr;	// @[src/main/core/Core.scala:31:21]
  wire        _exu_io_bj_valid;	// @[src/main/core/Core.scala:30:21]
  wire [31:0] _exu_io_bj_target;	// @[src/main/core/Core.scala:30:21]
  wire        _exu_io_pipe_in_ready;	// @[src/main/core/Core.scala:30:21]
  wire        _exu_io_pipe_out_valid;	// @[src/main/core/Core.scala:30:21]
  wire        _exu_io_pipe_out_bits_exe2wb_gpr_we;	// @[src/main/core/Core.scala:30:21]
  wire [31:0] _exu_io_pipe_out_bits_exe2wb_gpr_wdata;	// @[src/main/core/Core.scala:30:21]
  wire [3:0]  _exu_io_pipe_out_bits_exe2wb_gpr_waddr;	// @[src/main/core/Core.scala:30:21]
  wire        _exu_io_for_valid;	// @[src/main/core/Core.scala:30:21]
  wire [2:0]  _exu_io_for_processunit;	// @[src/main/core/Core.scala:30:21]
  wire        _exu_io_for_gpr_we;	// @[src/main/core/Core.scala:30:21]
  wire [31:0] _exu_io_for_gpr_wdata;	// @[src/main/core/Core.scala:30:21]
  wire [3:0]  _exu_io_for_gpr_waddr;	// @[src/main/core/Core.scala:30:21]
  wire        _exu_io_fencei_is_fencei;	// @[src/main/core/Core.scala:30:21]
  wire [31:0] _exu_io_fencei_flush_exu_fencei_flush_target;	// @[src/main/core/Core.scala:30:21]
  wire        _isu_io_pipe_in_ready;	// @[src/main/core/Core.scala:29:21]
  wire        _isu_io_pipe_out_valid;	// @[src/main/core/Core.scala:29:21]
  wire [2:0]  _isu_io_pipe_out_bits_is2exe_processunit;	// @[src/main/core/Core.scala:29:21]
  wire [3:0]  _isu_io_pipe_out_bits_is2exe_processtpe;	// @[src/main/core/Core.scala:29:21]
  wire [3:0]  _isu_io_pipe_out_bits_is2exe_bjtpe;	// @[src/main/core/Core.scala:29:21]
  wire        _isu_io_pipe_out_bits_is2exe_rfwe;	// @[src/main/core/Core.scala:29:21]
  wire [3:0]  _isu_io_pipe_out_bits_is2exe_rd_addr;	// @[src/main/core/Core.scala:29:21]
  wire [31:0] _isu_io_pipe_out_bits_is2exe_ch1;	// @[src/main/core/Core.scala:29:21]
  wire [31:0] _isu_io_pipe_out_bits_is2exe_ch2;	// @[src/main/core/Core.scala:29:21]
  wire [31:0] _isu_io_pipe_out_bits_is2exe_ch3;	// @[src/main/core/Core.scala:29:21]
  wire        _idu_io_pipe_in_ready;	// @[src/main/core/Core.scala:28:21]
  wire        _idu_io_pipe_out_valid;	// @[src/main/core/Core.scala:28:21]
  wire [2:0]  _idu_io_pipe_out_bits_id2is_processunit;	// @[src/main/core/Core.scala:28:21]
  wire [3:0]  _idu_io_pipe_out_bits_id2is_processtpe;	// @[src/main/core/Core.scala:28:21]
  wire [3:0]  _idu_io_pipe_out_bits_id2is_bjtpe;	// @[src/main/core/Core.scala:28:21]
  wire        _idu_io_pipe_out_bits_id2is_rfwe;	// @[src/main/core/Core.scala:28:21]
  wire [3:0]  _idu_io_pipe_out_bits_id2is_rd_addr;	// @[src/main/core/Core.scala:28:21]
  wire        _idu_io_pipe_out_bits_id2is_ch1tpe;	// @[src/main/core/Core.scala:28:21]
  wire [1:0]  _idu_io_pipe_out_bits_id2is_ch2tpe;	// @[src/main/core/Core.scala:28:21]
  wire [3:0]  _idu_io_pipe_out_bits_id2is_rs1_addr;	// @[src/main/core/Core.scala:28:21]
  wire [3:0]  _idu_io_pipe_out_bits_id2is_rs2_addr;	// @[src/main/core/Core.scala:28:21]
  wire [31:0] _idu_io_pipe_out_bits_id2is_reg_pc;	// @[src/main/core/Core.scala:28:21]
  wire [31:0] _idu_io_pipe_out_bits_id2is_imm;	// @[src/main/core/Core.scala:28:21]
  wire [11:0] _idu_io_pipe_out_bits_id2is_csr_addr;	// @[src/main/core/Core.scala:28:21]
  wire [31:0] _ifu_io_imem_araddr;	// @[src/main/core/Core.scala:27:21]
  wire        _ifu_io_imem_arvalid;	// @[src/main/core/Core.scala:27:21]
  wire        _ifu_io_imem_rready;	// @[src/main/core/Core.scala:27:21]
  wire        _ifu_io_pipe_in_ready;	// @[src/main/core/Core.scala:27:21]
  wire        _ifu_io_pipe_out_valid;	// @[src/main/core/Core.scala:27:21]
  wire [31:0] _ifu_io_pipe_out_bits_if2id_reg_pc;	// @[src/main/core/Core.scala:27:21]
  wire [31:0] _ifu_io_pipe_out_bits_if2id_inst;	// @[src/main/core/Core.scala:27:21]
  wire        _ifu_io_flush_flush_flg;	// @[src/main/core/Core.scala:27:21]
  reg         ready_r;	// @[src/main/core/Core.scala:41:26]
  reg         ifu_io_pipe_in_valid_r;	// @[src/main/core/Core.scala:43:38]
  reg  [31:0] idu_io_pipe_in_bits_r_if2id_reg_pc;	// @[src/main/core/Core.scala:107:33]
  reg  [31:0] idu_io_pipe_in_bits_r_if2id_inst;	// @[src/main/core/Core.scala:107:33]
  reg         idu_io_pipe_in_valid_r;	// @[src/main/core/Core.scala:108:34]
  reg  [2:0]  isu_io_pipe_in_bits_r_id2is_processunit;	// @[src/main/core/Core.scala:107:33]
  reg  [3:0]  isu_io_pipe_in_bits_r_id2is_processtpe;	// @[src/main/core/Core.scala:107:33]
  reg  [3:0]  isu_io_pipe_in_bits_r_id2is_bjtpe;	// @[src/main/core/Core.scala:107:33]
  reg         isu_io_pipe_in_bits_r_id2is_rfwe;	// @[src/main/core/Core.scala:107:33]
  reg  [3:0]  isu_io_pipe_in_bits_r_id2is_rd_addr;	// @[src/main/core/Core.scala:107:33]
  reg         isu_io_pipe_in_bits_r_id2is_ch1tpe;	// @[src/main/core/Core.scala:107:33]
  reg  [1:0]  isu_io_pipe_in_bits_r_id2is_ch2tpe;	// @[src/main/core/Core.scala:107:33]
  reg  [3:0]  isu_io_pipe_in_bits_r_id2is_rs1_addr;	// @[src/main/core/Core.scala:107:33]
  reg  [3:0]  isu_io_pipe_in_bits_r_id2is_rs2_addr;	// @[src/main/core/Core.scala:107:33]
  reg  [31:0] isu_io_pipe_in_bits_r_id2is_reg_pc;	// @[src/main/core/Core.scala:107:33]
  reg  [31:0] isu_io_pipe_in_bits_r_id2is_imm;	// @[src/main/core/Core.scala:107:33]
  reg  [11:0] isu_io_pipe_in_bits_r_id2is_csr_addr;	// @[src/main/core/Core.scala:107:33]
  reg         isu_io_pipe_in_valid_r;	// @[src/main/core/Core.scala:108:34]
  reg  [2:0]  exu_io_pipe_in_bits_r_is2exe_processunit;	// @[src/main/core/Core.scala:107:33]
  reg  [3:0]  exu_io_pipe_in_bits_r_is2exe_processtpe;	// @[src/main/core/Core.scala:107:33]
  reg  [3:0]  exu_io_pipe_in_bits_r_is2exe_bjtpe;	// @[src/main/core/Core.scala:107:33]
  reg         exu_io_pipe_in_bits_r_is2exe_rfwe;	// @[src/main/core/Core.scala:107:33]
  reg  [3:0]  exu_io_pipe_in_bits_r_is2exe_rd_addr;	// @[src/main/core/Core.scala:107:33]
  reg  [31:0] exu_io_pipe_in_bits_r_is2exe_ch1;	// @[src/main/core/Core.scala:107:33]
  reg  [31:0] exu_io_pipe_in_bits_r_is2exe_ch2;	// @[src/main/core/Core.scala:107:33]
  reg  [31:0] exu_io_pipe_in_bits_r_is2exe_ch3;	// @[src/main/core/Core.scala:107:33]
  reg         exu_io_pipe_in_valid_r;	// @[src/main/core/Core.scala:108:34]
  reg         wbu_io_pipe_in_bits_r_exe2wb_gpr_we;	// @[src/main/core/Core.scala:107:33]
  reg  [31:0] wbu_io_pipe_in_bits_r_exe2wb_gpr_wdata;	// @[src/main/core/Core.scala:107:33]
  reg  [3:0]  wbu_io_pipe_in_bits_r_exe2wb_gpr_waddr;	// @[src/main/core/Core.scala:107:33]
  reg         wbu_io_pipe_in_valid_r;	// @[src/main/core/Core.scala:108:34]
  always @(posedge clock) begin	// @[src/main/core/Core.scala:24:7]
    ready_r <= _ifu_io_pipe_in_ready;	// @[src/main/core/Core.scala:27:21, :41:26]
    if (_ifu_io_pipe_out_valid & _idu_io_pipe_in_ready) begin	// @[src/main/core/Core.scala:27:21, :28:21, :107:62]
      idu_io_pipe_in_bits_r_if2id_reg_pc <= _ifu_io_pipe_out_bits_if2id_reg_pc;	// @[src/main/core/Core.scala:27:21, :107:33]
      idu_io_pipe_in_bits_r_if2id_inst <= _ifu_io_pipe_out_bits_if2id_inst;	// @[src/main/core/Core.scala:27:21, :107:33]
    end
    if (_idu_io_pipe_out_valid & _isu_io_pipe_in_ready) begin	// @[src/main/core/Core.scala:28:21, :29:21, :107:62]
      isu_io_pipe_in_bits_r_id2is_processunit <= _idu_io_pipe_out_bits_id2is_processunit;	// @[src/main/core/Core.scala:28:21, :107:33]
      isu_io_pipe_in_bits_r_id2is_processtpe <= _idu_io_pipe_out_bits_id2is_processtpe;	// @[src/main/core/Core.scala:28:21, :107:33]
      isu_io_pipe_in_bits_r_id2is_bjtpe <= _idu_io_pipe_out_bits_id2is_bjtpe;	// @[src/main/core/Core.scala:28:21, :107:33]
      isu_io_pipe_in_bits_r_id2is_rfwe <= _idu_io_pipe_out_bits_id2is_rfwe;	// @[src/main/core/Core.scala:28:21, :107:33]
      isu_io_pipe_in_bits_r_id2is_rd_addr <= _idu_io_pipe_out_bits_id2is_rd_addr;	// @[src/main/core/Core.scala:28:21, :107:33]
      isu_io_pipe_in_bits_r_id2is_ch1tpe <= _idu_io_pipe_out_bits_id2is_ch1tpe;	// @[src/main/core/Core.scala:28:21, :107:33]
      isu_io_pipe_in_bits_r_id2is_ch2tpe <= _idu_io_pipe_out_bits_id2is_ch2tpe;	// @[src/main/core/Core.scala:28:21, :107:33]
      isu_io_pipe_in_bits_r_id2is_rs1_addr <= _idu_io_pipe_out_bits_id2is_rs1_addr;	// @[src/main/core/Core.scala:28:21, :107:33]
      isu_io_pipe_in_bits_r_id2is_rs2_addr <= _idu_io_pipe_out_bits_id2is_rs2_addr;	// @[src/main/core/Core.scala:28:21, :107:33]
      isu_io_pipe_in_bits_r_id2is_reg_pc <= _idu_io_pipe_out_bits_id2is_reg_pc;	// @[src/main/core/Core.scala:28:21, :107:33]
      isu_io_pipe_in_bits_r_id2is_imm <= _idu_io_pipe_out_bits_id2is_imm;	// @[src/main/core/Core.scala:28:21, :107:33]
      isu_io_pipe_in_bits_r_id2is_csr_addr <= _idu_io_pipe_out_bits_id2is_csr_addr;	// @[src/main/core/Core.scala:28:21, :107:33]
    end
    if (_isu_io_pipe_out_valid & _exu_io_pipe_in_ready) begin	// @[src/main/core/Core.scala:29:21, :30:21, :107:62]
      exu_io_pipe_in_bits_r_is2exe_processunit <=
        _isu_io_pipe_out_bits_is2exe_processunit;	// @[src/main/core/Core.scala:29:21, :107:33]
      exu_io_pipe_in_bits_r_is2exe_processtpe <= _isu_io_pipe_out_bits_is2exe_processtpe;	// @[src/main/core/Core.scala:29:21, :107:33]
      exu_io_pipe_in_bits_r_is2exe_bjtpe <= _isu_io_pipe_out_bits_is2exe_bjtpe;	// @[src/main/core/Core.scala:29:21, :107:33]
      exu_io_pipe_in_bits_r_is2exe_rfwe <= _isu_io_pipe_out_bits_is2exe_rfwe;	// @[src/main/core/Core.scala:29:21, :107:33]
      exu_io_pipe_in_bits_r_is2exe_rd_addr <= _isu_io_pipe_out_bits_is2exe_rd_addr;	// @[src/main/core/Core.scala:29:21, :107:33]
      exu_io_pipe_in_bits_r_is2exe_ch1 <= _isu_io_pipe_out_bits_is2exe_ch1;	// @[src/main/core/Core.scala:29:21, :107:33]
      exu_io_pipe_in_bits_r_is2exe_ch2 <= _isu_io_pipe_out_bits_is2exe_ch2;	// @[src/main/core/Core.scala:29:21, :107:33]
      exu_io_pipe_in_bits_r_is2exe_ch3 <= _isu_io_pipe_out_bits_is2exe_ch3;	// @[src/main/core/Core.scala:29:21, :107:33]
    end
    if (_exu_io_pipe_out_valid & _wbu_io_pipe_in_ready) begin	// @[src/main/core/Core.scala:30:21, :31:21, :107:62]
      wbu_io_pipe_in_bits_r_exe2wb_gpr_we <= _exu_io_pipe_out_bits_exe2wb_gpr_we;	// @[src/main/core/Core.scala:30:21, :107:33]
      wbu_io_pipe_in_bits_r_exe2wb_gpr_wdata <= _exu_io_pipe_out_bits_exe2wb_gpr_wdata;	// @[src/main/core/Core.scala:30:21, :107:33]
      wbu_io_pipe_in_bits_r_exe2wb_gpr_waddr <= _exu_io_pipe_out_bits_exe2wb_gpr_waddr;	// @[src/main/core/Core.scala:30:21, :107:33]
    end
    if (reset) begin	// @[src/main/core/Core.scala:24:7]
      ifu_io_pipe_in_valid_r <= 1'h0;	// @[src/main/core/Core.scala:43:38]
      idu_io_pipe_in_valid_r <= 1'h0;	// @[src/main/core/Core.scala:108:34]
      isu_io_pipe_in_valid_r <= 1'h0;	// @[src/main/core/Core.scala:108:34]
      exu_io_pipe_in_valid_r <= 1'h0;	// @[src/main/core/Core.scala:108:34]
      wbu_io_pipe_in_valid_r <= 1'h0;	// @[src/main/core/Core.scala:108:34]
    end
    else begin	// @[src/main/core/Core.scala:24:7]
      ifu_io_pipe_in_valid_r <= _ifu_io_pipe_in_ready & ready_r | ifu_io_pipe_in_valid_r;	// @[src/main/core/Core.scala:27:21, :41:26, :43:{38,77}]
      if (_idu_io_pipe_in_ready)	// @[src/main/core/Core.scala:28:21]
        idu_io_pipe_in_valid_r <= _ifu_io_pipe_out_valid;	// @[src/main/core/Core.scala:27:21, :108:34]
      if (_isu_io_pipe_in_ready)	// @[src/main/core/Core.scala:29:21]
        isu_io_pipe_in_valid_r <= _idu_io_pipe_out_valid;	// @[src/main/core/Core.scala:28:21, :108:34]
      if (_exu_io_pipe_in_ready)	// @[src/main/core/Core.scala:30:21]
        exu_io_pipe_in_valid_r <= _isu_io_pipe_out_valid;	// @[src/main/core/Core.scala:29:21, :108:34]
      if (_wbu_io_pipe_in_ready)	// @[src/main/core/Core.scala:31:21]
        wbu_io_pipe_in_valid_r <= _exu_io_pipe_out_valid;	// @[src/main/core/Core.scala:30:21, :108:34]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/core/Core.scala:24:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/core/Core.scala:24:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/core/Core.scala:24:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:10];	// @[src/main/core/Core.scala:24:7]
    initial begin	// @[src/main/core/Core.scala:24:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/core/Core.scala:24:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/core/Core.scala:24:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/core/Core.scala:24:7]
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/core/Core.scala:24:7]
        end	// @[src/main/core/Core.scala:24:7]
        ready_r = _RANDOM[4'h0][0];	// @[src/main/core/Core.scala:24:7, :41:26]
        ifu_io_pipe_in_valid_r = _RANDOM[4'h0][1];	// @[src/main/core/Core.scala:24:7, :41:26, :43:38]
        idu_io_pipe_in_bits_r_if2id_reg_pc = {_RANDOM[4'h0][31:2], _RANDOM[4'h1][1:0]};	// @[src/main/core/Core.scala:24:7, :41:26, :107:33]
        idu_io_pipe_in_bits_r_if2id_inst = {_RANDOM[4'h1][31:2], _RANDOM[4'h2][1:0]};	// @[src/main/core/Core.scala:24:7, :107:33]
        idu_io_pipe_in_valid_r = _RANDOM[4'h2][2];	// @[src/main/core/Core.scala:24:7, :107:33, :108:34]
        isu_io_pipe_in_bits_r_id2is_processunit = _RANDOM[4'h2][5:3];	// @[src/main/core/Core.scala:24:7, :107:33]
        isu_io_pipe_in_bits_r_id2is_processtpe = _RANDOM[4'h2][9:6];	// @[src/main/core/Core.scala:24:7, :107:33]
        isu_io_pipe_in_bits_r_id2is_bjtpe = _RANDOM[4'h2][13:10];	// @[src/main/core/Core.scala:24:7, :107:33]
        isu_io_pipe_in_bits_r_id2is_rfwe = _RANDOM[4'h2][14];	// @[src/main/core/Core.scala:24:7, :107:33]
        isu_io_pipe_in_bits_r_id2is_rd_addr = _RANDOM[4'h2][18:15];	// @[src/main/core/Core.scala:24:7, :107:33]
        isu_io_pipe_in_bits_r_id2is_ch1tpe = _RANDOM[4'h2][19];	// @[src/main/core/Core.scala:24:7, :107:33]
        isu_io_pipe_in_bits_r_id2is_ch2tpe = _RANDOM[4'h2][21:20];	// @[src/main/core/Core.scala:24:7, :107:33]
        isu_io_pipe_in_bits_r_id2is_rs1_addr = _RANDOM[4'h2][25:22];	// @[src/main/core/Core.scala:24:7, :107:33]
        isu_io_pipe_in_bits_r_id2is_rs2_addr = _RANDOM[4'h2][29:26];	// @[src/main/core/Core.scala:24:7, :107:33]
        isu_io_pipe_in_bits_r_id2is_reg_pc = {_RANDOM[4'h2][31:30], _RANDOM[4'h3][29:0]};	// @[src/main/core/Core.scala:24:7, :107:33]
        isu_io_pipe_in_bits_r_id2is_imm = {_RANDOM[4'h3][31:30], _RANDOM[4'h4][29:0]};	// @[src/main/core/Core.scala:24:7, :107:33]
        isu_io_pipe_in_bits_r_id2is_csr_addr = {_RANDOM[4'h4][31:30], _RANDOM[4'h5][9:0]};	// @[src/main/core/Core.scala:24:7, :107:33]
        isu_io_pipe_in_valid_r = _RANDOM[4'h5][10];	// @[src/main/core/Core.scala:24:7, :107:33, :108:34]
        exu_io_pipe_in_bits_r_is2exe_processunit = _RANDOM[4'h5][13:11];	// @[src/main/core/Core.scala:24:7, :107:33]
        exu_io_pipe_in_bits_r_is2exe_processtpe = _RANDOM[4'h5][17:14];	// @[src/main/core/Core.scala:24:7, :107:33]
        exu_io_pipe_in_bits_r_is2exe_bjtpe = _RANDOM[4'h5][21:18];	// @[src/main/core/Core.scala:24:7, :107:33]
        exu_io_pipe_in_bits_r_is2exe_rfwe = _RANDOM[4'h5][22];	// @[src/main/core/Core.scala:24:7, :107:33]
        exu_io_pipe_in_bits_r_is2exe_rd_addr = _RANDOM[4'h5][26:23];	// @[src/main/core/Core.scala:24:7, :107:33]
        exu_io_pipe_in_bits_r_is2exe_ch1 = {_RANDOM[4'h5][31:27], _RANDOM[4'h6][26:0]};	// @[src/main/core/Core.scala:24:7, :107:33]
        exu_io_pipe_in_bits_r_is2exe_ch2 = {_RANDOM[4'h6][31:27], _RANDOM[4'h7][26:0]};	// @[src/main/core/Core.scala:24:7, :107:33]
        exu_io_pipe_in_bits_r_is2exe_ch3 = {_RANDOM[4'h7][31:27], _RANDOM[4'h8][26:0]};	// @[src/main/core/Core.scala:24:7, :107:33]
        exu_io_pipe_in_valid_r = _RANDOM[4'h8][27];	// @[src/main/core/Core.scala:24:7, :107:33, :108:34]
        wbu_io_pipe_in_bits_r_exe2wb_gpr_we = _RANDOM[4'h8][28];	// @[src/main/core/Core.scala:24:7, :107:33]
        wbu_io_pipe_in_bits_r_exe2wb_gpr_wdata =
          {_RANDOM[4'h8][31:29], _RANDOM[4'h9][28:0]};	// @[src/main/core/Core.scala:24:7, :107:33]
        wbu_io_pipe_in_bits_r_exe2wb_gpr_waddr = {_RANDOM[4'h9][31:29], _RANDOM[4'hA][0]};	// @[src/main/core/Core.scala:24:7, :107:33]
        wbu_io_pipe_in_valid_r = _RANDOM[4'hA][1];	// @[src/main/core/Core.scala:24:7, :107:33, :108:34]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/core/Core.scala:24:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/core/Core.scala:24:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ysyx_24080032_IFU ifu (	// @[src/main/core/Core.scala:27:21]
    .clock                                   (clock),
    .reset                                   (reset),
    .io_imem_araddr                          (_ifu_io_imem_araddr),
    .io_imem_arvalid                         (_ifu_io_imem_arvalid),
    .io_imem_arready                         (_icache_io_in_arready),	// @[src/main/core/Core.scala:57:24]
    .io_imem_rdata                           (_icache_io_in_rdata),	// @[src/main/core/Core.scala:57:24]
    .io_imem_rvalid                          (_icache_io_in_rvalid),	// @[src/main/core/Core.scala:57:24]
    .io_imem_rready                          (_ifu_io_imem_rready),
    .io_pipe_in_ready                        (_ifu_io_pipe_in_ready),
    .io_pipe_in_valid                        (ifu_io_pipe_in_valid_r),	// @[src/main/core/Core.scala:43:38]
    .io_pipe_out_ready                       (_idu_io_pipe_in_ready),	// @[src/main/core/Core.scala:28:21]
    .io_pipe_out_valid                       (_ifu_io_pipe_out_valid),
    .io_pipe_out_bits_if2id_reg_pc           (_ifu_io_pipe_out_bits_if2id_reg_pc),
    .io_pipe_out_bits_if2id_inst             (_ifu_io_pipe_out_bits_if2id_inst),
    .io_bj_valid                             (_exu_io_bj_valid),	// @[src/main/core/Core.scala:30:21]
    .io_bj_target                            (_exu_io_bj_target),	// @[src/main/core/Core.scala:30:21]
    .io_flush_flush_flg                      (_ifu_io_flush_flush_flg),
    .io_fencei_flush_exu_fencei_flush_target
      (_exu_io_fencei_flush_exu_fencei_flush_target),	// @[src/main/core/Core.scala:30:21]
    .io_fencei_flush_icache_fencing          (_icache_io_fencei_flush_icache_fencing)	// @[src/main/core/Core.scala:57:24]
  );	// @[src/main/core/Core.scala:27:21]
  ysyx_24080032_IDU idu (	// @[src/main/core/Core.scala:28:21]
    .clock                              (clock),
    .reset                              (reset),
    .io_pipe_in_ready                   (_idu_io_pipe_in_ready),
    .io_pipe_in_valid                   (idu_io_pipe_in_valid_r),	// @[src/main/core/Core.scala:108:34]
    .io_pipe_in_bits_if2id_reg_pc       (idu_io_pipe_in_bits_r_if2id_reg_pc),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_if2id_inst         (idu_io_pipe_in_bits_r_if2id_inst),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_out_ready                  (_isu_io_pipe_in_ready),	// @[src/main/core/Core.scala:29:21]
    .io_pipe_out_valid                  (_idu_io_pipe_out_valid),
    .io_pipe_out_bits_id2is_processunit (_idu_io_pipe_out_bits_id2is_processunit),
    .io_pipe_out_bits_id2is_processtpe  (_idu_io_pipe_out_bits_id2is_processtpe),
    .io_pipe_out_bits_id2is_bjtpe       (_idu_io_pipe_out_bits_id2is_bjtpe),
    .io_pipe_out_bits_id2is_rfwe        (_idu_io_pipe_out_bits_id2is_rfwe),
    .io_pipe_out_bits_id2is_rd_addr     (_idu_io_pipe_out_bits_id2is_rd_addr),
    .io_pipe_out_bits_id2is_ch1tpe      (_idu_io_pipe_out_bits_id2is_ch1tpe),
    .io_pipe_out_bits_id2is_ch2tpe      (_idu_io_pipe_out_bits_id2is_ch2tpe),
    .io_pipe_out_bits_id2is_rs1_addr    (_idu_io_pipe_out_bits_id2is_rs1_addr),
    .io_pipe_out_bits_id2is_rs2_addr    (_idu_io_pipe_out_bits_id2is_rs2_addr),
    .io_pipe_out_bits_id2is_reg_pc      (_idu_io_pipe_out_bits_id2is_reg_pc),
    .io_pipe_out_bits_id2is_imm         (_idu_io_pipe_out_bits_id2is_imm),
    .io_pipe_out_bits_id2is_csr_addr    (_idu_io_pipe_out_bits_id2is_csr_addr),
    .io_flush_flush_flg                 (_ifu_io_flush_flush_flg)	// @[src/main/core/Core.scala:27:21]
  );	// @[src/main/core/Core.scala:28:21]
  ysyx_24080032_ISU isu (	// @[src/main/core/Core.scala:29:21]
    .clock                               (clock),
    .reset                               (reset),
    .io_pipe_in_ready                    (_isu_io_pipe_in_ready),
    .io_pipe_in_valid                    (isu_io_pipe_in_valid_r),	// @[src/main/core/Core.scala:108:34]
    .io_pipe_in_bits_id2is_processunit   (isu_io_pipe_in_bits_r_id2is_processunit),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_id2is_processtpe    (isu_io_pipe_in_bits_r_id2is_processtpe),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_id2is_bjtpe         (isu_io_pipe_in_bits_r_id2is_bjtpe),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_id2is_rfwe          (isu_io_pipe_in_bits_r_id2is_rfwe),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_id2is_rd_addr       (isu_io_pipe_in_bits_r_id2is_rd_addr),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_id2is_ch1tpe        (isu_io_pipe_in_bits_r_id2is_ch1tpe),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_id2is_ch2tpe        (isu_io_pipe_in_bits_r_id2is_ch2tpe),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_id2is_rs1_addr      (isu_io_pipe_in_bits_r_id2is_rs1_addr),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_id2is_rs2_addr      (isu_io_pipe_in_bits_r_id2is_rs2_addr),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_id2is_reg_pc        (isu_io_pipe_in_bits_r_id2is_reg_pc),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_id2is_imm           (isu_io_pipe_in_bits_r_id2is_imm),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_id2is_csr_addr      (isu_io_pipe_in_bits_r_id2is_csr_addr),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_out_ready                   (_exu_io_pipe_in_ready),	// @[src/main/core/Core.scala:30:21]
    .io_pipe_out_valid                   (_isu_io_pipe_out_valid),
    .io_pipe_out_bits_is2exe_processunit (_isu_io_pipe_out_bits_is2exe_processunit),
    .io_pipe_out_bits_is2exe_processtpe  (_isu_io_pipe_out_bits_is2exe_processtpe),
    .io_pipe_out_bits_is2exe_bjtpe       (_isu_io_pipe_out_bits_is2exe_bjtpe),
    .io_pipe_out_bits_is2exe_rfwe        (_isu_io_pipe_out_bits_is2exe_rfwe),
    .io_pipe_out_bits_is2exe_rd_addr     (_isu_io_pipe_out_bits_is2exe_rd_addr),
    .io_pipe_out_bits_is2exe_ch1         (_isu_io_pipe_out_bits_is2exe_ch1),
    .io_pipe_out_bits_is2exe_ch2         (_isu_io_pipe_out_bits_is2exe_ch2),
    .io_pipe_out_bits_is2exe_ch3         (_isu_io_pipe_out_bits_is2exe_ch3),
    .io_gpr_we                           (_wbu_io_gpr_we),	// @[src/main/core/Core.scala:31:21]
    .io_gpr_wdata                        (_wbu_io_gpr_wdata),	// @[src/main/core/Core.scala:31:21]
    .io_gpr_waddr                        (_wbu_io_gpr_waddr),	// @[src/main/core/Core.scala:31:21]
    .io_for_ex_valid                     (_exu_io_for_valid),	// @[src/main/core/Core.scala:30:21]
    .io_for_ex_processunit               (_exu_io_for_processunit),	// @[src/main/core/Core.scala:30:21]
    .io_for_ex_gpr_we                    (_exu_io_for_gpr_we),	// @[src/main/core/Core.scala:30:21]
    .io_for_ex_gpr_wdata                 (_exu_io_for_gpr_wdata),	// @[src/main/core/Core.scala:30:21]
    .io_for_ex_gpr_waddr                 (_exu_io_for_gpr_waddr),	// @[src/main/core/Core.scala:30:21]
    .io_for_wb_gpr_we                    (_wbu_io_for_gpr_we),	// @[src/main/core/Core.scala:31:21]
    .io_for_wb_gpr_wdata                 (_wbu_io_for_gpr_wdata),	// @[src/main/core/Core.scala:31:21]
    .io_for_wb_gpr_waddr                 (_wbu_io_for_gpr_waddr),	// @[src/main/core/Core.scala:31:21]
    .io_flush_flush_flg                  (_ifu_io_flush_flush_flg)	// @[src/main/core/Core.scala:27:21]
  );	// @[src/main/core/Core.scala:29:21]
  ysyx_24080032_EXU exu (	// @[src/main/core/Core.scala:30:21]
    .clock                                   (clock),
    .reset                                   (reset),
    .io_dmem_araddr                          (io_dmem_araddr),
    .io_dmem_arvalid                         (io_dmem_arvalid),
    .io_dmem_arready                         (io_dmem_arready),
    .io_dmem_arsize                          (io_dmem_arsize),
    .io_dmem_rdata                           (io_dmem_rdata),
    .io_dmem_rvalid                          (io_dmem_rvalid),
    .io_dmem_rready                          (io_dmem_rready),
    .io_dmem_awaddr                          (io_dmem_awaddr),
    .io_dmem_awvalid                         (io_dmem_awvalid),
    .io_dmem_awready                         (io_dmem_awready),
    .io_dmem_awsize                          (io_dmem_awsize),
    .io_dmem_wdata                           (io_dmem_wdata),
    .io_dmem_wstrb                           (io_dmem_wstrb),
    .io_dmem_wvalid                          (io_dmem_wvalid),
    .io_dmem_wready                          (io_dmem_wready),
    .io_dmem_bvalid                          (io_dmem_bvalid),
    .io_dmem_bready                          (io_dmem_bready),
    .io_bj_valid                             (_exu_io_bj_valid),
    .io_bj_target                            (_exu_io_bj_target),
    .io_pipe_in_ready                        (_exu_io_pipe_in_ready),
    .io_pipe_in_valid                        (exu_io_pipe_in_valid_r),	// @[src/main/core/Core.scala:108:34]
    .io_pipe_in_bits_is2exe_processunit      (exu_io_pipe_in_bits_r_is2exe_processunit),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_is2exe_processtpe       (exu_io_pipe_in_bits_r_is2exe_processtpe),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_is2exe_bjtpe            (exu_io_pipe_in_bits_r_is2exe_bjtpe),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_is2exe_rfwe             (exu_io_pipe_in_bits_r_is2exe_rfwe),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_is2exe_rd_addr          (exu_io_pipe_in_bits_r_is2exe_rd_addr),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_is2exe_ch1              (exu_io_pipe_in_bits_r_is2exe_ch1),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_is2exe_ch2              (exu_io_pipe_in_bits_r_is2exe_ch2),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_is2exe_ch3              (exu_io_pipe_in_bits_r_is2exe_ch3),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_out_ready                       (_wbu_io_pipe_in_ready),	// @[src/main/core/Core.scala:31:21]
    .io_pipe_out_valid                       (_exu_io_pipe_out_valid),
    .io_pipe_out_bits_exe2wb_gpr_we          (_exu_io_pipe_out_bits_exe2wb_gpr_we),
    .io_pipe_out_bits_exe2wb_gpr_wdata       (_exu_io_pipe_out_bits_exe2wb_gpr_wdata),
    .io_pipe_out_bits_exe2wb_gpr_waddr       (_exu_io_pipe_out_bits_exe2wb_gpr_waddr),
    .io_for_valid                            (_exu_io_for_valid),
    .io_for_processunit                      (_exu_io_for_processunit),
    .io_for_gpr_we                           (_exu_io_for_gpr_we),
    .io_for_gpr_wdata                        (_exu_io_for_gpr_wdata),
    .io_for_gpr_waddr                        (_exu_io_for_gpr_waddr),
    .io_fencei_is_fencei                     (_exu_io_fencei_is_fencei),
    .io_fencei_fencei_done                   (_icache_io_fencei_fencei_done),	// @[src/main/core/Core.scala:57:24]
    .io_fencei_flush_exu_fencei_flush_target
      (_exu_io_fencei_flush_exu_fencei_flush_target)
  );	// @[src/main/core/Core.scala:30:21]
  ysyx_24080032_WBU wbu (	// @[src/main/core/Core.scala:31:21]
    .io_gpr_we                        (_wbu_io_gpr_we),
    .io_gpr_waddr                     (_wbu_io_gpr_waddr),
    .io_gpr_wdata                     (_wbu_io_gpr_wdata),
    .io_pipe_in_ready                 (_wbu_io_pipe_in_ready),
    .io_pipe_in_valid                 (wbu_io_pipe_in_valid_r),	// @[src/main/core/Core.scala:108:34]
    .io_pipe_in_bits_exe2wb_gpr_we    (wbu_io_pipe_in_bits_r_exe2wb_gpr_we),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_exe2wb_gpr_wdata (wbu_io_pipe_in_bits_r_exe2wb_gpr_wdata),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_in_bits_exe2wb_gpr_waddr (wbu_io_pipe_in_bits_r_exe2wb_gpr_waddr),	// @[src/main/core/Core.scala:107:33]
    .io_pipe_out_ready                (1'h1),
    .io_pipe_out_valid                (/* unused */),
    .io_for_gpr_we                    (_wbu_io_for_gpr_we),
    .io_for_gpr_wdata                 (_wbu_io_for_gpr_wdata),
    .io_for_gpr_waddr                 (_wbu_io_for_gpr_waddr)
  );	// @[src/main/core/Core.scala:31:21]
  ysyx_24080032_iCache icache (	// @[src/main/core/Core.scala:57:24]
    .clock                          (clock),
    .reset                          (reset),
    .io_in_araddr                   (_ifu_io_imem_araddr),	// @[src/main/core/Core.scala:27:21]
    .io_in_arvalid                  (_ifu_io_imem_arvalid),	// @[src/main/core/Core.scala:27:21]
    .io_in_arready                  (_icache_io_in_arready),
    .io_in_rdata                    (_icache_io_in_rdata),
    .io_in_rvalid                   (_icache_io_in_rvalid),
    .io_in_rready                   (_ifu_io_imem_rready),	// @[src/main/core/Core.scala:27:21]
    .io_out_araddr                  (io_imem_araddr),
    .io_out_arvalid                 (io_imem_arvalid),
    .io_out_arready                 (io_imem_arready),
    .io_out_arsize                  (io_imem_arsize),
    .io_out_arburst                 (io_imem_arburst),
    .io_out_rdata                   (io_imem_rdata),
    .io_out_rvalid                  (io_imem_rvalid),
    .io_out_rready                  (io_imem_rready),
    .io_out_rlast                   (io_imem_rlast),
    .io_fencei_is_fencei            (_exu_io_fencei_is_fencei),	// @[src/main/core/Core.scala:30:21]
    .io_fencei_fencei_done          (_icache_io_fencei_fencei_done),
    .io_fencei_flush_icache_fencing (_icache_io_fencei_flush_icache_fencing)
  );	// @[src/main/core/Core.scala:57:24]
endmodule

// Generated by CIRCT firtool-1.131.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module ysyx_24080032_Xbar(	// @[src/main/bus/Xbar.scala:28:7]
  input         clock,	// @[src/main/bus/Xbar.scala:28:7]
                reset,	// @[src/main/bus/Xbar.scala:28:7]
  input  [31:0] io_imem_araddr,	// @[src/main/bus/Xbar.scala:29:16]
  input         io_imem_arvalid,	// @[src/main/bus/Xbar.scala:29:16]
  output        io_imem_arready,	// @[src/main/bus/Xbar.scala:29:16]
  input  [2:0]  io_imem_arsize,	// @[src/main/bus/Xbar.scala:29:16]
  input  [1:0]  io_imem_arburst,	// @[src/main/bus/Xbar.scala:29:16]
  output [31:0] io_imem_rdata,	// @[src/main/bus/Xbar.scala:29:16]
  output        io_imem_rvalid,	// @[src/main/bus/Xbar.scala:29:16]
  input         io_imem_rready,	// @[src/main/bus/Xbar.scala:29:16]
  output        io_imem_rlast,	// @[src/main/bus/Xbar.scala:29:16]
  input  [31:0] io_dmem_araddr,	// @[src/main/bus/Xbar.scala:29:16]
  input         io_dmem_arvalid,	// @[src/main/bus/Xbar.scala:29:16]
  output        io_dmem_arready,	// @[src/main/bus/Xbar.scala:29:16]
  input  [2:0]  io_dmem_arsize,	// @[src/main/bus/Xbar.scala:29:16]
  output [31:0] io_dmem_rdata,	// @[src/main/bus/Xbar.scala:29:16]
  output        io_dmem_rvalid,	// @[src/main/bus/Xbar.scala:29:16]
  input         io_dmem_rready,	// @[src/main/bus/Xbar.scala:29:16]
  input  [31:0] io_dmem_awaddr,	// @[src/main/bus/Xbar.scala:29:16]
  input         io_dmem_awvalid,	// @[src/main/bus/Xbar.scala:29:16]
  output        io_dmem_awready,	// @[src/main/bus/Xbar.scala:29:16]
  input  [2:0]  io_dmem_awsize,	// @[src/main/bus/Xbar.scala:29:16]
  input  [31:0] io_dmem_wdata,	// @[src/main/bus/Xbar.scala:29:16]
  input  [3:0]  io_dmem_wstrb,	// @[src/main/bus/Xbar.scala:29:16]
  input         io_dmem_wvalid,	// @[src/main/bus/Xbar.scala:29:16]
  output        io_dmem_wready,	// @[src/main/bus/Xbar.scala:29:16]
                io_dmem_bvalid,	// @[src/main/bus/Xbar.scala:29:16]
  input         io_dmem_bready,	// @[src/main/bus/Xbar.scala:29:16]
  output [31:0] io_soc_araddr,	// @[src/main/bus/Xbar.scala:29:16]
  output        io_soc_arvalid,	// @[src/main/bus/Xbar.scala:29:16]
  input         io_soc_arready,	// @[src/main/bus/Xbar.scala:29:16]
  output [2:0]  io_soc_arsize,	// @[src/main/bus/Xbar.scala:29:16]
  output [1:0]  io_soc_arburst,	// @[src/main/bus/Xbar.scala:29:16]
  input  [31:0] io_soc_rdata,	// @[src/main/bus/Xbar.scala:29:16]
  input         io_soc_rvalid,	// @[src/main/bus/Xbar.scala:29:16]
  output        io_soc_rready,	// @[src/main/bus/Xbar.scala:29:16]
  input         io_soc_rlast,	// @[src/main/bus/Xbar.scala:29:16]
  output [31:0] io_soc_awaddr,	// @[src/main/bus/Xbar.scala:29:16]
  output        io_soc_awvalid,	// @[src/main/bus/Xbar.scala:29:16]
  input         io_soc_awready,	// @[src/main/bus/Xbar.scala:29:16]
  output [2:0]  io_soc_awsize,	// @[src/main/bus/Xbar.scala:29:16]
  output [31:0] io_soc_wdata,	// @[src/main/bus/Xbar.scala:29:16]
  output [3:0]  io_soc_wstrb,	// @[src/main/bus/Xbar.scala:29:16]
  output        io_soc_wvalid,	// @[src/main/bus/Xbar.scala:29:16]
  input         io_soc_wready,	// @[src/main/bus/Xbar.scala:29:16]
  output        io_soc_wlast,	// @[src/main/bus/Xbar.scala:29:16]
  input         io_soc_bvalid,	// @[src/main/bus/Xbar.scala:29:16]
  output        io_soc_bready,	// @[src/main/bus/Xbar.scala:29:16]
  output [31:0] io_clint_araddr,	// @[src/main/bus/Xbar.scala:29:16]
  output        io_clint_arvalid,	// @[src/main/bus/Xbar.scala:29:16]
  input         io_clint_arready,	// @[src/main/bus/Xbar.scala:29:16]
  input  [31:0] io_clint_rdata,	// @[src/main/bus/Xbar.scala:29:16]
  input         io_clint_rvalid,	// @[src/main/bus/Xbar.scala:29:16]
  output        io_clint_rready	// @[src/main/bus/Xbar.scala:29:16]
);

  reg  [1:0]  c_state;	// @[src/main/bus/Xbar.scala:33:26]
  wire        isdmem = io_dmem_arvalid | io_dmem_awvalid;	// @[src/main/bus/Xbar.scala:40:38]
  wire        _n_state_T_12 = c_state == 2'h2;	// @[src/main/bus/Xbar.scala:33:26, :41:86]
  wire        isimem = io_imem_arvalid & ~(isdmem | (&c_state) | _n_state_T_12);	// @[src/main/bus/Xbar.scala:33:26, :40:{21,38}, :41:{21,42,50,61,75,86}]
  wire        isclint =
    (|(io_dmem_araddr[31:25])) & io_dmem_araddr < 32'h2010000 | (|(io_dmem_awaddr[31:25]))
    & io_dmem_awaddr < 32'h2010000;	// @[src/main/bus/Xbar.scala:38:{41,65,83}, :39:{41,65,83}, :43:33]
  wire        _n_state_T_2 = isdmem & isclint;	// @[src/main/bus/Xbar.scala:40:38, :43:33, :55:21]
  wire        _n_state_T_10 = c_state == 2'h1;	// @[src/main/bus/Xbar.scala:33:26, :51:42, src/main/scala/chisel3/util/Mux.scala:130:16]
  reg  [1:0]  casez_tmp;	// @[src/main/bus/Xbar.scala:51:42]
  always @(*) begin	// @[src/main/bus/Xbar.scala:41:{61,86}, :51:42]
    casez (c_state)	// @[src/main/bus/Xbar.scala:33:26, :41:{61,86}, :51:42]
      2'b00:
        casez_tmp = isimem ? 2'h1 : isdmem & ~isclint ? 2'h2 : {2{_n_state_T_2}};	// @[src/main/bus/Xbar.scala:40:38, :41:{21,61,86}, :43:33, :51:42, :54:{21,24}, :55:21, src/main/scala/chisel3/util/Mux.scala:130:16]
      2'b01:
        casez_tmp = io_soc_rvalid & io_soc_rlast ? {1'h0, io_imem_arvalid} : 2'h1;	// @[src/main/bus/Xbar.scala:28:7, :41:{61,86}, :47:36, :51:42, :57:{27,43}, src/main/scala/chisel3/util/Mux.scala:130:16]
      2'b10:
        casez_tmp = {~(io_soc_rvalid | io_soc_bvalid), 1'h0};	// @[src/main/bus/Xbar.scala:28:7, :41:{61,86}, :48:36, :51:42, :58:27]
      default:
        casez_tmp = io_clint_rvalid | io_soc_bvalid ? 2'h0 : 2'h3;	// @[src/main/bus/Xbar.scala:41:{61,86}, :49:40, :51:42, :59:27]
    endcase	// @[src/main/bus/Xbar.scala:33:26, :41:{61,86}, :51:42]
  end // always @(*)
  wire [1:0]  n_state = casez_tmp;	// @[src/main/bus/Xbar.scala:34:30, :51:42]
  wire        _GEN = c_state == 2'h0;	// @[src/main/bus/Xbar.scala:33:26, :67:20]
  wire        _GEN_0 = isdmem & ~isclint;	// @[src/main/bus/Xbar.scala:40:38, :43:33, :54:24, :71:31]
  wire        _GEN_1 = isimem | _GEN_0;	// @[src/main/bus/Xbar.scala:41:21, :69:25, :71:{31,42}, :73:41, :140:25]
  wire        _GEN_2 = _GEN ? isimem : _n_state_T_10;	// @[src/main/bus/AXI.scala:100:24, src/main/bus/Xbar.scala:41:21, :51:42, :67:20, :69:25, :92:23]
  reg  [31:0] casez_tmp_0;	// @[src/main/bus/Xbar.scala:67:20, :69:25]
  always @(*) begin	// @[src/main/bus/AXI.scala:90:25, src/main/bus/Xbar.scala:41:86, :51:42, :67:20, :69:25, :119:23]
    casez (c_state)	// @[src/main/bus/AXI.scala:90:25, src/main/bus/Xbar.scala:33:26, :41:86, :51:42, :67:20, :69:25, :119:23]
      2'b00:
        casez_tmp_0 = isimem ? io_imem_araddr : _GEN_0 ? io_dmem_araddr : 32'h0;	// @[src/main/bus/AXI.scala:90:25, src/main/bus/Xbar.scala:41:{21,86}, :51:42, :67:20, :69:25, :71:{31,42}, :119:23]
      2'b01:
        casez_tmp_0 = io_imem_araddr;	// @[src/main/bus/AXI.scala:90:25, src/main/bus/Xbar.scala:41:86, :51:42, :67:20, :69:25, :119:23]
      2'b10:
        casez_tmp_0 = io_dmem_araddr;	// @[src/main/bus/AXI.scala:90:25, src/main/bus/Xbar.scala:41:86, :51:42, :67:20, :69:25, :119:23]
      default:
        casez_tmp_0 = 32'h0;	// @[src/main/bus/AXI.scala:90:25, src/main/bus/Xbar.scala:41:86, :51:42, :67:20, :69:25, :119:23]
    endcase	// @[src/main/bus/AXI.scala:90:25, src/main/bus/Xbar.scala:33:26, :41:86, :51:42, :67:20, :69:25, :119:23]
  end // always @(*)
  reg  [2:0]  casez_tmp_1;	// @[src/main/bus/Xbar.scala:67:20, :69:25]
  always @(*) begin	// @[src/main/bus/AXI.scala:94:25, src/main/bus/Xbar.scala:41:86, :51:42, :67:20, :69:25, :123:23]
    casez (c_state)	// @[src/main/bus/AXI.scala:94:25, src/main/bus/Xbar.scala:33:26, :41:86, :51:42, :67:20, :69:25, :123:23]
      2'b00:
        casez_tmp_1 = isimem ? io_imem_arsize : _GEN_0 ? io_dmem_arsize : 3'h0;	// @[src/main/bus/AXI.scala:94:25, src/main/bus/Xbar.scala:41:{21,86}, :51:42, :67:20, :69:25, :71:{31,42}, :123:23]
      2'b01:
        casez_tmp_1 = io_imem_arsize;	// @[src/main/bus/AXI.scala:94:25, src/main/bus/Xbar.scala:41:86, :51:42, :67:20, :69:25, :123:23]
      2'b10:
        casez_tmp_1 = io_dmem_arsize;	// @[src/main/bus/AXI.scala:94:25, src/main/bus/Xbar.scala:41:86, :51:42, :67:20, :69:25, :123:23]
      default:
        casez_tmp_1 = 3'h0;	// @[src/main/bus/AXI.scala:94:25, src/main/bus/Xbar.scala:41:86, :51:42, :67:20, :69:25, :123:23]
    endcase	// @[src/main/bus/AXI.scala:94:25, src/main/bus/Xbar.scala:33:26, :41:86, :51:42, :67:20, :69:25, :123:23]
  end // always @(*)
  wire        _GEN_3 = _GEN ? isimem | ~_GEN_0 : _n_state_T_10 | ~_n_state_T_12;	// @[src/main/bus/AXI.scala:109:25, src/main/bus/Xbar.scala:41:{21,86}, :51:42, :67:20, :69:25, :71:{31,42}]
  wire        _GEN_4 = _n_state_T_10 | _n_state_T_12;	// @[src/main/bus/Xbar.scala:41:86, :51:42, :67:20, :140:25]
  reg  [31:0] casez_tmp_2;	// @[src/main/bus/Xbar.scala:67:20, :69:25]
  always @(*) begin	// @[src/main/bus/Xbar.scala:67:20, :69:25, :140:25]
    casez (c_state)	// @[src/main/bus/Xbar.scala:33:26, :67:20, :69:25, :140:25]
      2'b00:
        casez_tmp_2 = _GEN_1 | ~_n_state_T_2 ? 32'h0 : io_dmem_araddr;	// @[src/main/bus/Xbar.scala:55:21, :67:20, :69:25, :71:42, :73:41, :140:25]
      2'b01:
        casez_tmp_2 = 32'h0;	// @[src/main/bus/Xbar.scala:67:20, :69:25, :140:25]
      2'b10:
        casez_tmp_2 = 32'h0;	// @[src/main/bus/Xbar.scala:67:20, :69:25, :140:25]
      default:
        casez_tmp_2 = _GEN_4 | ~(&c_state) ? 32'h0 : io_dmem_araddr;	// @[src/main/bus/Xbar.scala:33:26, :41:61, :67:20, :69:25, :140:25]
    endcase	// @[src/main/bus/Xbar.scala:33:26, :67:20, :69:25, :140:25]
  end // always @(*)
  reg  [31:0] casez_tmp_3;	// @[src/main/bus/Xbar.scala:67:20, :69:25]
  always @(*) begin	// @[src/main/bus/AXI.scala:100:24, src/main/bus/Xbar.scala:41:{61,86}, :51:42, :67:20, :69:25, :106:23]
    casez (c_state)	// @[src/main/bus/AXI.scala:100:24, src/main/bus/Xbar.scala:33:26, :41:{61,86}, :51:42, :67:20, :69:25, :106:23]
      2'b00:
        casez_tmp_3 =
          isimem ? 32'h0 : _GEN_0 ? io_soc_rdata : _n_state_T_2 ? io_clint_rdata : 32'h0;	// @[src/main/bus/AXI.scala:100:24, src/main/bus/Xbar.scala:41:{21,61,86}, :51:42, :55:21, :67:20, :69:25, :71:{31,42}, :73:41, :106:23]
      2'b01:
        casez_tmp_3 = 32'h0;	// @[src/main/bus/AXI.scala:100:24, src/main/bus/Xbar.scala:41:{61,86}, :51:42, :67:20, :69:25, :106:23]
      2'b10:
        casez_tmp_3 = io_soc_rdata;	// @[src/main/bus/AXI.scala:100:24, src/main/bus/Xbar.scala:41:{61,86}, :51:42, :67:20, :69:25, :106:23]
      default:
        casez_tmp_3 = io_clint_rdata;	// @[src/main/bus/AXI.scala:100:24, src/main/bus/Xbar.scala:41:{61,86}, :51:42, :67:20, :69:25, :106:23]
    endcase	// @[src/main/bus/AXI.scala:100:24, src/main/bus/Xbar.scala:33:26, :41:{61,86}, :51:42, :67:20, :69:25, :106:23]
  end // always @(*)
  always @(posedge clock) begin	// @[src/main/bus/Xbar.scala:28:7]
    if (reset)	// @[src/main/bus/Xbar.scala:28:7]
      c_state <= 2'h0;	// @[src/main/bus/Xbar.scala:33:26]
    else	// @[src/main/bus/Xbar.scala:28:7]
      c_state <= n_state;	// @[src/main/bus/Xbar.scala:33:26, :34:30]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/bus/Xbar.scala:28:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/bus/Xbar.scala:28:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/bus/Xbar.scala:28:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/bus/Xbar.scala:28:7]
    initial begin	// @[src/main/bus/Xbar.scala:28:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/bus/Xbar.scala:28:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/bus/Xbar.scala:28:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/bus/Xbar.scala:28:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/bus/Xbar.scala:28:7]
        c_state = _RANDOM[/*Zero width*/ 1'b0][1:0];	// @[src/main/bus/Xbar.scala:28:7, :33:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/bus/Xbar.scala:28:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/bus/Xbar.scala:28:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_imem_arready =
    _GEN ? isimem & io_soc_arready : _n_state_T_10 & io_soc_arready;	// @[src/main/bus/AXI.scala:96:25, src/main/bus/Xbar.scala:28:7, :41:21, :51:42, :67:20, :69:25, :91:25]
  assign io_imem_rdata = _GEN_2 ? io_soc_rdata : 32'h0;	// @[src/main/bus/AXI.scala:100:24, src/main/bus/Xbar.scala:28:7, :67:20, :69:25, :92:23]
  assign io_imem_rvalid = _GEN ? isimem & io_soc_rvalid : _n_state_T_10 & io_soc_rvalid;	// @[src/main/bus/AXI.scala:102:24, src/main/bus/Xbar.scala:28:7, :41:21, :51:42, :67:20, :69:25, :94:24]
  assign io_imem_rlast = _GEN ? isimem & io_soc_rlast : _n_state_T_10 & io_soc_rlast;	// @[src/main/bus/AXI.scala:103:24, src/main/bus/Xbar.scala:28:7, :41:21, :51:42, :67:20, :69:25, :95:23]
  assign io_dmem_arready =
    _GEN
      ? ~isimem & (_GEN_0 ? io_soc_arready : _n_state_T_2 & io_clint_arready)
      : ~_n_state_T_10 & (_n_state_T_12 ? io_soc_arready : (&c_state) & io_clint_arready);	// @[src/main/bus/AXI.scala:96:25, :110:25, src/main/bus/Xbar.scala:28:7, :33:26, :41:{21,61,86}, :51:42, :55:21, :67:20, :69:25, :71:{31,42}, :73:41, :105:25]
  assign io_dmem_rdata = casez_tmp_3;	// @[src/main/bus/Xbar.scala:28:7, :67:20, :69:25]
  assign io_dmem_rvalid =
    _GEN
      ? ~isimem & (_GEN_0 ? io_soc_rvalid : _n_state_T_2 & io_clint_rvalid)
      : ~_n_state_T_10 & (_n_state_T_12 ? io_soc_rvalid : (&c_state) & io_clint_rvalid);	// @[src/main/bus/AXI.scala:102:24, :110:25, src/main/bus/Xbar.scala:28:7, :33:26, :41:{21,61,86}, :51:42, :55:21, :67:20, :69:25, :71:{31,42}, :73:41, :108:24]
  assign io_dmem_awready =
    _GEN
      ? ~isimem & _GEN_0 & io_soc_awready
      : ~_n_state_T_10 & _n_state_T_12 & io_soc_awready;	// @[src/main/bus/AXI.scala:110:25, :115:25, src/main/bus/Xbar.scala:28:7, :41:{21,86}, :51:42, :67:20, :69:25, :71:{31,42}, :73:41, :111:25]
  assign io_dmem_wready =
    _GEN
      ? ~isimem & _GEN_0 & io_soc_wready
      : ~_n_state_T_10 & _n_state_T_12 & io_soc_wready;	// @[src/main/bus/AXI.scala:110:25, :123:25, src/main/bus/Xbar.scala:28:7, :41:{21,86}, :51:42, :67:20, :69:25, :71:{31,42}, :73:41, :112:24]
  assign io_dmem_bvalid =
    _GEN
      ? ~isimem & _GEN_0 & io_soc_bvalid
      : ~_n_state_T_10 & _n_state_T_12 & io_soc_bvalid;	// @[src/main/bus/AXI.scala:110:25, :128:24, src/main/bus/Xbar.scala:28:7, :41:{21,86}, :51:42, :67:20, :69:25, :71:{31,42}, :73:41, :114:24]
  assign io_soc_araddr = casez_tmp_0;	// @[src/main/bus/Xbar.scala:28:7, :67:20, :69:25]
  assign io_soc_arvalid =
    _GEN
      ? (isimem ? io_imem_arvalid : _GEN_0 & io_dmem_arvalid)
      : _n_state_T_10 ? io_imem_arvalid : _n_state_T_12 & io_dmem_arvalid;	// @[src/main/bus/AXI.scala:91:25, src/main/bus/Xbar.scala:28:7, :41:{21,86}, :51:42, :67:20, :69:25, :71:{31,42}, :120:24]
  assign io_soc_arsize = casez_tmp_1;	// @[src/main/bus/Xbar.scala:28:7, :67:20, :69:25]
  assign io_soc_arburst = _GEN_2 ? io_imem_arburst : 2'h0;	// @[src/main/bus/AXI.scala:100:24, src/main/bus/Xbar.scala:28:7, :67:20, :69:25, :92:23]
  assign io_soc_rready =
    _GEN
      ? (isimem ? io_imem_rready : _GEN_0 & io_dmem_rready)
      : _n_state_T_10 ? io_imem_rready : _n_state_T_12 & io_dmem_rready;	// @[src/main/bus/AXI.scala:105:24, src/main/bus/Xbar.scala:28:7, :41:{21,86}, :51:42, :67:20, :69:25, :71:{31,42}, :125:23]
  assign io_soc_awaddr = _GEN_3 ? 32'h0 : io_dmem_awaddr;	// @[src/main/bus/AXI.scala:109:25, src/main/bus/Xbar.scala:28:7, :67:20, :69:25, :71:42]
  assign io_soc_awvalid =
    _GEN
      ? ~isimem & _GEN_0 & io_dmem_awvalid
      : ~_n_state_T_10 & _n_state_T_12 & io_dmem_awvalid;	// @[src/main/bus/AXI.scala:110:25, src/main/bus/Xbar.scala:28:7, :41:{21,86}, :51:42, :67:20, :69:25, :71:{31,42}, :127:24]
  assign io_soc_awsize = _GEN_3 ? 3'h0 : io_dmem_awsize;	// @[src/main/bus/AXI.scala:109:25, src/main/bus/Xbar.scala:28:7, :67:20, :69:25, :71:42]
  assign io_soc_wdata = _GEN_3 ? 32'h0 : io_dmem_wdata;	// @[src/main/bus/AXI.scala:109:25, src/main/bus/Xbar.scala:28:7, :67:20, :69:25, :71:42]
  assign io_soc_wstrb = _GEN_3 ? 4'h0 : io_dmem_wstrb;	// @[src/main/bus/AXI.scala:109:25, src/main/bus/Xbar.scala:28:7, :67:20, :69:25, :71:42]
  assign io_soc_wvalid =
    _GEN
      ? ~isimem & _GEN_0 & io_dmem_wvalid
      : ~_n_state_T_10 & _n_state_T_12 & io_dmem_wvalid;	// @[src/main/bus/AXI.scala:110:25, :121:25, src/main/bus/Xbar.scala:28:7, :41:{21,86}, :51:42, :67:20, :69:25, :71:{31,42}, :134:23]
  assign io_soc_wlast = _GEN ? ~isimem & _GEN_0 : ~_n_state_T_10 & _n_state_T_12;	// @[src/main/bus/AXI.scala:110:25, :122:25, src/main/bus/Xbar.scala:28:7, :41:{21,86}, :51:42, :67:20, :69:25, :71:{31,42}]
  assign io_soc_bready =
    _GEN
      ? ~isimem & _GEN_0 & io_dmem_bready
      : ~_n_state_T_10 & _n_state_T_12 & io_dmem_bready;	// @[src/main/bus/AXI.scala:110:25, :130:24, src/main/bus/Xbar.scala:28:7, :41:{21,86}, :51:42, :67:20, :69:25, :71:{31,42}, :136:23]
  assign io_clint_araddr = casez_tmp_2;	// @[src/main/bus/Xbar.scala:28:7, :67:20, :69:25]
  assign io_clint_arvalid =
    _GEN
      ? ~_GEN_1 & _n_state_T_2 & io_dmem_arvalid
      : ~_GEN_4 & (&c_state) & io_dmem_arvalid;	// @[src/main/bus/AXI.scala:91:25, src/main/bus/Xbar.scala:28:7, :33:26, :41:61, :55:21, :67:20, :69:25, :71:42, :73:41, :140:25, :141:26]
  assign io_clint_rready =
    _GEN
      ? ~_GEN_1 & _n_state_T_2 & io_dmem_rready
      : ~_GEN_4 & (&c_state) & io_dmem_rready;	// @[src/main/bus/AXI.scala:105:24, src/main/bus/Xbar.scala:28:7, :33:26, :41:61, :55:21, :67:20, :69:25, :71:42, :73:41, :140:25, :141:26, :146:25]
endmodule

// Generated by CIRCT firtool-1.131.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module ysyx_24080032_Clint(	// @[src/main/perip/Perip.scala:10:7]
  input         clock,	// @[src/main/perip/Perip.scala:10:7]
                reset,	// @[src/main/perip/Perip.scala:10:7]
  input  [31:0] io_axi4_araddr,	// @[src/main/perip/Perip.scala:11:16]
  input         io_axi4_arvalid,	// @[src/main/perip/Perip.scala:11:16]
  output        io_axi4_arready,	// @[src/main/perip/Perip.scala:11:16]
  output [31:0] io_axi4_rdata,	// @[src/main/perip/Perip.scala:11:16]
  output        io_axi4_rvalid,	// @[src/main/perip/Perip.scala:11:16]
  input         io_axi4_rready	// @[src/main/perip/Perip.scala:11:16]
);

  reg [63:0] mtime;	// @[src/main/perip/Perip.scala:26:24]
  reg        c_state;	// @[src/main/perip/Perip.scala:33:26]
  reg [31:0] rdata;	// @[src/main/perip/Perip.scala:45:24]
  always @(posedge clock) begin	// @[src/main/perip/Perip.scala:10:7]
    if (reset) begin	// @[src/main/perip/Perip.scala:10:7]
      mtime <= 64'h0;	// @[src/main/perip/Perip.scala:26:24]
      c_state <= 1'h0;	// @[src/main/perip/Perip.scala:17:21, :33:26]
      rdata <= 32'h0;	// @[src/main/perip/Perip.scala:45:24]
    end
    else begin	// @[src/main/perip/Perip.scala:10:7]
      mtime <= mtime + 64'h1;	// @[src/main/perip/Perip.scala:26:24, :27:20]
      if (c_state)	// @[src/main/perip/Perip.scala:33:26]
        c_state <= ~(c_state & io_axi4_rready);	// @[src/main/perip/Perip.scala:17:21, :21:19, :30:37, :33:26, :37:38]
      else	// @[src/main/perip/Perip.scala:33:26]
        c_state <= io_axi4_arvalid & ~c_state;	// @[src/main/perip/Perip.scala:29:39, :33:26, :41:32]
      rdata <= io_axi4_araddr == 32'h2000000 ? mtime[31:0] : mtime[63:32];	// @[src/main/perip/Perip.scala:26:24, :45:24, :46:{17,33,48,62}]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/perip/Perip.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/perip/Perip.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/perip/Perip.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:3];	// @[src/main/perip/Perip.scala:10:7]
    initial begin	// @[src/main/perip/Perip.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/perip/Perip.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/perip/Perip.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/perip/Perip.scala:10:7]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// @[src/main/perip/Perip.scala:10:7]
        end	// @[src/main/perip/Perip.scala:10:7]
        mtime = {_RANDOM[2'h0], _RANDOM[2'h1]};	// @[src/main/perip/Perip.scala:10:7, :26:24]
        c_state = _RANDOM[2'h2][0];	// @[src/main/perip/Perip.scala:10:7, :33:26]
        rdata = {_RANDOM[2'h2][31:1], _RANDOM[2'h3][0]};	// @[src/main/perip/Perip.scala:10:7, :33:26, :45:24]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/perip/Perip.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/perip/Perip.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_axi4_arready = ~c_state;	// @[src/main/perip/Perip.scala:10:7, :33:26, :41:32]
  assign io_axi4_rdata = rdata;	// @[src/main/perip/Perip.scala:10:7, :45:24]
  assign io_axi4_rvalid = c_state;	// @[src/main/perip/Perip.scala:10:7, :33:26]
endmodule

// Generated by CIRCT firtool-1.131.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module ysyx_24080032_IFU(	// @[src/main/core/ifu/IFU.scala:50:7]
  input         clock,	// @[src/main/core/ifu/IFU.scala:50:7]
                reset,	// @[src/main/core/ifu/IFU.scala:50:7]
  output [31:0] io_imem_araddr,	// @[src/main/core/ifu/IFU.scala:51:16]
  output        io_imem_arvalid,	// @[src/main/core/ifu/IFU.scala:51:16]
  input         io_imem_arready,	// @[src/main/core/ifu/IFU.scala:51:16]
  input  [31:0] io_imem_rdata,	// @[src/main/core/ifu/IFU.scala:51:16]
  input         io_imem_rvalid,	// @[src/main/core/ifu/IFU.scala:51:16]
  output        io_imem_rready,	// @[src/main/core/ifu/IFU.scala:51:16]
                io_pipe_in_ready,	// @[src/main/core/ifu/IFU.scala:52:21]
  input         io_pipe_in_valid,	// @[src/main/core/ifu/IFU.scala:52:21]
                io_pipe_out_ready,	// @[src/main/core/ifu/IFU.scala:52:21]
  output        io_pipe_out_valid,	// @[src/main/core/ifu/IFU.scala:52:21]
  output [31:0] io_pipe_out_bits_if2id_reg_pc,	// @[src/main/core/ifu/IFU.scala:52:21]
                io_pipe_out_bits_if2id_inst,	// @[src/main/core/ifu/IFU.scala:52:21]
  input         io_bj_valid,	// @[src/main/core/ifu/IFU.scala:53:19]
  input  [31:0] io_bj_target,	// @[src/main/core/ifu/IFU.scala:53:19]
  output        io_flush_flush_flg,	// @[src/main/core/ifu/IFU.scala:54:22]
  input  [31:0] io_fencei_flush_exu_fencei_flush_target,	// @[src/main/core/ifu/IFU.scala:55:33]
  input         io_fencei_flush_icache_fencing	// @[src/main/core/ifu/IFU.scala:56:36]
);

  wire        io_pipe_out_valid_0;	// @[src/main/core/ifu/IFU.scala:111:36]
  wire        _n_state_T_5 = io_pipe_out_ready & io_pipe_out_valid_0;	// @[src/main/core/ifu/IFU.scala:111:36, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35]
  reg  [31:0] reg_pc;	// @[src/main/core/ifu/IFU.scala:66:27]
  wire        bj_flush = io_bj_valid & io_bj_target != reg_pc;	// @[src/main/core/ifu/IFU.scala:66:27, :68:{32,49}]
  wire        flush_flg = bj_flush | io_fencei_flush_icache_fencing;	// @[src/main/core/ifu/IFU.scala:68:32, :69:30]
  wire [31:0] pc_next =
    io_bj_valid
      ? io_bj_target
      : io_fencei_flush_icache_fencing
          ? io_fencei_flush_exu_fencei_flush_target
          : reg_pc + 32'h4;	// @[src/main/core/ifu/IFU.scala:60:23, :66:27, :72:27, :74:{19,50}]
  reg         in_ready;	// @[src/main/core/ifu/IFU.scala:108:27]
  reg         out_valid;	// @[src/main/core/ifu/IFU.scala:109:28]
  assign io_pipe_out_valid_0 = out_valid & ~flush_flg;	// @[src/main/core/ifu/IFU.scala:69:30, :109:28, :111:{36,39}]
  reg         arvalid;	// @[src/main/core/ifu/IFU.scala:113:26]
  reg         rready;	// @[src/main/core/ifu/IFU.scala:114:25]
  reg  [2:0]  c_state;	// @[src/main/core/ifu/IFU.scala:120:26]
  wire        AXI_R_fire = io_imem_rvalid & rready;	// @[src/main/core/ifu/IFU.scala:114:25, :125:37]
  wire [2:0]  n_state =
    c_state == 3'h4
      ? {~AXI_R_fire, 2'h0}
      : c_state == 3'h3
          ? (_n_state_T_5 | flush_flg ? 3'h0 : 3'h3)
          : c_state == 3'h2
              ? (AXI_R_fire & ~flush_flg
                   ? 3'h3
                   : ~AXI_R_fire & flush_flg
                       ? 3'h4
                       : {1'h0, ~(AXI_R_fire & flush_flg), 1'h0})
              : c_state == 3'h1
                  ? (arvalid & io_imem_arready ? 3'h2 : 3'h1)
                  : {2'h0,
                     c_state == 3'h0 & io_pipe_in_valid & io_imem_arready & ~flush_flg};	// @[src/main/core/ifu/IFU.scala:50:7, :69:30, :111:39, :113:26, :120:26, :121:30, :124:31, :125:37, :127:{35,54}, :129:36, :130:{26,38}, :131:35, :135:51, :136:38, :137:38, :138:{38,72,101}, :139:{38,56}, :140:38, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35]
  wire        _GEN = n_state == 3'h0;	// @[src/main/core/ifu/IFU.scala:121:30, :143:20]
  wire        _GEN_0 = n_state == 3'h1;	// @[src/main/core/ifu/IFU.scala:120:26, :121:30, :143:20]
  wire        _GEN_1 = n_state == 3'h2;	// @[src/main/core/ifu/IFU.scala:121:30, :143:20]
  wire        _GEN_2 = n_state == 3'h3;	// @[src/main/core/ifu/IFU.scala:121:30, :138:38, :143:20]
  wire        _GEN_3 = n_state == 3'h4;	// @[src/main/core/ifu/IFU.scala:121:30, :138:72, :143:20]
  wire        _GEN_4 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/core/ifu/IFU.scala:108:27, :143:20, :162:22, :170:22, :178:22]
  always @(posedge clock) begin	// @[src/main/core/ifu/IFU.scala:50:7]
    if (reset) begin	// @[src/main/core/ifu/IFU.scala:50:7]
      reg_pc <= 32'h30000000;	// @[src/main/core/ifu/IFU.scala:66:27]
      in_ready <= 1'h0;	// @[src/main/core/ifu/IFU.scala:50:7, :108:27]
      out_valid <= 1'h0;	// @[src/main/core/ifu/IFU.scala:50:7, :109:28]
      arvalid <= 1'h0;	// @[src/main/core/ifu/IFU.scala:50:7, :113:26]
      rready <= 1'h0;	// @[src/main/core/ifu/IFU.scala:50:7, :114:25]
      c_state <= 3'h1;	// @[src/main/core/ifu/IFU.scala:120:26]
    end
    else begin	// @[src/main/core/ifu/IFU.scala:50:7]
      if (_n_state_T_5 | io_bj_valid | io_fencei_flush_icache_fencing)	// @[src/main/core/ifu/IFU.scala:66:{66,81}, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35]
        reg_pc <= pc_next;	// @[src/main/core/ifu/IFU.scala:60:23, :66:27]
      in_ready <= _GEN | ~(_GEN_0 | _GEN_4) & in_ready;	// @[src/main/core/ifu/IFU.scala:108:27, :143:20, :146:22, :154:22, :162:22, :170:22, :178:22]
      out_valid <= ~(_GEN | _GEN_0 | _GEN_1) & (_GEN_2 | ~_GEN_3 & out_valid);	// @[src/main/core/ifu/IFU.scala:109:28, :143:20, :147:23, :155:23, :163:23, :171:23, :179:23]
      arvalid <= ~_GEN & (_GEN_0 | ~_GEN_4 & arvalid);	// @[src/main/core/ifu/IFU.scala:108:27, :113:26, :143:20, :149:21, :157:21, :162:22, :165:21, :170:22, :173:21, :178:22, :181:21]
      rready <= ~(_GEN | _GEN_0) & (_GEN_1 | ~_GEN_2 & (_GEN_3 | rready));	// @[src/main/core/ifu/IFU.scala:114:25, :143:20, :150:20, :158:20, :166:20, :174:20, :182:20]
      c_state <= n_state;	// @[src/main/core/ifu/IFU.scala:120:26, :121:30]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/core/ifu/IFU.scala:50:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/core/ifu/IFU.scala:50:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/core/ifu/IFU.scala:50:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/core/ifu/IFU.scala:50:7]
    initial begin	// @[src/main/core/ifu/IFU.scala:50:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/core/ifu/IFU.scala:50:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/core/ifu/IFU.scala:50:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/core/ifu/IFU.scala:50:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/core/ifu/IFU.scala:50:7]
        end	// @[src/main/core/ifu/IFU.scala:50:7]
        reg_pc = _RANDOM[1'h0];	// @[src/main/core/ifu/IFU.scala:50:7, :66:27]
        in_ready = _RANDOM[1'h1][0];	// @[src/main/core/ifu/IFU.scala:50:7, :108:27]
        out_valid = _RANDOM[1'h1][1];	// @[src/main/core/ifu/IFU.scala:50:7, :108:27, :109:28]
        arvalid = _RANDOM[1'h1][2];	// @[src/main/core/ifu/IFU.scala:50:7, :108:27, :113:26]
        rready = _RANDOM[1'h1][3];	// @[src/main/core/ifu/IFU.scala:50:7, :108:27, :114:25]
        c_state = _RANDOM[1'h1][6:4];	// @[src/main/core/ifu/IFU.scala:50:7, :108:27, :120:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/core/ifu/IFU.scala:50:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/core/ifu/IFU.scala:50:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_imem_araddr =
    bj_flush
      ? io_bj_target
      : io_fencei_flush_icache_fencing ? io_fencei_flush_exu_fencei_flush_target : reg_pc;	// @[src/main/core/ifu/IFU.scala:50:7, :66:27, :68:32, :80:{26,54}]
  assign io_imem_arvalid = arvalid;	// @[src/main/core/ifu/IFU.scala:50:7, :113:26]
  assign io_imem_rready = rready;	// @[src/main/core/ifu/IFU.scala:50:7, :114:25]
  assign io_pipe_in_ready = in_ready;	// @[src/main/core/ifu/IFU.scala:50:7, :108:27]
  assign io_pipe_out_valid = io_pipe_out_valid_0;	// @[src/main/core/ifu/IFU.scala:50:7, :111:36]
  assign io_pipe_out_bits_if2id_reg_pc = reg_pc;	// @[src/main/core/ifu/IFU.scala:50:7, :66:27]
  assign io_pipe_out_bits_if2id_inst = io_imem_rdata;	// @[src/main/core/ifu/IFU.scala:50:7]
  assign io_flush_flush_flg = io_bj_valid | io_fencei_flush_icache_fencing;	// @[src/main/core/ifu/IFU.scala:50:7, :64:39]
endmodule

// Generated by CIRCT firtool-1.131.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module ysyx_24080032_IDU(	// @[src/main/core/idu/IDU.scala:54:7]
  input         clock,	// @[src/main/core/idu/IDU.scala:54:7]
                reset,	// @[src/main/core/idu/IDU.scala:54:7]
  output        io_pipe_in_ready,	// @[src/main/core/idu/IDU.scala:55:21]
  input         io_pipe_in_valid,	// @[src/main/core/idu/IDU.scala:55:21]
  input  [31:0] io_pipe_in_bits_if2id_reg_pc,	// @[src/main/core/idu/IDU.scala:55:21]
                io_pipe_in_bits_if2id_inst,	// @[src/main/core/idu/IDU.scala:55:21]
  input         io_pipe_out_ready,	// @[src/main/core/idu/IDU.scala:55:21]
  output        io_pipe_out_valid,	// @[src/main/core/idu/IDU.scala:55:21]
  output [2:0]  io_pipe_out_bits_id2is_processunit,	// @[src/main/core/idu/IDU.scala:55:21]
  output [3:0]  io_pipe_out_bits_id2is_processtpe,	// @[src/main/core/idu/IDU.scala:55:21]
                io_pipe_out_bits_id2is_bjtpe,	// @[src/main/core/idu/IDU.scala:55:21]
  output        io_pipe_out_bits_id2is_rfwe,	// @[src/main/core/idu/IDU.scala:55:21]
  output [3:0]  io_pipe_out_bits_id2is_rd_addr,	// @[src/main/core/idu/IDU.scala:55:21]
  output        io_pipe_out_bits_id2is_ch1tpe,	// @[src/main/core/idu/IDU.scala:55:21]
  output [1:0]  io_pipe_out_bits_id2is_ch2tpe,	// @[src/main/core/idu/IDU.scala:55:21]
  output [3:0]  io_pipe_out_bits_id2is_rs1_addr,	// @[src/main/core/idu/IDU.scala:55:21]
                io_pipe_out_bits_id2is_rs2_addr,	// @[src/main/core/idu/IDU.scala:55:21]
  output [31:0] io_pipe_out_bits_id2is_reg_pc,	// @[src/main/core/idu/IDU.scala:55:21]
                io_pipe_out_bits_id2is_imm,	// @[src/main/core/idu/IDU.scala:55:21]
  output [11:0] io_pipe_out_bits_id2is_csr_addr,	// @[src/main/core/idu/IDU.scala:55:21]
  input         io_flush_flush_flg	// @[src/main/core/idu/IDU.scala:56:22]
);

  wire [28:0] decodeBundle_invInputs = ~(io_pipe_in_bits_if2id_inst[30:2]);	// @[src/main/core/idu/IDU.scala:55:21, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [1:0]  _decodeBundle_andMatrixOutputs_T =
    {decodeBundle_invInputs[0], decodeBundle_invInputs[3]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:53]
  wire [1:0]  _decodeBundle_andMatrixOutputs_T_1 =
    {decodeBundle_invInputs[2], decodeBundle_invInputs[4]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:53]
  wire [2:0]  _decodeBundle_andMatrixOutputs_T_2 =
    {io_pipe_in_bits_if2id_inst[2], decodeBundle_invInputs[1], decodeBundle_invInputs[2]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _decodeBundle_andMatrixOutputs_T_4 =
    {io_pipe_in_bits_if2id_inst[2], decodeBundle_invInputs[2], decodeBundle_invInputs[3]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [1:0]  _decodeBundle_andMatrixOutputs_T_6 =
    {io_pipe_in_bits_if2id_inst[2], io_pipe_in_bits_if2id_inst[4]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [3:0]  _decodeBundle_andMatrixOutputs_T_7 =
    {decodeBundle_invInputs[0],
     decodeBundle_invInputs[2],
     io_pipe_in_bits_if2id_inst[5],
     decodeBundle_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [1:0]  _decodeBundle_andMatrixOutputs_T_8 =
    {io_pipe_in_bits_if2id_inst[3], io_pipe_in_bits_if2id_inst[5]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [4:0]  _decodeBundle_andMatrixOutputs_T_9 =
    {decodeBundle_invInputs[0],
     decodeBundle_invInputs[2],
     io_pipe_in_bits_if2id_inst[6],
     decodeBundle_invInputs[10],
     decodeBundle_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _decodeBundle_andMatrixOutputs_T_10 =
    {io_pipe_in_bits_if2id_inst[4],
     io_pipe_in_bits_if2id_inst[6],
     decodeBundle_invInputs[10],
     decodeBundle_invInputs[11],
     decodeBundle_invInputs[18]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _decodeBundle_andMatrixOutputs_T_14 =
    {decodeBundle_invInputs[0],
     io_pipe_in_bits_if2id_inst[4],
     decodeBundle_invInputs[4],
     io_pipe_in_bits_if2id_inst[12],
     decodeBundle_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _decodeBundle_andMatrixOutputs_T_15 =
    {decodeBundle_invInputs[0],
     decodeBundle_invInputs[2],
     io_pipe_in_bits_if2id_inst[6],
     io_pipe_in_bits_if2id_inst[12],
     decodeBundle_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _decodeBundle_andMatrixOutputs_T_16 =
    {io_pipe_in_bits_if2id_inst[4],
     io_pipe_in_bits_if2id_inst[6],
     io_pipe_in_bits_if2id_inst[12]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [4:0]  _decodeBundle_andMatrixOutputs_T_19 =
    {decodeBundle_invInputs[0],
     decodeBundle_invInputs[2],
     io_pipe_in_bits_if2id_inst[6],
     decodeBundle_invInputs[10],
     io_pipe_in_bits_if2id_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _decodeBundle_andMatrixOutputs_T_20 =
    {io_pipe_in_bits_if2id_inst[4],
     io_pipe_in_bits_if2id_inst[6],
     io_pipe_in_bits_if2id_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [3:0]  _decodeBundle_andMatrixOutputs_T_21 =
    {decodeBundle_invInputs[0],
     decodeBundle_invInputs[2],
     io_pipe_in_bits_if2id_inst[12],
     io_pipe_in_bits_if2id_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _decodeBundle_andMatrixOutputs_T_25 =
    {decodeBundle_invInputs[0],
     io_pipe_in_bits_if2id_inst[6],
     decodeBundle_invInputs[11],
     io_pipe_in_bits_if2id_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _decodeBundle_andMatrixOutputs_T_27 =
    {io_pipe_in_bits_if2id_inst[4],
     io_pipe_in_bits_if2id_inst[6],
     decodeBundle_invInputs[10],
     decodeBundle_invInputs[11],
     io_pipe_in_bits_if2id_inst[20]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]  _decodeBundle_orMatrixOutputs_T_25 =
    {&_decodeBundle_andMatrixOutputs_T_7,
     &_decodeBundle_andMatrixOutputs_T_10,
     &_decodeBundle_andMatrixOutputs_T_19,
     &_decodeBundle_andMatrixOutputs_T_21,
     &_decodeBundle_andMatrixOutputs_T_25,
     &_decodeBundle_andMatrixOutputs_T_27};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :113:19]
  wire [2:0]  decodeBundle_immtpe =
    {|{&_decodeBundle_andMatrixOutputs_T_6, &_decodeBundle_andMatrixOutputs_T_8},
     |{&_decodeBundle_andMatrixOutputs_T,
       &_decodeBundle_andMatrixOutputs_T_1,
       &_decodeBundle_andMatrixOutputs_T_2},
     |{&_decodeBundle_andMatrixOutputs_T_6,
       &_decodeBundle_andMatrixOutputs_T_7,
       &_decodeBundle_andMatrixOutputs_T_19,
       &_decodeBundle_andMatrixOutputs_T_21,
       &_decodeBundle_andMatrixOutputs_T_25}};	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :113:{19,36}]
  wire [11:0] imm_i = io_pipe_in_bits_if2id_inst[31:20];	// @[src/main/core/idu/IDU.scala:73:{21,30}]
  wire [11:0] imm_s =
    {io_pipe_in_bits_if2id_inst[31:25], io_pipe_in_bits_if2id_inst[11:7]};	// @[src/main/core/idu/IDU.scala:74:{20,25,39,48}]
  wire [12:0] imm_b =
    {io_pipe_in_bits_if2id_inst[31],
     io_pipe_in_bits_if2id_inst[7],
     io_pipe_in_bits_if2id_inst[30:25],
     io_pipe_in_bits_if2id_inst[11:8],
     1'h0};	// @[src/main/core/idu/IDU.scala:54:7, :75:{20,25,35,44,58,77}]
  wire [20:0] imm_j =
    {io_pipe_in_bits_if2id_inst[31],
     io_pipe_in_bits_if2id_inst[19:12],
     io_pipe_in_bits_if2id_inst[20],
     io_pipe_in_bits_if2id_inst[30:21],
     1'h0};	// @[src/main/core/idu/IDU.scala:54:7, :75:25, :76:{20,35,49,59,79}]
  wire [31:0] imm_u = {io_pipe_in_bits_if2id_inst[31:12], 12'h0};	// @[src/main/core/idu/IDU.scala:77:{20,25,46}, :78:37]
  wire [11:0] _imm_T_1 = decodeBundle_immtpe == 3'h2 ? imm_i : 12'h0;	// @[src/main/core/idu/IDU.scala:73:30, :78:37, src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106]
  reg         in_ready;	// @[src/main/core/idu/IDU.scala:157:27]
  reg         out_valid;	// @[src/main/core/idu/IDU.scala:158:28]
  wire        io_pipe_out_valid_0 = out_valid & ~io_flush_flush_flg;	// @[src/main/core/idu/IDU.scala:158:28, :160:{36,39}]
  reg         c_state;	// @[src/main/core/idu/IDU.scala:163:26]
  wire        n_state =
    ~io_flush_flush_flg
    & (c_state
         ? ~(io_pipe_out_ready & io_pipe_out_valid_0)
         : in_ready & io_pipe_in_valid);	// @[src/main/core/idu/IDU.scala:157:27, :160:36, :163:26, :164:30, :169:29, :170:17, :172:{17,55}, :173:37, :174:37, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/chisel3/util/pla.scala:102:36]
  always @(posedge clock) begin	// @[src/main/core/idu/IDU.scala:54:7]
    if (reset) begin	// @[src/main/core/idu/IDU.scala:54:7]
      in_ready <= 1'h0;	// @[src/main/core/idu/IDU.scala:54:7, :157:27]
      out_valid <= 1'h0;	// @[src/main/core/idu/IDU.scala:54:7, :158:28]
      c_state <= 1'h0;	// @[src/main/core/idu/IDU.scala:54:7, :163:26]
    end
    else begin	// @[src/main/core/idu/IDU.scala:54:7]
      in_ready <= ~n_state | ~n_state & in_ready;	// @[src/main/core/idu/IDU.scala:157:27, :164:30, :178:20, :180:22, :184:22]
      out_valid <= n_state & (n_state ? ~io_flush_flush_flg : out_valid);	// @[src/main/core/idu/IDU.scala:158:28, :160:39, :164:30, :178:20, :181:23, :185:23]
      c_state <= n_state;	// @[src/main/core/idu/IDU.scala:163:26, :164:30]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/core/idu/IDU.scala:54:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/core/idu/IDU.scala:54:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/core/idu/IDU.scala:54:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/core/idu/IDU.scala:54:7]
    initial begin	// @[src/main/core/idu/IDU.scala:54:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/core/idu/IDU.scala:54:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/core/idu/IDU.scala:54:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/core/idu/IDU.scala:54:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/core/idu/IDU.scala:54:7]
        in_ready = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/core/idu/IDU.scala:54:7, :157:27]
        out_valid = _RANDOM[/*Zero width*/ 1'b0][1];	// @[src/main/core/idu/IDU.scala:54:7, :157:27, :158:28]
        c_state = _RANDOM[/*Zero width*/ 1'b0][2];	// @[src/main/core/idu/IDU.scala:54:7, :157:27, :163:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/core/idu/IDU.scala:54:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/core/idu/IDU.scala:54:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ysyx_24080032_Ebreak ebreak (	// @[src/main/core/idu/IDU.scala:127:24]
    .inst     (io_pipe_in_bits_if2id_inst),
    .isEbreak (/* unused */)
  );	// @[src/main/core/idu/IDU.scala:127:24]
  assign io_pipe_in_ready = in_ready;	// @[src/main/core/idu/IDU.scala:54:7, :157:27]
  assign io_pipe_out_valid = io_pipe_out_valid_0;	// @[src/main/core/idu/IDU.scala:54:7, :160:36]
  assign io_pipe_out_bits_id2is_processunit =
    {1'h0,
     &_decodeBundle_andMatrixOutputs_T_1,
     |{&_decodeBundle_andMatrixOutputs_T_4,
       &_decodeBundle_andMatrixOutputs_T_10,
       &_decodeBundle_andMatrixOutputs_T_16,
       &_decodeBundle_andMatrixOutputs_T_20}};	// @[src/main/core/idu/IDU.scala:54:7, src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :113:{19,36}]
  assign io_pipe_out_bits_id2is_processtpe =
    {|{&_decodeBundle_andMatrixOutputs_T_2,
       &_decodeBundle_andMatrixOutputs_T_4,
       &{io_pipe_in_bits_if2id_inst[4],
         decodeBundle_invInputs[4],
         decodeBundle_invInputs[10],
         decodeBundle_invInputs[11],
         decodeBundle_invInputs[12]},
       &_decodeBundle_andMatrixOutputs_T_6,
       &_decodeBundle_andMatrixOutputs_T_7,
       &_decodeBundle_andMatrixOutputs_T_8,
       &_decodeBundle_andMatrixOutputs_T_27},
     |{&{decodeBundle_invInputs[0],
         io_pipe_in_bits_if2id_inst[4],
         decodeBundle_invInputs[4],
         io_pipe_in_bits_if2id_inst[12],
         decodeBundle_invInputs[11]},
       &{decodeBundle_invInputs[2],
         decodeBundle_invInputs[3],
         io_pipe_in_bits_if2id_inst[14]},
       &{decodeBundle_invInputs[0],
         io_pipe_in_bits_if2id_inst[4],
         decodeBundle_invInputs[10],
         io_pipe_in_bits_if2id_inst[13],
         io_pipe_in_bits_if2id_inst[14]}},
     |{&_decodeBundle_andMatrixOutputs_T_10,
       &_decodeBundle_andMatrixOutputs_T_14,
       &{decodeBundle_invInputs[2],
         decodeBundle_invInputs[4],
         io_pipe_in_bits_if2id_inst[13]},
       &_decodeBundle_andMatrixOutputs_T_19,
       &_decodeBundle_andMatrixOutputs_T_21,
       &{decodeBundle_invInputs[0],
         io_pipe_in_bits_if2id_inst[4],
         decodeBundle_invInputs[10],
         decodeBundle_invInputs[11],
         io_pipe_in_bits_if2id_inst[14]},
       &{decodeBundle_invInputs[0],
         io_pipe_in_bits_if2id_inst[4],
         decodeBundle_invInputs[11],
         io_pipe_in_bits_if2id_inst[14],
         decodeBundle_invInputs[28]}},
     |{&_decodeBundle_andMatrixOutputs_T_9,
       &{io_pipe_in_bits_if2id_inst[4],
         io_pipe_in_bits_if2id_inst[6],
         decodeBundle_invInputs[10],
         decodeBundle_invInputs[18],
         decodeBundle_invInputs[19]},
       &{decodeBundle_invInputs[0],
         decodeBundle_invInputs[2],
         io_pipe_in_bits_if2id_inst[12]},
       &_decodeBundle_andMatrixOutputs_T_14,
       &_decodeBundle_andMatrixOutputs_T_15,
       &{decodeBundle_invInputs[0],
         io_pipe_in_bits_if2id_inst[4],
         io_pipe_in_bits_if2id_inst[13],
         decodeBundle_invInputs[12]},
       &_decodeBundle_andMatrixOutputs_T_19,
       &_decodeBundle_andMatrixOutputs_T_21,
       &_decodeBundle_andMatrixOutputs_T_25,
       &{decodeBundle_invInputs[0],
         io_pipe_in_bits_if2id_inst[4],
         io_pipe_in_bits_if2id_inst[5],
         decodeBundle_invInputs[4],
         io_pipe_in_bits_if2id_inst[30]},
       &{decodeBundle_invInputs[0],
         decodeBundle_invInputs[3],
         io_pipe_in_bits_if2id_inst[12],
         decodeBundle_invInputs[11],
         io_pipe_in_bits_if2id_inst[30]}}};	// @[src/main/core/idu/IDU.scala:54:7, src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :113:{19,36}]
  assign io_pipe_out_bits_id2is_bjtpe =
    {|{&_decodeBundle_andMatrixOutputs_T_2, &_decodeBundle_andMatrixOutputs_T_8},
     |{&_decodeBundle_andMatrixOutputs_T_21, &_decodeBundle_andMatrixOutputs_T_25},
     |{&_decodeBundle_andMatrixOutputs_T_15, &_decodeBundle_andMatrixOutputs_T_19},
     |{&_decodeBundle_andMatrixOutputs_T_2,
       &_decodeBundle_andMatrixOutputs_T_9,
       &_decodeBundle_andMatrixOutputs_T_19,
       &_decodeBundle_andMatrixOutputs_T_21}};	// @[src/main/core/idu/IDU.scala:54:7, src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :113:{19,36}]
  assign io_pipe_out_bits_id2is_rfwe = |_decodeBundle_orMatrixOutputs_T_25;	// @[src/main/core/idu/IDU.scala:54:7, src/main/scala/chisel3/util/pla.scala:113:{19,36}]
  assign io_pipe_out_bits_id2is_rd_addr =
    (|_decodeBundle_orMatrixOutputs_T_25) ? 4'h0 : io_pipe_in_bits_if2id_inst[10:7];	// @[src/main/core/idu/IDU.scala:54:7, :74:39, :99:42, src/main/scala/chisel3/util/pla.scala:113:{19,36}]
  assign io_pipe_out_bits_id2is_ch1tpe =
    |{&_decodeBundle_andMatrixOutputs_T_2,
      &{io_pipe_in_bits_if2id_inst[2], decodeBundle_invInputs[3]},
      &_decodeBundle_andMatrixOutputs_T_4,
      &_decodeBundle_andMatrixOutputs_T_8,
      &_decodeBundle_andMatrixOutputs_T_10,
      &_decodeBundle_andMatrixOutputs_T_27};	// @[src/main/core/idu/IDU.scala:54:7, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :113:{19,36}]
  assign io_pipe_out_bits_id2is_ch2tpe =
    {|{&_decodeBundle_andMatrixOutputs_T_2,
       &_decodeBundle_andMatrixOutputs_T_4,
       &_decodeBundle_andMatrixOutputs_T_8,
       &_decodeBundle_andMatrixOutputs_T_16,
       &_decodeBundle_andMatrixOutputs_T_20},
     |{&_decodeBundle_andMatrixOutputs_T,
       &_decodeBundle_andMatrixOutputs_T_6,
       &_decodeBundle_andMatrixOutputs_T_10,
       &_decodeBundle_andMatrixOutputs_T_16,
       &_decodeBundle_andMatrixOutputs_T_20,
       &_decodeBundle_andMatrixOutputs_T_27}};	// @[src/main/core/idu/IDU.scala:54:7, src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :113:{19,36}]
  assign io_pipe_out_bits_id2is_rs1_addr =
    io_pipe_in_bits_if2id_inst[6:0] == 7'h37 ? 4'h0 : io_pipe_in_bits_if2id_inst[18:15];	// @[src/main/core/idu/IDU.scala:54:7, :92:22, :102:{43,51,78}]
  assign io_pipe_out_bits_id2is_rs2_addr = io_pipe_in_bits_if2id_inst[23:20];	// @[src/main/core/idu/IDU.scala:54:7, :103:{37,44}]
  assign io_pipe_out_bits_id2is_reg_pc = io_pipe_in_bits_if2id_reg_pc;	// @[src/main/core/idu/IDU.scala:54:7]
  assign io_pipe_out_bits_id2is_imm =
    decodeBundle_immtpe == 3'h1
      ? {{19{imm_b[12]}}, imm_b}
      : decodeBundle_immtpe == 3'h3
          ? {{20{imm_s[11]}}, imm_s}
          : decodeBundle_immtpe == 3'h4
              ? {{11{imm_j[20]}}, imm_j}
              : decodeBundle_immtpe == 3'h5 ? imm_u : {{20{_imm_T_1[11]}}, _imm_T_1};	// @[src/main/core/idu/IDU.scala:54:7, :74:48, :75:77, :76:79, :77:46, :78:37, src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106]
  assign io_pipe_out_bits_id2is_csr_addr = imm_i;	// @[src/main/core/idu/IDU.scala:54:7, :73:30]
endmodule

// Generated by CIRCT firtool-1.131.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module ysyx_24080032_ISU(	// @[src/main/core/isu/ISU.scala:56:7]
  input         clock,	// @[src/main/core/isu/ISU.scala:56:7]
                reset,	// @[src/main/core/isu/ISU.scala:56:7]
  output        io_pipe_in_ready,	// @[src/main/core/isu/ISU.scala:57:21]
  input         io_pipe_in_valid,	// @[src/main/core/isu/ISU.scala:57:21]
  input  [2:0]  io_pipe_in_bits_id2is_processunit,	// @[src/main/core/isu/ISU.scala:57:21]
  input  [3:0]  io_pipe_in_bits_id2is_processtpe,	// @[src/main/core/isu/ISU.scala:57:21]
                io_pipe_in_bits_id2is_bjtpe,	// @[src/main/core/isu/ISU.scala:57:21]
  input         io_pipe_in_bits_id2is_rfwe,	// @[src/main/core/isu/ISU.scala:57:21]
  input  [3:0]  io_pipe_in_bits_id2is_rd_addr,	// @[src/main/core/isu/ISU.scala:57:21]
  input         io_pipe_in_bits_id2is_ch1tpe,	// @[src/main/core/isu/ISU.scala:57:21]
  input  [1:0]  io_pipe_in_bits_id2is_ch2tpe,	// @[src/main/core/isu/ISU.scala:57:21]
  input  [3:0]  io_pipe_in_bits_id2is_rs1_addr,	// @[src/main/core/isu/ISU.scala:57:21]
                io_pipe_in_bits_id2is_rs2_addr,	// @[src/main/core/isu/ISU.scala:57:21]
  input  [31:0] io_pipe_in_bits_id2is_reg_pc,	// @[src/main/core/isu/ISU.scala:57:21]
                io_pipe_in_bits_id2is_imm,	// @[src/main/core/isu/ISU.scala:57:21]
  input  [11:0] io_pipe_in_bits_id2is_csr_addr,	// @[src/main/core/isu/ISU.scala:57:21]
  input         io_pipe_out_ready,	// @[src/main/core/isu/ISU.scala:57:21]
  output        io_pipe_out_valid,	// @[src/main/core/isu/ISU.scala:57:21]
  output [2:0]  io_pipe_out_bits_is2exe_processunit,	// @[src/main/core/isu/ISU.scala:57:21]
  output [3:0]  io_pipe_out_bits_is2exe_processtpe,	// @[src/main/core/isu/ISU.scala:57:21]
                io_pipe_out_bits_is2exe_bjtpe,	// @[src/main/core/isu/ISU.scala:57:21]
  output        io_pipe_out_bits_is2exe_rfwe,	// @[src/main/core/isu/ISU.scala:57:21]
  output [3:0]  io_pipe_out_bits_is2exe_rd_addr,	// @[src/main/core/isu/ISU.scala:57:21]
  output [31:0] io_pipe_out_bits_is2exe_ch1,	// @[src/main/core/isu/ISU.scala:57:21]
                io_pipe_out_bits_is2exe_ch2,	// @[src/main/core/isu/ISU.scala:57:21]
                io_pipe_out_bits_is2exe_ch3,	// @[src/main/core/isu/ISU.scala:57:21]
  input         io_gpr_we,	// @[src/main/core/isu/ISU.scala:58:16]
  input  [31:0] io_gpr_wdata,	// @[src/main/core/isu/ISU.scala:58:16]
  input  [3:0]  io_gpr_waddr,	// @[src/main/core/isu/ISU.scala:58:16]
  input         io_for_ex_valid,	// @[src/main/core/isu/ISU.scala:59:23]
  input  [2:0]  io_for_ex_processunit,	// @[src/main/core/isu/ISU.scala:59:23]
  input         io_for_ex_gpr_we,	// @[src/main/core/isu/ISU.scala:59:23]
  input  [31:0] io_for_ex_gpr_wdata,	// @[src/main/core/isu/ISU.scala:59:23]
  input  [3:0]  io_for_ex_gpr_waddr,	// @[src/main/core/isu/ISU.scala:59:23]
  input         io_for_wb_gpr_we,	// @[src/main/core/isu/ISU.scala:60:23]
  input  [31:0] io_for_wb_gpr_wdata,	// @[src/main/core/isu/ISU.scala:60:23]
  input  [3:0]  io_for_wb_gpr_waddr,	// @[src/main/core/isu/ISU.scala:60:23]
  input         io_flush_flush_flg	// @[src/main/core/isu/ISU.scala:61:22]
);

  wire        io_pipe_out_valid_0;	// @[src/main/core/isu/ISU.scala:175:36]
  wire [31:0] _gpr_ext_R0_data;	// @[src/main/core/isu/GPR.scala:11:18]
  wire [31:0] _gpr_ext_R1_data;	// @[src/main/core/isu/GPR.scala:11:18]
  wire [31:0] rs1_data =
    io_pipe_in_bits_id2is_rs1_addr == 4'h0 ? 32'h0 : _gpr_ext_R1_data;	// @[src/main/core/isu/GPR.scala:11:18, :12:{38,44}]
  wire [31:0] rs2_data =
    io_pipe_in_bits_id2is_rs2_addr == 4'h0 ? 32'h0 : _gpr_ext_R0_data;	// @[src/main/core/isu/GPR.scala:11:18, :12:{38,44}]
  wire        validForEX = io_for_ex_valid & ~io_for_ex_gpr_we;	// @[src/main/core/isu/ISU.scala:91:{38,59}]
  wire        rs1DependEX =
    (|io_pipe_in_bits_id2is_rs1_addr)
    & io_pipe_in_bits_id2is_rs1_addr == io_for_ex_gpr_waddr & validForEX;	// @[src/main/core/isu/ISU.scala:90:{71,80,89,102}, :91:38]
  wire        rs2DependEX =
    (|io_pipe_in_bits_id2is_rs2_addr)
    & io_pipe_in_bits_id2is_rs2_addr == io_for_ex_gpr_waddr & validForEX;	// @[src/main/core/isu/ISU.scala:90:{71,80,89,102}, :91:38]
  wire        _rs2ForEX_T = io_for_ex_processunit != 3'h1;	// @[src/main/core/isu/ISU.scala:92:43, :100:35]
  wire        rs1ForEX = rs1DependEX & _rs2ForEX_T;	// @[src/main/core/isu/ISU.scala:90:{80,102}, :92:43, :100:{32,35}]
  wire        rs2ForEX = rs2DependEX & _rs2ForEX_T;	// @[src/main/core/isu/ISU.scala:90:{80,102}, :92:43, :100:35, :101:32]
  wire        _GEN = io_for_ex_processunit != 3'h1;	// @[src/main/core/isu/ISU.scala:92:43]
  wire        rs1ForWB =
    (|io_pipe_in_bits_id2is_rs1_addr)
    & io_pipe_in_bits_id2is_rs1_addr == io_for_wb_gpr_waddr & ~io_for_wb_gpr_we
    & (_GEN | ~rs1DependEX);	// @[src/main/core/isu/ISU.scala:90:{71,80,89,102}, :92:43, :96:39, :102:{32,38,50}]
  wire        rs2ForWB =
    (|io_pipe_in_bits_id2is_rs2_addr)
    & io_pipe_in_bits_id2is_rs2_addr == io_for_wb_gpr_waddr & ~io_for_wb_gpr_we
    & (_GEN | ~rs2DependEX);	// @[src/main/core/isu/ISU.scala:90:{71,80,89,102}, :92:43, :96:39, :103:{32,38,50}]
  reg  [15:0] busy;	// @[src/main/core/isu/GPR.scala:26:21]
  wire [15:0] _ch3Ready_T_3 = busy >> io_pipe_in_bits_id2is_rs1_addr;	// @[src/main/core/isu/GPR.scala:26:21, :27:37]
  wire [15:0] _ch2Ready_T = busy >> io_pipe_in_bits_id2is_rs2_addr;	// @[src/main/core/isu/GPR.scala:26:21, :27:37]
  wire        isudone =
    (|{~(_ch3Ready_T_3[0]) | rs1ForEX | rs1ForWB | io_pipe_in_bits_id2is_ch1tpe,
       ~(_ch2Ready_T[0]) | rs2ForEX | rs2ForWB,
       io_pipe_in_bits_id2is_ch2tpe})
    | (|{~((|io_pipe_in_bits_id2is_bjtpe) | io_pipe_in_bits_id2is_processunit == 3'h2),
         io_pipe_in_bits_id2is_bjtpe}) | ~(_ch3Ready_T_3[0]) | rs1ForEX | rs1ForWB;	// @[src/main/core/isu/GPR.scala:27:37, src/main/core/isu/ISU.scala:90:{80,102}, :100:32, :101:32, :102:32, :103:32, :106:{20,41,53,65}, :107:{20,41,53,65,97}, :108:{46,50,87}, :109:{20,28,63,67,88,100}, :111:{28,40}]
  wire [30:0] _wbClearMask_T_8 = 31'h1 << io_for_wb_gpr_waddr;	// @[src/main/core/isu/GPR.scala:28:41]
  wire [15:0] wbClearMask =
    io_for_wb_gpr_we | (|io_for_wb_gpr_waddr) & io_for_wb_gpr_waddr == io_for_ex_gpr_waddr
    & ~io_for_ex_gpr_we
      ? 16'h0
      : _wbClearMask_T_8[15:0];	// @[src/main/core/isu/GPR.scala:28:{41,48}, src/main/core/isu/ISU.scala:90:{71,80,89,102}, :91:59, :114:26]
  wire        _n_state_T_2 = io_pipe_out_ready & io_pipe_out_valid_0;	// @[src/main/core/isu/ISU.scala:175:36, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35]
  wire [30:0] _isuFireSetMask_T_1 = 31'h1 << io_pipe_in_bits_id2is_rd_addr;	// @[src/main/core/isu/GPR.scala:28:41]
  wire [15:0] isuFireSetMask = _n_state_T_2 ? _isuFireSetMask_T_1[15:0] : 16'h0;	// @[src/main/core/isu/GPR.scala:28:{41,48}, src/main/core/isu/ISU.scala:115:29, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35]
  wire        _ch3_rs1_T = rs1ForEX | rs1ForWB;	// @[src/main/core/isu/ISU.scala:90:{80,102}, :100:32, :102:32, :132:75]
  wire        _ch2_T_6 = io_pipe_in_bits_id2is_ch2tpe == 2'h0;	// @[src/main/core/isu/ISU.scala:137:39]
  wire [31:0] _ch2_T_11 =
    io_pipe_in_bits_id2is_ch2tpe == 2'h1 ? io_pipe_in_bits_id2is_imm : 32'h0;	// @[src/main/core/isu/ISU.scala:134:20, :135:39]
  wire [31:0] _ch2_T_20 =
    {_ch2_T_11[31:12],
     _ch2_T_11[11:0]
       | ((&io_pipe_in_bits_id2is_ch2tpe) ? io_pipe_in_bits_id2is_csr_addr : 12'h0)}
    | (_ch2_T_6 & rs2ForEX ? io_for_ex_gpr_wdata : 32'h0)
    | (_ch2_T_6 & rs2ForWB ? io_for_wb_gpr_wdata : 32'h0)
    | (_ch2_T_6 & ~(rs2ForEX | rs2ForWB) ? rs2_data : 32'h0);	// @[src/main/core/isu/GPR.scala:12:38, src/main/core/isu/ISU.scala:90:{80,102}, :101:32, :103:32, :134:20, :136:39, :137:{39,61}, :138:61, :139:{61,64,75}]
  reg         in_ready;	// @[src/main/core/isu/ISU.scala:172:27]
  reg         out_valid;	// @[src/main/core/isu/ISU.scala:173:28]
  assign io_pipe_out_valid_0 = out_valid & ~io_flush_flush_flg;	// @[src/main/core/isu/ISU.scala:173:28, :175:{36,39}]
  reg         c_state;	// @[src/main/core/isu/ISU.scala:178:26]
  wire        n_state =
    ~io_flush_flush_flg & (c_state ? ~_n_state_T_2 : in_ready & io_pipe_in_valid);	// @[src/main/core/isu/ISU.scala:172:27, :178:26, :179:30, :184:29, :185:17, :187:{17,55}, :189:37, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35]
  always @(posedge clock) begin	// @[src/main/core/isu/ISU.scala:56:7]
    if (reset) begin	// @[src/main/core/isu/ISU.scala:56:7]
      busy <= 16'h0;	// @[src/main/core/isu/GPR.scala:26:21]
      in_ready <= 1'h0;	// @[src/main/core/isu/ISU.scala:56:7, :172:27]
      out_valid <= 1'h0;	// @[src/main/core/isu/ISU.scala:56:7, :173:28]
      c_state <= 1'h0;	// @[src/main/core/isu/ISU.scala:56:7, :178:26]
    end
    else begin	// @[src/main/core/isu/ISU.scala:56:7]
      busy <=
        io_flush_flush_flg
          ? 16'h0
          : {busy[15:1] & ~(wbClearMask[15:1]) | isuFireSetMask[15:1], 1'h0};	// @[src/main/core/isu/GPR.scala:26:21, :34:{10,16,24,26,38}, src/main/core/isu/ISU.scala:56:7, :114:26, :115:29, :118:31]
      in_ready <= ~n_state | ~n_state & in_ready;	// @[src/main/core/isu/ISU.scala:172:27, :179:30, :193:20, :195:22, :199:22]
      out_valid <= n_state & (n_state ? isudone & ~io_flush_flush_flg : out_valid);	// @[src/main/core/isu/ISU.scala:111:40, :173:28, :175:39, :179:30, :193:20, :196:23, :200:{23,44}]
      c_state <= n_state;	// @[src/main/core/isu/ISU.scala:178:26, :179:30]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/core/isu/ISU.scala:56:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/core/isu/ISU.scala:56:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/core/isu/ISU.scala:56:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/core/isu/ISU.scala:56:7]
    initial begin	// @[src/main/core/isu/ISU.scala:56:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/core/isu/ISU.scala:56:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/core/isu/ISU.scala:56:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/core/isu/ISU.scala:56:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/core/isu/ISU.scala:56:7]
        busy = _RANDOM[/*Zero width*/ 1'b0][15:0];	// @[src/main/core/isu/GPR.scala:26:21, src/main/core/isu/ISU.scala:56:7]
        in_ready = _RANDOM[/*Zero width*/ 1'b0][16];	// @[src/main/core/isu/GPR.scala:26:21, src/main/core/isu/ISU.scala:56:7, :172:27]
        out_valid = _RANDOM[/*Zero width*/ 1'b0][17];	// @[src/main/core/isu/GPR.scala:26:21, src/main/core/isu/ISU.scala:56:7, :173:28]
        c_state = _RANDOM[/*Zero width*/ 1'b0][18];	// @[src/main/core/isu/GPR.scala:26:21, src/main/core/isu/ISU.scala:56:7, :178:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/core/isu/ISU.scala:56:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/core/isu/ISU.scala:56:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ysyx_24080032_gpr_16x32 gpr_ext (	// @[src/main/core/isu/GPR.scala:11:18]
    .R0_addr (io_pipe_in_bits_id2is_rs2_addr),
    .R0_en   (1'h1),	// @[src/main/core/isu/ISU.scala:56:7]
    .R0_clk  (clock),
    .R0_data (_gpr_ext_R0_data),
    .R1_addr (io_pipe_in_bits_id2is_rs1_addr),
    .R1_en   (1'h1),	// @[src/main/core/isu/ISU.scala:56:7]
    .R1_clk  (clock),
    .R1_data (_gpr_ext_R1_data),
    .W0_addr (io_gpr_waddr),
    .W0_en   (~io_gpr_we & (|io_gpr_waddr)),	// @[src/main/core/isu/ISU.scala:76:{20,36,52}]
    .W0_clk  (clock),
    .W0_data (io_gpr_wdata)
  );	// @[src/main/core/isu/GPR.scala:11:18]
  assign io_pipe_in_ready = in_ready;	// @[src/main/core/isu/ISU.scala:56:7, :172:27]
  assign io_pipe_out_valid = io_pipe_out_valid_0;	// @[src/main/core/isu/ISU.scala:56:7, :175:36]
  assign io_pipe_out_bits_is2exe_processunit = io_pipe_in_bits_id2is_processunit;	// @[src/main/core/isu/ISU.scala:56:7]
  assign io_pipe_out_bits_is2exe_processtpe = io_pipe_in_bits_id2is_processtpe;	// @[src/main/core/isu/ISU.scala:56:7]
  assign io_pipe_out_bits_is2exe_bjtpe = io_pipe_in_bits_id2is_bjtpe;	// @[src/main/core/isu/ISU.scala:56:7]
  assign io_pipe_out_bits_is2exe_rfwe = io_pipe_in_bits_id2is_rfwe;	// @[src/main/core/isu/ISU.scala:56:7]
  assign io_pipe_out_bits_is2exe_rd_addr = io_pipe_in_bits_id2is_rd_addr;	// @[src/main/core/isu/ISU.scala:56:7]
  assign io_pipe_out_bits_is2exe_ch1 =
    (io_pipe_in_bits_id2is_ch1tpe ? io_pipe_in_bits_id2is_reg_pc : 32'h0)
    | (~io_pipe_in_bits_id2is_ch1tpe & rs1ForEX ? io_for_ex_gpr_wdata : 32'h0)
    | (~io_pipe_in_bits_id2is_ch1tpe & rs1ForWB ? io_for_wb_gpr_wdata : 32'h0)
    | (io_pipe_in_bits_id2is_ch1tpe | _ch3_rs1_T ? 32'h0 : rs1_data);	// @[src/main/core/isu/GPR.scala:12:38, src/main/core/isu/ISU.scala:56:7, :90:{80,102}, :100:32, :102:32, :128:20, :130:{39,61}, :131:61, :132:75]
  assign io_pipe_out_bits_is2exe_ch2 =
    {_ch2_T_20[31:3], _ch2_T_20[2:0] | {io_pipe_in_bits_id2is_ch2tpe == 2'h2, 2'h0}};	// @[src/main/core/isu/ISU.scala:56:7, :134:20, :140:39]
  assign io_pipe_out_bits_is2exe_ch3 =
    ((|io_pipe_in_bits_id2is_bjtpe) & io_pipe_in_bits_id2is_bjtpe != 4'h9
       ? io_pipe_in_bits_id2is_reg_pc
       : (rs1ForEX ? io_for_ex_gpr_wdata : 32'h0)
         | (rs1ForWB ? io_for_wb_gpr_wdata : 32'h0) | (_ch3_rs1_T ? 32'h0 : rs1_data))
    + io_pipe_in_bits_id2is_imm;	// @[src/main/core/isu/GPR.scala:12:38, src/main/core/isu/ISU.scala:56:7, :90:{80,102}, :100:32, :102:32, :108:46, :132:75, :142:24, :147:{18,51,82,138}]
endmodule

// Generated by CIRCT firtool-1.131.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module ysyx_24080032_EXU(	// @[src/main/core/exu/EXU.scala:66:7]
  input         clock,	// @[src/main/core/exu/EXU.scala:66:7]
                reset,	// @[src/main/core/exu/EXU.scala:66:7]
  output [31:0] io_dmem_araddr,	// @[src/main/core/exu/EXU.scala:67:16]
  output        io_dmem_arvalid,	// @[src/main/core/exu/EXU.scala:67:16]
  input         io_dmem_arready,	// @[src/main/core/exu/EXU.scala:67:16]
  output [2:0]  io_dmem_arsize,	// @[src/main/core/exu/EXU.scala:67:16]
  input  [31:0] io_dmem_rdata,	// @[src/main/core/exu/EXU.scala:67:16]
  input         io_dmem_rvalid,	// @[src/main/core/exu/EXU.scala:67:16]
  output        io_dmem_rready,	// @[src/main/core/exu/EXU.scala:67:16]
  output [31:0] io_dmem_awaddr,	// @[src/main/core/exu/EXU.scala:67:16]
  output        io_dmem_awvalid,	// @[src/main/core/exu/EXU.scala:67:16]
  input         io_dmem_awready,	// @[src/main/core/exu/EXU.scala:67:16]
  output [2:0]  io_dmem_awsize,	// @[src/main/core/exu/EXU.scala:67:16]
  output [31:0] io_dmem_wdata,	// @[src/main/core/exu/EXU.scala:67:16]
  output [3:0]  io_dmem_wstrb,	// @[src/main/core/exu/EXU.scala:67:16]
  output        io_dmem_wvalid,	// @[src/main/core/exu/EXU.scala:67:16]
  input         io_dmem_wready,	// @[src/main/core/exu/EXU.scala:67:16]
                io_dmem_bvalid,	// @[src/main/core/exu/EXU.scala:67:16]
  output        io_dmem_bready,	// @[src/main/core/exu/EXU.scala:67:16]
                io_bj_valid,	// @[src/main/core/exu/EXU.scala:68:19]
  output [31:0] io_bj_target,	// @[src/main/core/exu/EXU.scala:68:19]
  output        io_pipe_in_ready,	// @[src/main/core/exu/EXU.scala:69:21]
  input         io_pipe_in_valid,	// @[src/main/core/exu/EXU.scala:69:21]
  input  [2:0]  io_pipe_in_bits_is2exe_processunit,	// @[src/main/core/exu/EXU.scala:69:21]
  input  [3:0]  io_pipe_in_bits_is2exe_processtpe,	// @[src/main/core/exu/EXU.scala:69:21]
                io_pipe_in_bits_is2exe_bjtpe,	// @[src/main/core/exu/EXU.scala:69:21]
  input         io_pipe_in_bits_is2exe_rfwe,	// @[src/main/core/exu/EXU.scala:69:21]
  input  [3:0]  io_pipe_in_bits_is2exe_rd_addr,	// @[src/main/core/exu/EXU.scala:69:21]
  input  [31:0] io_pipe_in_bits_is2exe_ch1,	// @[src/main/core/exu/EXU.scala:69:21]
                io_pipe_in_bits_is2exe_ch2,	// @[src/main/core/exu/EXU.scala:69:21]
                io_pipe_in_bits_is2exe_ch3,	// @[src/main/core/exu/EXU.scala:69:21]
  input         io_pipe_out_ready,	// @[src/main/core/exu/EXU.scala:69:21]
  output        io_pipe_out_valid,	// @[src/main/core/exu/EXU.scala:69:21]
                io_pipe_out_bits_exe2wb_gpr_we,	// @[src/main/core/exu/EXU.scala:69:21]
  output [31:0] io_pipe_out_bits_exe2wb_gpr_wdata,	// @[src/main/core/exu/EXU.scala:69:21]
  output [3:0]  io_pipe_out_bits_exe2wb_gpr_waddr,	// @[src/main/core/exu/EXU.scala:69:21]
  output        io_for_valid,	// @[src/main/core/exu/EXU.scala:70:20]
  output [2:0]  io_for_processunit,	// @[src/main/core/exu/EXU.scala:70:20]
  output        io_for_gpr_we,	// @[src/main/core/exu/EXU.scala:70:20]
  output [31:0] io_for_gpr_wdata,	// @[src/main/core/exu/EXU.scala:70:20]
  output [3:0]  io_for_gpr_waddr,	// @[src/main/core/exu/EXU.scala:70:20]
  output        io_fencei_is_fencei,	// @[src/main/core/exu/EXU.scala:71:23]
  input         io_fencei_fencei_done,	// @[src/main/core/exu/EXU.scala:71:23]
  output [31:0] io_fencei_flush_exu_fencei_flush_target	// @[src/main/core/exu/EXU.scala:72:33]
);

  reg         in_ready;	// @[src/main/core/exu/EXU.scala:163:27]
  wire        _lsu_io_in_ready;	// @[src/main/core/exu/EXU.scala:116:21]
  wire        _lsu_io_out_valid;	// @[src/main/core/exu/EXU.scala:116:21]
  wire [31:0] _lsu_io_out_bits_gpr_wdata;	// @[src/main/core/exu/EXU.scala:116:21]
  wire        _alu_io_in_ready;	// @[src/main/core/exu/EXU.scala:102:21]
  wire        _alu_io_out_valid;	// @[src/main/core/exu/EXU.scala:102:21]
  wire [31:0] _alu_io_out_bits_alu_out;	// @[src/main/core/exu/EXU.scala:102:21]
  wire        _alu_io_bj_valid;	// @[src/main/core/exu/EXU.scala:102:21]
  wire        _csr_io_out_valid;	// @[src/main/core/exu/EXU.scala:89:21]
  wire [31:0] _csr_io_out_bits_csr_rdata;	// @[src/main/core/exu/EXU.scala:89:21]
  wire        _csr_io_bj_valid;	// @[src/main/core/exu/EXU.scala:89:21]
  wire [31:0] _csr_io_bj_target;	// @[src/main/core/exu/EXU.scala:89:21]
  wire        _n_state_T_1 = in_ready & io_pipe_in_valid;	// @[src/main/core/exu/EXU.scala:163:27, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35]
  wire        _gpr_wdata_T = io_pipe_in_bits_is2exe_processunit == 3'h1;	// @[src/main/core/exu/EXU.scala:90:55]
  wire        _io_fencei_is_fencei_T_1 = io_pipe_in_bits_is2exe_processunit == 3'h3;	// @[src/main/core/exu/EXU.scala:103:91]
  wire        _gpr_wdata_T_1 = io_pipe_in_bits_is2exe_processunit == 3'h2;	// @[src/main/core/exu/EXU.scala:117:55]
  wire        exefsh =
    _csr_io_out_valid | _alu_io_out_valid | _lsu_io_out_valid | io_fencei_fencei_done;	// @[src/main/core/exu/EXU.scala:89:21, :102:21, :116:21, :142:{35,54,73}]
  wire [31:0] gpr_wdata =
    _gpr_wdata_T
      ? _csr_io_out_bits_csr_rdata
      : _gpr_wdata_T_1 ? _lsu_io_out_bits_gpr_wdata : _alu_io_out_bits_alu_out;	// @[src/main/core/exu/EXU.scala:89:21, :90:55, :102:21, :116:21, :117:55, :143:{24,88}]
  reg         out_valid;	// @[src/main/core/exu/EXU.scala:164:28]
  reg         c_state;	// @[src/main/core/exu/EXU.scala:169:26]
  wire        n_state = c_state ? ~(io_pipe_out_ready & out_valid) : _n_state_T_1;	// @[src/main/core/exu/EXU.scala:140:50, :164:28, :169:26, :170:30, :175:51, :176:33, :177:33, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35]
  always @(posedge clock) begin	// @[src/main/core/exu/EXU.scala:66:7]
    if (reset) begin	// @[src/main/core/exu/EXU.scala:66:7]
      in_ready <= 1'h0;	// @[src/main/core/exu/EXU.scala:66:7, :163:27]
      out_valid <= 1'h0;	// @[src/main/core/exu/EXU.scala:66:7, :164:28]
      c_state <= 1'h0;	// @[src/main/core/exu/EXU.scala:66:7, :169:26]
    end
    else begin	// @[src/main/core/exu/EXU.scala:66:7]
      in_ready <= n_state ? ~n_state & in_ready : _alu_io_in_ready & _lsu_io_in_ready;	// @[src/main/core/exu/EXU.scala:102:21, :116:21, :163:27, :170:30, :180:20, :182:{22,60}, :186:22]
      out_valid <= n_state & (n_state ? exefsh : out_valid);	// @[src/main/core/exu/EXU.scala:142:{35,54,73}, :164:28, :170:30, :180:20, :183:23, :187:23]
      c_state <= n_state;	// @[src/main/core/exu/EXU.scala:169:26, :170:30]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/core/exu/EXU.scala:66:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/core/exu/EXU.scala:66:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/core/exu/EXU.scala:66:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/core/exu/EXU.scala:66:7]
    initial begin	// @[src/main/core/exu/EXU.scala:66:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/core/exu/EXU.scala:66:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/core/exu/EXU.scala:66:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/core/exu/EXU.scala:66:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/core/exu/EXU.scala:66:7]
        in_ready = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/core/exu/EXU.scala:66:7, :163:27]
        out_valid = _RANDOM[/*Zero width*/ 1'b0][1];	// @[src/main/core/exu/EXU.scala:66:7, :163:27, :164:28]
        c_state = _RANDOM[/*Zero width*/ 1'b0][2];	// @[src/main/core/exu/EXU.scala:66:7, :163:27, :169:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/core/exu/EXU.scala:66:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/core/exu/EXU.scala:66:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ysyx_24080032_CSR csr (	// @[src/main/core/exu/EXU.scala:89:21]
    .clock                 (clock),
    .reset                 (reset),
    .io_in_valid           (_n_state_T_1 & _gpr_wdata_T),	// @[src/main/core/exu/EXU.scala:90:{40,55}, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35]
    .io_in_bits_op1        (io_pipe_in_bits_is2exe_ch1),
    .io_in_bits_op2        (io_pipe_in_bits_is2exe_ch2),
    .io_in_bits_processtpe (io_pipe_in_bits_is2exe_processtpe),
    .io_out_valid          (_csr_io_out_valid),
    .io_out_bits_csr_rdata (_csr_io_out_bits_csr_rdata),
    .io_bj_valid           (_csr_io_bj_valid),
    .io_bj_target          (_csr_io_bj_target)
  );	// @[src/main/core/exu/EXU.scala:89:21]
  ysyx_24080032_ALU alu (	// @[src/main/core/exu/EXU.scala:102:21]
    .io_in_ready           (_alu_io_in_ready),
    .io_in_valid
      (_n_state_T_1
       & (io_pipe_in_bits_is2exe_processunit == 3'h0 | _io_fencei_is_fencei_T_1)),	// @[src/main/core/exu/EXU.scala:103:{40,56,76,91}, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35]
    .io_in_bits_op1        (io_pipe_in_bits_is2exe_ch1),
    .io_in_bits_op2        (io_pipe_in_bits_is2exe_ch2),
    .io_in_bits_processtpe (io_pipe_in_bits_is2exe_processtpe),
    .io_in_bits_bjtpe      (io_pipe_in_bits_is2exe_bjtpe),
    .io_out_ready          (io_pipe_out_ready),
    .io_out_valid          (_alu_io_out_valid),
    .io_out_bits_alu_out   (_alu_io_out_bits_alu_out),
    .io_bj_valid           (_alu_io_bj_valid)
  );	// @[src/main/core/exu/EXU.scala:102:21]
  ysyx_24080032_LSU lsu (	// @[src/main/core/exu/EXU.scala:116:21]
    .clock                 (clock),
    .reset                 (reset),
    .io_dmem_dmem_araddr   (io_dmem_araddr),
    .io_dmem_dmem_arvalid  (io_dmem_arvalid),
    .io_dmem_dmem_arready  (io_dmem_arready),
    .io_dmem_dmem_arsize   (io_dmem_arsize),
    .io_dmem_dmem_rdata    (io_dmem_rdata),
    .io_dmem_dmem_rvalid   (io_dmem_rvalid),
    .io_dmem_dmem_rready   (io_dmem_rready),
    .io_dmem_dmem_awaddr   (io_dmem_awaddr),
    .io_dmem_dmem_awvalid  (io_dmem_awvalid),
    .io_dmem_dmem_awready  (io_dmem_awready),
    .io_dmem_dmem_awsize   (io_dmem_awsize),
    .io_dmem_dmem_wdata    (io_dmem_wdata),
    .io_dmem_dmem_wstrb    (io_dmem_wstrb),
    .io_dmem_dmem_wvalid   (io_dmem_wvalid),
    .io_dmem_dmem_wready   (io_dmem_wready),
    .io_dmem_dmem_bvalid   (io_dmem_bvalid),
    .io_dmem_dmem_bready   (io_dmem_bready),
    .io_in_ready           (_lsu_io_in_ready),
    .io_in_valid           (_n_state_T_1 & _gpr_wdata_T_1),	// @[src/main/core/exu/EXU.scala:117:{40,55}, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35]
    .io_in_bits_op1        (io_pipe_in_bits_is2exe_ch3),
    .io_in_bits_op2        (io_pipe_in_bits_is2exe_ch2),
    .io_in_bits_processtpe (io_pipe_in_bits_is2exe_processtpe),
    .io_out_ready          (io_pipe_out_ready),
    .io_out_valid          (_lsu_io_out_valid),
    .io_out_bits_gpr_wdata (_lsu_io_out_bits_gpr_wdata)
  );	// @[src/main/core/exu/EXU.scala:116:21]
  assign io_bj_valid = _alu_io_bj_valid | _csr_io_bj_valid;	// @[src/main/core/exu/EXU.scala:66:7, :89:21, :102:21, :139:36]
  assign io_bj_target =
    _alu_io_bj_valid
      ? io_pipe_in_bits_is2exe_ch3
      : _csr_io_bj_valid ? _csr_io_bj_target : 32'h0;	// @[src/main/core/exu/EXU.scala:66:7, :89:21, :102:21, :140:{24,50}]
  assign io_pipe_in_ready = in_ready;	// @[src/main/core/exu/EXU.scala:66:7, :163:27]
  assign io_pipe_out_valid = out_valid;	// @[src/main/core/exu/EXU.scala:66:7, :164:28]
  assign io_pipe_out_bits_exe2wb_gpr_we = io_pipe_in_bits_is2exe_rfwe;	// @[src/main/core/exu/EXU.scala:66:7]
  assign io_pipe_out_bits_exe2wb_gpr_wdata = gpr_wdata;	// @[src/main/core/exu/EXU.scala:66:7, :143:24]
  assign io_pipe_out_bits_exe2wb_gpr_waddr = io_pipe_in_bits_is2exe_rd_addr;	// @[src/main/core/exu/EXU.scala:66:7]
  assign io_for_valid = exefsh;	// @[src/main/core/exu/EXU.scala:66:7, :142:{35,54,73}]
  assign io_for_processunit = io_pipe_in_bits_is2exe_processunit;	// @[src/main/core/exu/EXU.scala:66:7]
  assign io_for_gpr_we = io_pipe_in_bits_is2exe_rfwe;	// @[src/main/core/exu/EXU.scala:66:7]
  assign io_for_gpr_wdata = gpr_wdata;	// @[src/main/core/exu/EXU.scala:66:7, :143:24]
  assign io_for_gpr_waddr = io_pipe_in_bits_is2exe_rd_addr;	// @[src/main/core/exu/EXU.scala:66:7]
  assign io_fencei_is_fencei = _n_state_T_1 & _io_fencei_is_fencei_T_1;	// @[src/main/core/exu/EXU.scala:66:7, :103:91, :130:44, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35]
  assign io_fencei_flush_exu_fencei_flush_target = _alu_io_out_bits_alu_out;	// @[src/main/core/exu/EXU.scala:66:7, :102:21]
endmodule

// Generated by CIRCT firtool-1.131.0
module ysyx_24080032_WBU(	// @[src/main/core/wbu/WBU.scala:46:7]
  output        io_gpr_we,	// @[src/main/core/wbu/WBU.scala:47:16]
  output [3:0]  io_gpr_waddr,	// @[src/main/core/wbu/WBU.scala:47:16]
  output [31:0] io_gpr_wdata,	// @[src/main/core/wbu/WBU.scala:47:16]
  output        io_pipe_in_ready,	// @[src/main/core/wbu/WBU.scala:48:21]
  input         io_pipe_in_valid,	// @[src/main/core/wbu/WBU.scala:48:21]
                io_pipe_in_bits_exe2wb_gpr_we,	// @[src/main/core/wbu/WBU.scala:48:21]
  input  [31:0] io_pipe_in_bits_exe2wb_gpr_wdata,	// @[src/main/core/wbu/WBU.scala:48:21]
  input  [3:0]  io_pipe_in_bits_exe2wb_gpr_waddr,	// @[src/main/core/wbu/WBU.scala:48:21]
  input         io_pipe_out_ready,	// @[src/main/core/wbu/WBU.scala:48:21]
  output        io_pipe_out_valid,	// @[src/main/core/wbu/WBU.scala:48:21]
                io_for_gpr_we,	// @[src/main/core/wbu/WBU.scala:49:20]
  output [31:0] io_for_gpr_wdata,	// @[src/main/core/wbu/WBU.scala:49:20]
  output [3:0]  io_for_gpr_waddr	// @[src/main/core/wbu/WBU.scala:49:20]
);

  assign io_gpr_we = io_pipe_in_bits_exe2wb_gpr_we;	// @[src/main/core/wbu/WBU.scala:46:7]
  assign io_gpr_waddr = io_pipe_in_bits_exe2wb_gpr_waddr;	// @[src/main/core/wbu/WBU.scala:46:7]
  assign io_gpr_wdata = io_pipe_in_bits_exe2wb_gpr_wdata;	// @[src/main/core/wbu/WBU.scala:46:7]
  assign io_pipe_in_ready = 1'h1;	// @[src/main/core/wbu/WBU.scala:46:7, :53:22]
  assign io_pipe_out_valid = 1'h1;	// @[src/main/core/wbu/WBU.scala:46:7, :53:22]
  assign io_for_gpr_we = io_pipe_in_bits_exe2wb_gpr_we;	// @[src/main/core/wbu/WBU.scala:46:7]
  assign io_for_gpr_wdata = io_pipe_in_bits_exe2wb_gpr_wdata;	// @[src/main/core/wbu/WBU.scala:46:7]
  assign io_for_gpr_waddr = io_pipe_in_bits_exe2wb_gpr_waddr;	// @[src/main/core/wbu/WBU.scala:46:7]
endmodule

// Generated by CIRCT firtool-1.131.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
// VCS coverage exclude_file
module ysyx_24080032_gpr_16x32(	// @[src/main/core/isu/GPR.scala:11:18]
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [3:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [31:0] R1_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:15];	// @[src/main/core/isu/GPR.scala:11:18]
  always @(posedge W0_clk) begin	// @[src/main/core/isu/GPR.scala:11:18]
    if (W0_en)	// @[src/main/core/isu/GPR.scala:11:18]
      Memory[W0_addr] <= W0_data;	// @[src/main/core/isu/GPR.scala:11:18]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/core/isu/GPR.scala:11:18]
    reg [31:0] _RANDOM_MEM;	// @[src/main/core/isu/GPR.scala:11:18]
    initial begin	// @[src/main/core/isu/GPR.scala:11:18]
      `INIT_RANDOM_PROLOG_	// @[src/main/core/isu/GPR.scala:11:18]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/core/isu/GPR.scala:11:18]
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[src/main/core/isu/GPR.scala:11:18]
          Memory[i[3:0]] = _RANDOM_MEM;	// @[src/main/core/isu/GPR.scala:11:18]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// @[src/main/core/isu/GPR.scala:11:18]
  assign R1_data = R1_en ? Memory[R1_addr] : 32'bx;	// @[src/main/core/isu/GPR.scala:11:18]
endmodule

// Generated by CIRCT firtool-1.131.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module ysyx_24080032_CSR(	// @[src/main/core/exu/CSR.scala:23:7]
  input         clock,	// @[src/main/core/exu/CSR.scala:23:7]
                reset,	// @[src/main/core/exu/CSR.scala:23:7]
                io_in_valid,	// @[src/main/core/exu/CSR.scala:24:16]
  input  [31:0] io_in_bits_op1,	// @[src/main/core/exu/CSR.scala:24:16]
                io_in_bits_op2,	// @[src/main/core/exu/CSR.scala:24:16]
  input  [3:0]  io_in_bits_processtpe,	// @[src/main/core/exu/CSR.scala:24:16]
  output        io_out_valid,	// @[src/main/core/exu/CSR.scala:24:16]
  output [31:0] io_out_bits_csr_rdata,	// @[src/main/core/exu/CSR.scala:24:16]
  output        io_bj_valid,	// @[src/main/core/exu/CSR.scala:25:19]
  output [31:0] io_bj_target	// @[src/main/core/exu/CSR.scala:25:19]
);

  reg  [31:0] mstatus;	// @[src/main/core/exu/CSR.scala:29:28]
  reg  [31:0] mtvec;	// @[src/main/core/exu/CSR.scala:30:24]
  reg  [31:0] mepc;	// @[src/main/core/exu/CSR.scala:31:24]
  reg  [31:0] mcause;	// @[src/main/core/exu/CSR.scala:32:24]
  wire        _GEN = io_in_bits_op2[11:0] == 12'h300;	// @[src/main/core/exu/CSR.scala:27:89, :37:17]
  wire        _GEN_0 = io_in_bits_op2[11:0] == 12'h305;	// @[src/main/core/exu/CSR.scala:27:89, :37:17]
  wire        _GEN_1 = io_in_bits_op2[11:0] == 12'h341;	// @[src/main/core/exu/CSR.scala:27:89, :37:17]
  wire        _GEN_2 = io_in_bits_op2[11:0] == 12'h342;	// @[src/main/core/exu/CSR.scala:27:89, :37:17]
  wire [31:0] rdata =
    _GEN
      ? mstatus
      : _GEN_0
          ? mtvec
          : _GEN_1
              ? mepc
              : _GEN_2
                  ? mcause
                  : io_in_bits_op2[11:0] == 12'hF11
                      ? 32'h79737978
                      : io_in_bits_op2[11:0] == 12'hF12 ? 32'h16F6EA0 : 32'h0;	// @[src/main/core/exu/CSR.scala:27:89, :29:28, :30:24, :31:24, :32:24, :36:28, :37:17, :38:30, :39:30, :40:30, :41:30, :42:30, :43:30]
  wire [31:0] wdata = {32{io_in_bits_processtpe[0]}} & rdata | io_in_bits_op1;	// @[src/main/core/exu/CSR.scala:37:17, :38:30, :47:{20,31}]
  wire        _GEN_3 = io_in_valid & ~(io_in_bits_processtpe[1]);	// @[src/main/core/exu/CSR.scala:48:{22,25,36}]
  always @(posedge clock) begin	// @[src/main/core/exu/CSR.scala:23:7]
    if (reset)	// @[src/main/core/exu/CSR.scala:23:7]
      mstatus <= 32'h1800;	// @[src/main/core/exu/CSR.scala:29:28]
    else if (~_GEN_3 | _GEN_0 | _GEN_1 | _GEN_2 | ~_GEN) begin	// @[src/main/core/exu/CSR.scala:29:28, :31:24, :37:17, :48:{22,40}, :49:22]
    end
    else	// @[src/main/core/exu/CSR.scala:29:28, :48:40, :49:22]
      mstatus <= wdata;	// @[src/main/core/exu/CSR.scala:29:28, :47:20]
    if (_GEN_3 & _GEN_0)	// @[src/main/core/exu/CSR.scala:30:24, :37:17, :48:{22,40}, :49:22, :50:34]
      mtvec <= wdata;	// @[src/main/core/exu/CSR.scala:30:24, :47:20]
    if (io_in_bits_processtpe == 4'h3 & io_in_valid) begin	// @[src/main/core/exu/CSR.scala:57:{21,50}]
      mepc <= io_in_bits_op1;	// @[src/main/core/exu/CSR.scala:31:24]
      mcause <= 32'hB;	// @[src/main/core/exu/CSR.scala:32:24, :59:16]
    end
    else begin	// @[src/main/core/exu/CSR.scala:57:50]
      if (~_GEN_3 | _GEN_0 | ~_GEN_1) begin	// @[src/main/core/exu/CSR.scala:31:24, :37:17, :48:{22,40}, :49:22]
      end
      else	// @[src/main/core/exu/CSR.scala:31:24, :48:40, :49:22]
        mepc <= wdata;	// @[src/main/core/exu/CSR.scala:31:24, :47:20]
      if (~_GEN_3 | _GEN_0 | _GEN_1 | ~_GEN_2) begin	// @[src/main/core/exu/CSR.scala:31:24, :32:24, :37:17, :48:{22,40}, :49:22]
      end
      else	// @[src/main/core/exu/CSR.scala:32:24, :48:40, :49:22]
        mcause <= wdata;	// @[src/main/core/exu/CSR.scala:32:24, :47:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/core/exu/CSR.scala:23:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/core/exu/CSR.scala:23:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/core/exu/CSR.scala:23:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:3];	// @[src/main/core/exu/CSR.scala:23:7]
    initial begin	// @[src/main/core/exu/CSR.scala:23:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/core/exu/CSR.scala:23:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/core/exu/CSR.scala:23:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/core/exu/CSR.scala:23:7]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// @[src/main/core/exu/CSR.scala:23:7]
        end	// @[src/main/core/exu/CSR.scala:23:7]
        mstatus = _RANDOM[2'h0];	// @[src/main/core/exu/CSR.scala:23:7, :29:28]
        mtvec = _RANDOM[2'h1];	// @[src/main/core/exu/CSR.scala:23:7, :30:24]
        mepc = _RANDOM[2'h2];	// @[src/main/core/exu/CSR.scala:23:7, :31:24]
        mcause = _RANDOM[2'h3];	// @[src/main/core/exu/CSR.scala:23:7, :32:24]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/core/exu/CSR.scala:23:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/core/exu/CSR.scala:23:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_valid = io_in_valid;	// @[src/main/core/exu/CSR.scala:23:7]
  assign io_out_bits_csr_rdata = rdata;	// @[src/main/core/exu/CSR.scala:23:7, :37:17, :38:30]
  assign io_bj_valid = io_in_bits_processtpe[1] & io_in_valid;	// @[src/main/core/exu/CSR.scala:23:7, :48:36, :67:34]
  assign io_bj_target = io_in_bits_processtpe[0] ? mtvec : mepc;	// @[src/main/core/exu/CSR.scala:23:7, :30:24, :31:24, :47:31, :68:24]
endmodule

// Generated by CIRCT firtool-1.131.0
module ysyx_24080032_ALU(	// @[src/main/core/exu/ALU.scala:25:7]
  output        io_in_ready,	// @[src/main/core/exu/ALU.scala:26:16]
  input         io_in_valid,	// @[src/main/core/exu/ALU.scala:26:16]
  input  [31:0] io_in_bits_op1,	// @[src/main/core/exu/ALU.scala:26:16]
                io_in_bits_op2,	// @[src/main/core/exu/ALU.scala:26:16]
  input  [3:0]  io_in_bits_processtpe,	// @[src/main/core/exu/ALU.scala:26:16]
                io_in_bits_bjtpe,	// @[src/main/core/exu/ALU.scala:26:16]
  input         io_out_ready,	// @[src/main/core/exu/ALU.scala:26:16]
  output        io_out_valid,	// @[src/main/core/exu/ALU.scala:26:16]
  output [31:0] io_out_bits_alu_out,	// @[src/main/core/exu/ALU.scala:26:16]
  output        io_bj_valid	// @[src/main/core/exu/ALU.scala:27:19]
);

  wire [32:0] add_sub_out =
    {1'h0, io_in_bits_op1} + {1'h0, io_in_bits_op2 ^ {32{io_in_bits_processtpe[0]}}}
    + {32'h0, io_in_bits_processtpe[0]};	// @[src/main/core/exu/ALU.scala:33:28, :34:{32,45,51,71}]
  wire [31:0] and_out = io_in_bits_op1 & io_in_bits_op2;	// @[src/main/core/exu/ALU.scala:36:28]
  wire [31:0] or_out = io_in_bits_op1 | io_in_bits_op2;	// @[src/main/core/exu/ALU.scala:37:27]
  wire [31:0] xor_out = io_in_bits_op1 ^ io_in_bits_op2;	// @[src/main/core/exu/ALU.scala:38:28]
  wire [31:0] _GEN = {27'h0, io_in_bits_op2[4:0]};	// @[src/main/core/exu/ALU.scala:30:25, :39:36]
  wire [31:0] sra_out = $signed($signed(io_in_bits_op1) >>> _GEN);	// @[src/main/core/exu/ALU.scala:39:{36,46}]
  wire [31:0] srl_out = io_in_bits_op1 >> _GEN;	// @[src/main/core/exu/ALU.scala:39:36, :40:28]
  wire [62:0] sll_out = {31'h0, io_in_bits_op1} << io_in_bits_op2[4:0];	// @[src/main/core/exu/ALU.scala:30:25, :41:28]
  reg  [31:0] casez_tmp;	// @[src/main/core/exu/ALU.scala:42:58]
  always @(*) begin	// @[src/main/core/exu/ALU.scala:42:58]
    casez (io_in_bits_processtpe[2:0])	// @[src/main/core/exu/ALU.scala:42:{42,58}]
      3'b000:
        casez_tmp = and_out;	// @[src/main/core/exu/ALU.scala:36:28, :42:58]
      3'b001:
        casez_tmp = and_out;	// @[src/main/core/exu/ALU.scala:36:28, :42:58]
      3'b010:
        casez_tmp = xor_out;	// @[src/main/core/exu/ALU.scala:38:28, :42:58]
      3'b011:
        casez_tmp = and_out;	// @[src/main/core/exu/ALU.scala:36:28, :42:58]
      3'b100:
        casez_tmp = or_out;	// @[src/main/core/exu/ALU.scala:37:27, :42:58]
      3'b101:
        casez_tmp = sra_out;	// @[src/main/core/exu/ALU.scala:39:46, :42:58]
      3'b110:
        casez_tmp = srl_out;	// @[src/main/core/exu/ALU.scala:40:28, :42:58]
      default:
        casez_tmp = sll_out[31:0];	// @[src/main/core/exu/ALU.scala:41:28, :42:58]
    endcase	// @[src/main/core/exu/ALU.scala:42:{42,58}]
  end // always @(*)
  wire [31:0] _io_out_bits_alu_out_T_5 =
    io_in_bits_processtpe[3]
      ? add_sub_out[31:0]
      : io_in_bits_processtpe == 4'h3
          ? {31'h0, ~(add_sub_out[32])}
          : io_in_bits_processtpe == 4'h1
              ? {31'h0, xor_out[31] ^ ~(add_sub_out[32])}
              : casez_tmp;	// @[src/main/core/exu/ALU.scala:34:71, :38:28, :42:58, :50:{21,33}, :51:{28,47}, :53:31, :54:{19,40}, :55:{20,64}, :56:20]
  wire        cmp = _io_out_bits_alu_out_T_5[0];	// @[src/main/core/exu/ALU.scala:53:31, :61:34]
  wire        eq = _io_out_bits_alu_out_T_5 == 32'h0;	// @[src/main/core/exu/ALU.scala:53:31, :62:34]
  assign io_in_ready = io_out_ready;	// @[src/main/core/exu/ALU.scala:25:7]
  assign io_out_valid = io_in_valid;	// @[src/main/core/exu/ALU.scala:25:7]
  assign io_out_bits_alu_out = _io_out_bits_alu_out_T_5;	// @[src/main/core/exu/ALU.scala:25:7, :53:31]
  assign io_bj_valid =
    io_in_valid
    & (io_in_bits_bjtpe == 4'h1 & eq | io_in_bits_bjtpe == 4'h2 & ~eq
       | io_in_bits_bjtpe == 4'h4 & cmp | io_in_bits_bjtpe == 4'h3 & cmp
       | io_in_bits_bjtpe == 4'h6 & ~cmp | io_in_bits_bjtpe == 4'h5 & ~cmp
       | io_in_bits_bjtpe[3]);	// @[src/main/core/exu/ALU.scala:25:7, :55:20, :56:20, :61:34, :62:34, :63:32, :64:{16,33,40}, :65:{16,33,36,41}, :66:{16,33,41}, :67:{16,34,42}, :68:{16,33,36,42}, :69:{16,34,43}, :70:15]
endmodule

// Generated by CIRCT firtool-1.131.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module ysyx_24080032_LSU(	// @[src/main/core/exu/LSU.scala:29:7]
  input         clock,	// @[src/main/core/exu/LSU.scala:29:7]
                reset,	// @[src/main/core/exu/LSU.scala:29:7]
  output [31:0] io_dmem_dmem_araddr,	// @[src/main/core/exu/LSU.scala:30:21]
  output        io_dmem_dmem_arvalid,	// @[src/main/core/exu/LSU.scala:30:21]
  input         io_dmem_dmem_arready,	// @[src/main/core/exu/LSU.scala:30:21]
  output [2:0]  io_dmem_dmem_arsize,	// @[src/main/core/exu/LSU.scala:30:21]
  input  [31:0] io_dmem_dmem_rdata,	// @[src/main/core/exu/LSU.scala:30:21]
  input         io_dmem_dmem_rvalid,	// @[src/main/core/exu/LSU.scala:30:21]
  output        io_dmem_dmem_rready,	// @[src/main/core/exu/LSU.scala:30:21]
  output [31:0] io_dmem_dmem_awaddr,	// @[src/main/core/exu/LSU.scala:30:21]
  output        io_dmem_dmem_awvalid,	// @[src/main/core/exu/LSU.scala:30:21]
  input         io_dmem_dmem_awready,	// @[src/main/core/exu/LSU.scala:30:21]
  output [2:0]  io_dmem_dmem_awsize,	// @[src/main/core/exu/LSU.scala:30:21]
  output [31:0] io_dmem_dmem_wdata,	// @[src/main/core/exu/LSU.scala:30:21]
  output [3:0]  io_dmem_dmem_wstrb,	// @[src/main/core/exu/LSU.scala:30:21]
  output        io_dmem_dmem_wvalid,	// @[src/main/core/exu/LSU.scala:30:21]
  input         io_dmem_dmem_wready,	// @[src/main/core/exu/LSU.scala:30:21]
                io_dmem_dmem_bvalid,	// @[src/main/core/exu/LSU.scala:30:21]
  output        io_dmem_dmem_bready,	// @[src/main/core/exu/LSU.scala:30:21]
                io_in_ready,	// @[src/main/core/exu/LSU.scala:31:16]
  input         io_in_valid,	// @[src/main/core/exu/LSU.scala:31:16]
  input  [31:0] io_in_bits_op1,	// @[src/main/core/exu/LSU.scala:31:16]
                io_in_bits_op2,	// @[src/main/core/exu/LSU.scala:31:16]
  input  [3:0]  io_in_bits_processtpe,	// @[src/main/core/exu/LSU.scala:31:16]
  input         io_out_ready,	// @[src/main/core/exu/LSU.scala:31:16]
  output        io_out_valid,	// @[src/main/core/exu/LSU.scala:31:16]
  output [31:0] io_out_bits_gpr_wdata	// @[src/main/core/exu/LSU.scala:31:16]
);

  reg         in_ready;	// @[src/main/core/exu/LSU.scala:48:27]
  reg         out_valid;	// @[src/main/core/exu/LSU.scala:49:28]
  reg  [31:0] araddr;	// @[src/main/core/exu/LSU.scala:53:25]
  reg         arvalid;	// @[src/main/core/exu/LSU.scala:54:26]
  reg  [1:0]  arsize;	// @[src/main/core/exu/LSU.scala:55:25]
  reg         rready;	// @[src/main/core/exu/LSU.scala:56:25]
  reg  [31:0] awaddr;	// @[src/main/core/exu/LSU.scala:57:25]
  reg         awvalid;	// @[src/main/core/exu/LSU.scala:58:26]
  reg  [1:0]  awsize;	// @[src/main/core/exu/LSU.scala:59:25]
  reg  [62:0] wdata;	// @[src/main/core/exu/LSU.scala:60:24]
  reg  [6:0]  wstrb;	// @[src/main/core/exu/LSU.scala:61:24]
  reg         wvalid;	// @[src/main/core/exu/LSU.scala:62:25]
  reg         bready;	// @[src/main/core/exu/LSU.scala:63:25]
  reg  [1:0]  c_state;	// @[src/main/core/exu/LSU.scala:77:26]
  reg  [1:0]  casez_tmp;	// @[src/main/core/exu/LSU.scala:86:51]
  always @(*) begin	// @[src/main/core/exu/LSU.scala:86:51]
    casez (c_state)	// @[src/main/core/exu/LSU.scala:77:26, :86:51]
      2'b00:
        casez_tmp = {1'h0, in_ready & io_in_valid};	// @[src/main/core/exu/LSU.scala:48:27, :86:51, :87:44, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35]
      2'b01:
        casez_tmp =
          arvalid & io_dmem_dmem_arready | awvalid & io_dmem_dmem_awready & wvalid
          & io_dmem_dmem_wready
            ? 2'h2
            : 2'h1;	// @[src/main/core/exu/LSU.scala:54:26, :58:26, :62:25, :81:{37,61,73,97,107}, :86:51, :88:44, :160:56]
      2'b10:
        casez_tmp = {1'h1, io_dmem_dmem_rvalid & rready | io_dmem_dmem_bvalid & bready};	// @[src/main/core/exu/LSU.scala:56:25, :63:25, :82:{46,56,79}, :86:51, :89:44]
      default:
        casez_tmp = io_out_ready & out_valid ? 2'h0 : 2'h3;	// @[src/main/core/exu/LSU.scala:49:28, :55:25, :86:51, :89:44, :90:44, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35]
    endcase	// @[src/main/core/exu/LSU.scala:77:26, :86:51]
  end // always @(*)
  wire [1:0]  n_state = casez_tmp;	// @[src/main/core/exu/LSU.scala:78:30, :86:51]
  reg  [31:0] dmem_rdata;	// @[src/main/core/exu/LSU.scala:93:29]
  reg  [1:0]  casez_tmp_0;	// @[src/main/core/exu/LSU.scala:101:20, :112:20]
  always @(*) begin	// @[src/main/core/exu/LSU.scala:55:25, :94:31, :101:20, :112:20, :118:23, :121:20, :131:23, :134:20, :151:20]
    casez (n_state)	// @[src/main/core/exu/LSU.scala:55:25, :78:30, :94:31, :101:20, :112:20, :118:23, :121:20, :131:23, :134:20, :151:20]
      2'b00:
        casez_tmp_0 = 2'h2;	// @[src/main/core/exu/LSU.scala:55:25, :88:44, :94:31, :101:20, :112:20, :118:23, :121:20, :131:23, :134:20, :151:20]
      2'b01:
        casez_tmp_0 = io_in_bits_processtpe[1:0];	// @[src/main/core/exu/LSU.scala:55:25, :94:31, :96:33, :101:20, :112:20, :118:23, :121:20, :131:23, :134:20, :151:20]
      2'b10:
        casez_tmp_0 = io_in_bits_processtpe[1:0];	// @[src/main/core/exu/LSU.scala:55:25, :94:31, :96:33, :101:20, :112:20, :118:23, :121:20, :131:23, :134:20, :151:20]
      default:
        casez_tmp_0 = 2'h2;	// @[src/main/core/exu/LSU.scala:55:25, :88:44, :94:31, :101:20, :112:20, :118:23, :121:20, :131:23, :134:20, :151:20]
    endcase	// @[src/main/core/exu/LSU.scala:55:25, :78:30, :94:31, :101:20, :112:20, :118:23, :121:20, :131:23, :134:20, :151:20]
  end // always @(*)
  reg  [31:0] casez_tmp_1;	// @[src/main/core/exu/LSU.scala:168:72]
  wire [31:0] shift_rdata = dmem_rdata >> {27'h0, io_in_bits_op1[1:0], 3'h0};	// @[src/main/core/exu/LSU.scala:29:7, :93:29, :156:29, :167:34]
  always @(*) begin	// @[src/main/core/exu/LSU.scala:168:72]
    casez (io_in_bits_processtpe[2:0])	// @[src/main/core/exu/LSU.scala:168:{52,72}]
      3'b000:
        casez_tmp_1 = {{24{shift_rdata[7]}}, shift_rdata[7:0]};	// @[src/main/core/exu/LSU.scala:167:34, :168:72, :169:{24,29,45,62}]
      3'b001:
        casez_tmp_1 = {{16{shift_rdata[15]}}, shift_rdata[15:0]};	// @[src/main/core/exu/LSU.scala:167:34, :168:72, :170:{24,29,45,63}]
      3'b010:
        casez_tmp_1 = shift_rdata;	// @[src/main/core/exu/LSU.scala:167:34, :168:72]
      3'b011:
        casez_tmp_1 = shift_rdata;	// @[src/main/core/exu/LSU.scala:167:34, :168:72]
      3'b100:
        casez_tmp_1 = {24'h0, shift_rdata[7:0]};	// @[src/main/core/exu/LSU.scala:167:34, :168:72, :169:62, :172:24]
      3'b101:
        casez_tmp_1 = {16'h0, shift_rdata[15:0]};	// @[src/main/core/exu/LSU.scala:167:34, :168:72, :170:63, :173:24]
      3'b110:
        casez_tmp_1 = shift_rdata;	// @[src/main/core/exu/LSU.scala:167:34, :168:72]
      default:
        casez_tmp_1 = shift_rdata;	// @[src/main/core/exu/LSU.scala:167:34, :168:72]
    endcase	// @[src/main/core/exu/LSU.scala:168:{52,72}]
  end // always @(*)
  wire        _GEN = n_state == 2'h0;	// @[src/main/core/exu/LSU.scala:55:25, :78:30, :101:20]
  wire        _GEN_0 = n_state == 2'h1;	// @[src/main/core/exu/LSU.scala:78:30, :101:20, :160:56]
  wire        _GEN_1 = n_state == 2'h2;	// @[src/main/core/exu/LSU.scala:78:30, :88:44, :101:20]
  wire        _GEN_2 = _GEN_1 | (&n_state);	// @[src/main/core/exu/LSU.scala:48:27, :78:30, :94:31, :101:20, :130:22, :143:22]
  wire        _GEN_3 = _GEN | _GEN_0;	// @[src/main/core/exu/LSU.scala:101:20, :108:20, :122:20]
  always @(posedge clock) begin	// @[src/main/core/exu/LSU.scala:29:7]
    if (reset) begin	// @[src/main/core/exu/LSU.scala:29:7]
      in_ready <= 1'h0;	// @[src/main/core/exu/LSU.scala:48:27]
      out_valid <= 1'h0;	// @[src/main/core/exu/LSU.scala:49:28]
      araddr <= 32'h0;	// @[src/main/core/exu/LSU.scala:53:25]
      arvalid <= 1'h0;	// @[src/main/core/exu/LSU.scala:54:26]
      arsize <= 2'h0;	// @[src/main/core/exu/LSU.scala:55:25]
      rready <= 1'h0;	// @[src/main/core/exu/LSU.scala:56:25]
      awaddr <= 32'h0;	// @[src/main/core/exu/LSU.scala:53:25, :57:25]
      awvalid <= 1'h0;	// @[src/main/core/exu/LSU.scala:58:26]
      awsize <= 2'h0;	// @[src/main/core/exu/LSU.scala:55:25, :59:25]
      wdata <= 63'h0;	// @[src/main/core/exu/LSU.scala:60:24]
      wstrb <= 7'h0;	// @[src/main/core/exu/LSU.scala:61:24]
      wvalid <= 1'h0;	// @[src/main/core/exu/LSU.scala:62:25]
      bready <= 1'h0;	// @[src/main/core/exu/LSU.scala:63:25]
      c_state <= 2'h0;	// @[src/main/core/exu/LSU.scala:55:25, :77:26]
      dmem_rdata <= 32'h0;	// @[src/main/core/exu/LSU.scala:53:25, :93:29]
    end
    else begin	// @[src/main/core/exu/LSU.scala:29:7]
      in_ready <= _GEN | ~(_GEN_0 | _GEN_2) & in_ready;	// @[src/main/core/exu/LSU.scala:48:27, :101:20, :104:22, :117:22, :130:22, :143:22]
      out_valid <= ~(_GEN | _GEN_0 | _GEN_1) & ((&n_state) | out_valid);	// @[src/main/core/exu/LSU.scala:49:28, :78:30, :94:31, :101:20, :105:23, :118:23, :131:23, :144:23]
      araddr <= io_in_bits_op1;	// @[src/main/core/exu/LSU.scala:53:25]
      arvalid <= ~_GEN & (_GEN_0 ? ~(io_in_bits_processtpe[3]) : ~_GEN_2 & arvalid);	// @[src/main/core/exu/LSU.scala:44:25, :45:15, :48:27, :54:26, :101:20, :107:21, :120:21, :130:22, :133:21, :143:22, :146:21]
      arsize <= casez_tmp_0;	// @[src/main/core/exu/LSU.scala:55:25, :101:20, :112:20]
      rready <= ~_GEN_3 & (_GEN_1 ? ~(io_in_bits_processtpe[3]) : ~(&n_state) & rready);	// @[src/main/core/exu/LSU.scala:44:25, :45:15, :56:25, :78:30, :94:31, :101:20, :108:20, :122:20, :135:20, :147:20]
      awaddr <= io_in_bits_op1;	// @[src/main/core/exu/LSU.scala:57:25]
      awvalid <= ~_GEN & (_GEN_0 ? io_in_bits_processtpe[3] : ~_GEN_2 & awvalid);	// @[src/main/core/exu/LSU.scala:44:25, :48:27, :54:26, :58:26, :101:20, :107:21, :109:21, :123:21, :130:22, :133:21, :136:21, :143:22, :146:21, :148:21]
      awsize <= casez_tmp_0;	// @[src/main/core/exu/LSU.scala:59:25, :101:20, :112:20]
      wdata <= {31'h0, io_in_bits_op2} << {58'h0, io_in_bits_op1[1:0], 3'h0};	// @[src/main/core/exu/LSU.scala:29:7, :53:25, :60:24, :156:29, :159:25]
      wstrb <=
        {3'h0,
         io_in_bits_processtpe[1:0] == 2'h2
           ? 4'hF
           : {2'h0, io_in_bits_processtpe[1:0] == 2'h1, 1'h1}} << io_in_bits_op1[1:0];	// @[src/main/core/exu/LSU.scala:29:7, :55:25, :61:24, :88:44, :96:33, :156:29, :160:56, :164:8]
      wvalid <= ~_GEN & (_GEN_0 ? io_in_bits_processtpe[3] : ~_GEN_2 & wvalid);	// @[src/main/core/exu/LSU.scala:44:25, :48:27, :54:26, :62:25, :101:20, :107:21, :110:20, :125:20, :130:22, :133:21, :138:20, :143:22, :146:21, :149:20]
      bready <= ~_GEN_3 & (_GEN_1 ? io_in_bits_processtpe[3] : ~(&n_state) & bready);	// @[src/main/core/exu/LSU.scala:44:25, :56:25, :63:25, :78:30, :94:31, :101:20, :108:20, :111:20, :122:20, :126:20, :139:20, :147:20, :150:20]
      c_state <= n_state;	// @[src/main/core/exu/LSU.scala:77:26, :78:30]
      if (&n_state)	// @[src/main/core/exu/LSU.scala:78:30, :94:31]
        dmem_rdata <= io_dmem_dmem_rdata;	// @[src/main/core/exu/LSU.scala:93:29]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/core/exu/LSU.scala:29:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/core/exu/LSU.scala:29:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/core/exu/LSU.scala:29:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:5];	// @[src/main/core/exu/LSU.scala:29:7]
    initial begin	// @[src/main/core/exu/LSU.scala:29:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/core/exu/LSU.scala:29:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/core/exu/LSU.scala:29:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/core/exu/LSU.scala:29:7]
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/core/exu/LSU.scala:29:7]
        end	// @[src/main/core/exu/LSU.scala:29:7]
        in_ready = _RANDOM[3'h0][0];	// @[src/main/core/exu/LSU.scala:29:7, :48:27]
        out_valid = _RANDOM[3'h0][1];	// @[src/main/core/exu/LSU.scala:29:7, :48:27, :49:28]
        araddr = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/core/exu/LSU.scala:29:7, :48:27, :53:25]
        arvalid = _RANDOM[3'h1][2];	// @[src/main/core/exu/LSU.scala:29:7, :53:25, :54:26]
        arsize = _RANDOM[3'h1][4:3];	// @[src/main/core/exu/LSU.scala:29:7, :53:25, :55:25]
        rready = _RANDOM[3'h1][5];	// @[src/main/core/exu/LSU.scala:29:7, :53:25, :56:25]
        awaddr = {_RANDOM[3'h1][31:6], _RANDOM[3'h2][5:0]};	// @[src/main/core/exu/LSU.scala:29:7, :53:25, :57:25]
        awvalid = _RANDOM[3'h2][6];	// @[src/main/core/exu/LSU.scala:29:7, :57:25, :58:26]
        awsize = _RANDOM[3'h2][8:7];	// @[src/main/core/exu/LSU.scala:29:7, :57:25, :59:25]
        wdata = {_RANDOM[3'h2][31:9], _RANDOM[3'h3], _RANDOM[3'h4][7:0]};	// @[src/main/core/exu/LSU.scala:29:7, :57:25, :60:24]
        wstrb = _RANDOM[3'h4][14:8];	// @[src/main/core/exu/LSU.scala:29:7, :60:24, :61:24]
        wvalid = _RANDOM[3'h4][15];	// @[src/main/core/exu/LSU.scala:29:7, :60:24, :62:25]
        bready = _RANDOM[3'h4][16];	// @[src/main/core/exu/LSU.scala:29:7, :60:24, :63:25]
        c_state = _RANDOM[3'h4][18:17];	// @[src/main/core/exu/LSU.scala:29:7, :60:24, :77:26]
        dmem_rdata = {_RANDOM[3'h4][31:19], _RANDOM[3'h5][18:0]};	// @[src/main/core/exu/LSU.scala:29:7, :60:24, :93:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/core/exu/LSU.scala:29:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/core/exu/LSU.scala:29:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_dmem_dmem_araddr = araddr;	// @[src/main/core/exu/LSU.scala:29:7, :53:25]
  assign io_dmem_dmem_arvalid = arvalid;	// @[src/main/core/exu/LSU.scala:29:7, :54:26]
  assign io_dmem_dmem_arsize = {1'h0, arsize};	// @[src/main/core/exu/LSU.scala:29:7, :55:25, :66:25]
  assign io_dmem_dmem_rready = rready;	// @[src/main/core/exu/LSU.scala:29:7, :56:25]
  assign io_dmem_dmem_awaddr = awaddr;	// @[src/main/core/exu/LSU.scala:29:7, :57:25]
  assign io_dmem_dmem_awvalid = awvalid;	// @[src/main/core/exu/LSU.scala:29:7, :58:26]
  assign io_dmem_dmem_awsize = {1'h0, awsize};	// @[src/main/core/exu/LSU.scala:29:7, :59:25, :70:25]
  assign io_dmem_dmem_wdata = wdata[31:0];	// @[src/main/core/exu/LSU.scala:29:7, :60:24, :71:26]
  assign io_dmem_dmem_wstrb = wstrb[3:0];	// @[src/main/core/exu/LSU.scala:29:7, :61:24, :72:26]
  assign io_dmem_dmem_wvalid = wvalid;	// @[src/main/core/exu/LSU.scala:29:7, :62:25]
  assign io_dmem_dmem_bready = bready;	// @[src/main/core/exu/LSU.scala:29:7, :63:25]
  assign io_in_ready = in_ready;	// @[src/main/core/exu/LSU.scala:29:7, :48:27]
  assign io_out_valid = out_valid;	// @[src/main/core/exu/LSU.scala:29:7, :49:28]
  assign io_out_bits_gpr_wdata = casez_tmp_1;	// @[src/main/core/exu/LSU.scala:29:7, :168:72]
endmodule

// Generated by CIRCT firtool-1.131.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module ysyx_24080032_iCache(	// @[src/main/cache/iCache.scala:36:7]
  input         clock,	// @[src/main/cache/iCache.scala:36:7]
                reset,	// @[src/main/cache/iCache.scala:36:7]
  input  [31:0] io_in_araddr,	// @[src/main/cache/iCache.scala:37:16]
  input         io_in_arvalid,	// @[src/main/cache/iCache.scala:37:16]
  output        io_in_arready,	// @[src/main/cache/iCache.scala:37:16]
  output [31:0] io_in_rdata,	// @[src/main/cache/iCache.scala:37:16]
  output        io_in_rvalid,	// @[src/main/cache/iCache.scala:37:16]
  input         io_in_rready,	// @[src/main/cache/iCache.scala:37:16]
  output [31:0] io_out_araddr,	// @[src/main/cache/iCache.scala:37:16]
  output        io_out_arvalid,	// @[src/main/cache/iCache.scala:37:16]
  input         io_out_arready,	// @[src/main/cache/iCache.scala:37:16]
  output [2:0]  io_out_arsize,	// @[src/main/cache/iCache.scala:37:16]
  output [1:0]  io_out_arburst,	// @[src/main/cache/iCache.scala:37:16]
  input  [31:0] io_out_rdata,	// @[src/main/cache/iCache.scala:37:16]
  input         io_out_rvalid,	// @[src/main/cache/iCache.scala:37:16]
  output        io_out_rready,	// @[src/main/cache/iCache.scala:37:16]
  input         io_out_rlast,	// @[src/main/cache/iCache.scala:37:16]
                io_fencei_is_fencei,	// @[src/main/cache/iCache.scala:38:23]
  output        io_fencei_fencei_done,	// @[src/main/cache/iCache.scala:38:23]
                io_fencei_flush_icache_fencing	// @[src/main/cache/iCache.scala:39:36]
);

  wire        io_out_arvalid_0;	// @[src/main/cache/iCache.scala:168:20, :245:24]
  wire        io_in_arready_0;	// @[src/main/cache/iCache.scala:168:20, :173:27]
  wire        io_out_rready_0;	// @[src/main/cache/iCache.scala:168:20, :184:27, :191:27, :250:23]
  wire        is_ifu_require = 1'h1;	// @[src/main/cache/iCache.scala:120:32]
  reg  [31:0] send_rdata;	// @[src/main/cache/iCache.scala:42:25]
  reg  [31:0] send_araddr;	// @[src/main/cache/iCache.scala:43:30]
  wire [1:0]  req_index = send_araddr[3:2];	// @[src/main/cache/iCache.scala:43:30, :54:32]
  wire [1:0]  req_offset = send_araddr[1:0];	// @[src/main/cache/iCache.scala:43:30, :55:33]
  wire [27:0] req_tag = send_araddr[31:4];	// @[src/main/cache/iCache.scala:43:30, :56:30]
  wire [31:0] addr_align = {send_araddr[31:2], 2'h0};	// @[src/main/cache/iCache.scala:43:30, :57:{25,37}]
  reg         icache_0_set_0_valid;	// @[src/main/cache/iCache.scala:63:25]
  reg  [27:0] icache_0_set_0_tag;	// @[src/main/cache/iCache.scala:63:25]
  reg  [31:0] icache_0_set_0_data_0;	// @[src/main/cache/iCache.scala:63:25]
  reg         icache_1_set_0_valid;	// @[src/main/cache/iCache.scala:63:25]
  reg  [27:0] icache_1_set_0_tag;	// @[src/main/cache/iCache.scala:63:25]
  reg  [31:0] icache_1_set_0_data_0;	// @[src/main/cache/iCache.scala:63:25]
  reg         icache_2_set_0_valid;	// @[src/main/cache/iCache.scala:63:25]
  reg  [27:0] icache_2_set_0_tag;	// @[src/main/cache/iCache.scala:63:25]
  reg  [31:0] icache_2_set_0_data_0;	// @[src/main/cache/iCache.scala:63:25]
  reg         icache_3_set_0_valid;	// @[src/main/cache/iCache.scala:63:25]
  reg  [27:0] icache_3_set_0_tag;	// @[src/main/cache/iCache.scala:63:25]
  reg  [31:0] icache_3_set_0_data_0;	// @[src/main/cache/iCache.scala:63:25]
  reg  [2:0]  c_state;	// @[src/main/cache/iCache.scala:68:26]
  reg         casez_tmp;	// @[src/main/cache/iCache.scala:75:43]
  always @(*) begin	// @[src/main/cache/iCache.scala:75:43]
    casez (req_index)	// @[src/main/cache/iCache.scala:54:32, :75:43]
      2'b00:
        casez_tmp = icache_0_set_0_valid;	// @[src/main/cache/iCache.scala:63:25, :75:43]
      2'b01:
        casez_tmp = icache_1_set_0_valid;	// @[src/main/cache/iCache.scala:63:25, :75:43]
      2'b10:
        casez_tmp = icache_2_set_0_valid;	// @[src/main/cache/iCache.scala:63:25, :75:43]
      default:
        casez_tmp = icache_3_set_0_valid;	// @[src/main/cache/iCache.scala:63:25, :75:43]
    endcase	// @[src/main/cache/iCache.scala:54:32, :75:43]
  end // always @(*)
  reg  [27:0] casez_tmp_0;	// @[src/main/cache/iCache.scala:75:43]
  always @(*) begin	// @[src/main/cache/iCache.scala:75:43]
    casez (req_index)	// @[src/main/cache/iCache.scala:54:32, :75:43]
      2'b00:
        casez_tmp_0 = icache_0_set_0_tag;	// @[src/main/cache/iCache.scala:63:25, :75:43]
      2'b01:
        casez_tmp_0 = icache_1_set_0_tag;	// @[src/main/cache/iCache.scala:63:25, :75:43]
      2'b10:
        casez_tmp_0 = icache_2_set_0_tag;	// @[src/main/cache/iCache.scala:63:25, :75:43]
      default:
        casez_tmp_0 = icache_3_set_0_tag;	// @[src/main/cache/iCache.scala:63:25, :75:43]
    endcase	// @[src/main/cache/iCache.scala:54:32, :75:43]
  end // always @(*)
  reg  [31:0] casez_tmp_1;	// @[src/main/cache/iCache.scala:75:43]
  always @(*) begin	// @[src/main/cache/iCache.scala:75:43]
    casez (req_index)	// @[src/main/cache/iCache.scala:54:32, :75:43]
      2'b00:
        casez_tmp_1 = icache_0_set_0_data_0;	// @[src/main/cache/iCache.scala:63:25, :75:43]
      2'b01:
        casez_tmp_1 = icache_1_set_0_data_0;	// @[src/main/cache/iCache.scala:63:25, :75:43]
      2'b10:
        casez_tmp_1 = icache_2_set_0_data_0;	// @[src/main/cache/iCache.scala:63:25, :75:43]
      default:
        casez_tmp_1 = icache_3_set_0_data_0;	// @[src/main/cache/iCache.scala:63:25, :75:43]
    endcase	// @[src/main/cache/iCache.scala:54:32, :75:43]
  end // always @(*)
  wire        hit = casez_tmp_0 == req_tag & casez_tmp;	// @[src/main/cache/iCache.scala:56:30, :75:{43,55}]
  wire        is_sdram_raddr = send_araddr > 32'h9FFFFFFF & send_araddr[31:30] != 2'h3;	// @[src/main/cache/iCache.scala:43:30, :82:{39,69,84}]
  wire        is_ifu_ar_fire = io_in_arvalid & io_in_arready_0;	// @[src/main/cache/iCache.scala:83:40, :168:20, :173:27]
  wire        is_hit_handshake = hit & io_in_rready;	// @[src/main/cache/iCache.scala:75:55, :84:32]
  wire        is_imem_r_fire = io_out_rvalid & io_out_rready_0;	// @[src/main/cache/iCache.scala:86:40, :168:20, :184:27, :191:27, :250:23]
  reg         is_fencei_r;	// @[src/main/cache/iCache.scala:124:30]
  reg  [1:0]  fencei_counter;	// @[src/main/cache/iCache.scala:125:33]
  wire        fencing = io_fencei_is_fencei | is_fencei_r;	// @[src/main/cache/iCache.scala:124:30, :131:29]
  reg         while_fence;	// @[src/main/cache/iCache.scala:151:30]
  wire        _n_state_T_10 = c_state == 3'h0;	// @[src/main/cache/iCache.scala:68:26, :160:42]
  wire        _n_state_T_12 = c_state == 3'h1;	// @[src/main/cache/iCache.scala:68:26, :160:42, :161:53]
  wire        _n_state_T_14 = c_state == 3'h2;	// @[src/main/cache/iCache.scala:68:26, :160:42]
  wire        _n_state_T_16 = c_state == 3'h3;	// @[src/main/cache/iCache.scala:68:26, :160:42]
  reg  [2:0]  casez_tmp_2;	// @[src/main/cache/iCache.scala:160:42]
  always @(*) begin	// @[src/main/cache/iCache.scala:160:42]
    casez (c_state)	// @[src/main/cache/iCache.scala:68:26, :160:42]
      3'b000:
        casez_tmp_2 =
          is_ifu_ar_fire ? (is_sdram_raddr ? 3'h1 : 3'h2) : {io_fencei_is_fencei, 2'h0};	// @[src/main/cache/iCache.scala:82:69, :83:40, :160:42, :161:{33,53,100}]
      3'b001:
        casez_tmp_2 = {1'h0, ~is_hit_handshake, 1'h0};	// @[src/main/cache/iCache.scala:84:32, :160:42, :162:33]
      3'b010:
        casez_tmp_2 = {2'h1, io_out_arvalid_0 & io_out_arready};	// @[src/main/cache/iCache.scala:85:42, :160:42, :163:33, :168:20, :245:24]
      3'b011:
        casez_tmp_2 = is_imem_r_fire & (io_out_rlast | ~is_sdram_raddr) ? 3'h0 : 3'h3;	// @[src/main/cache/iCache.scala:82:69, :86:40, :160:42, :164:{33,53,65,68}]
      3'b100:
        casez_tmp_2 = {~(&fencei_counter), 2'h0};	// @[src/main/cache/iCache.scala:124:30, :125:33, :126:37, :136:27, :137:21, :160:42, :165:33]
      3'b101:
        casez_tmp_2 = 3'h0;	// @[src/main/cache/iCache.scala:160:42]
      3'b110:
        casez_tmp_2 = 3'h0;	// @[src/main/cache/iCache.scala:160:42]
      default:
        casez_tmp_2 = 3'h0;	// @[src/main/cache/iCache.scala:160:42]
    endcase	// @[src/main/cache/iCache.scala:68:26, :160:42]
  end // always @(*)
  wire [2:0]  n_state = casez_tmp_2;	// @[src/main/cache/iCache.scala:69:30, :160:42]
  wire        _GEN = _n_state_T_14 | _n_state_T_16;	// @[src/main/cache/iCache.scala:160:42, :168:20, :248:23, :269:25]
  wire        _GEN_0 = _n_state_T_10 | _n_state_T_12;	// @[src/main/cache/iCache.scala:160:42, :168:20, :248:23]
  wire        io_in_rvalid_0 =
    ~_n_state_T_10
    & (_n_state_T_12
         ? hit
         : ~_n_state_T_14 & _n_state_T_16 & (is_ifu_require | ~is_sdram_raddr)
           & io_out_rvalid);	// @[src/main/cache/iCache.scala:75:55, :82:69, :110:18, :120:32, :160:42, :164:68, :168:20, :172:26, :178:26, :183:26, :190:{26,32,48}]
  wire        _GEN_1 = _n_state_T_12 | _n_state_T_14;	// @[src/main/cache/iCache.scala:160:42, :168:20, :184:27, :250:23]
  assign io_out_rready_0 =
    ~(_n_state_T_10 | _GEN_1) & _n_state_T_16
    & (~(is_ifu_require | ~is_sdram_raddr) | io_in_rready);	// @[src/main/cache/iCache.scala:82:69, :120:32, :160:42, :164:68, :168:20, :184:27, :191:{27,33,49}, :250:23]
  assign io_in_arready_0 = _n_state_T_10 | ~_GEN_1 & c_state != 3'h3;	// @[src/main/cache/iCache.scala:63:33, :68:26, :75:89, :109:19, :160:42, :168:20, :173:27, :179:27, :184:27, :185:27, :192:27, :250:23]
  assign io_out_arvalid_0 = ~_GEN_0 & _n_state_T_14;	// @[src/main/cache/iCache.scala:160:42, :168:20, :245:24, :248:23]
  wire        _GEN_2 = is_imem_r_fire & ~hit & is_sdram_raddr & ~while_fence;	// @[src/main/cache/iCache.scala:75:55, :82:69, :86:40, :151:30, :208:{25,28,33,51,54}]
  wire        _GEN_3 = _GEN_2 & req_index == 2'h0;	// @[src/main/cache/iCache.scala:54:32, :144:18, :208:{25,33,51,67}, :210:35, :212:35]
  wire        _GEN_4 = _GEN_2 & req_index == 2'h1;	// @[src/main/cache/iCache.scala:54:32, :144:18, :208:{25,33,51,67}, :210:35, :212:35]
  wire        _GEN_5 = _GEN_2 & req_index == 2'h2;	// @[src/main/cache/iCache.scala:54:32, :144:18, :208:{25,33,51,67}, :210:35, :212:35]
  wire        _GEN_6 = _GEN_2 & (&req_index);	// @[src/main/cache/iCache.scala:54:32, :144:18, :208:{25,33,51,67}, :210:35, :212:35]
  always @(posedge clock) begin	// @[src/main/cache/iCache.scala:36:7]
    if (is_hit_handshake)	// @[src/main/cache/iCache.scala:84:32]
      send_rdata <= hit ? casez_tmp_1 : 32'h0;	// @[src/main/cache/iCache.scala:42:25, :75:{43,55}, :91:24]
    else if (io_in_rvalid_0 & io_in_rready)	// @[src/main/cache/iCache.scala:87:38, :168:20, :172:26]
      send_rdata <= io_out_rdata;	// @[src/main/cache/iCache.scala:42:25]
    if (reset) begin	// @[src/main/cache/iCache.scala:36:7]
      send_araddr <= 32'h0;	// @[src/main/cache/iCache.scala:43:30]
      icache_0_set_0_valid <= 1'h0;	// @[src/main/cache/iCache.scala:63:25]
      icache_0_set_0_tag <= 28'h0;	// @[src/main/cache/iCache.scala:63:{25,33}]
      icache_0_set_0_data_0 <= 32'h0;	// @[src/main/cache/iCache.scala:63:25]
      icache_1_set_0_valid <= 1'h0;	// @[src/main/cache/iCache.scala:63:25]
      icache_1_set_0_tag <= 28'h0;	// @[src/main/cache/iCache.scala:63:{25,33}]
      icache_1_set_0_data_0 <= 32'h0;	// @[src/main/cache/iCache.scala:63:25]
      icache_2_set_0_valid <= 1'h0;	// @[src/main/cache/iCache.scala:63:25]
      icache_2_set_0_tag <= 28'h0;	// @[src/main/cache/iCache.scala:63:{25,33}]
      icache_2_set_0_data_0 <= 32'h0;	// @[src/main/cache/iCache.scala:63:25]
      icache_3_set_0_valid <= 1'h0;	// @[src/main/cache/iCache.scala:63:25]
      icache_3_set_0_tag <= 28'h0;	// @[src/main/cache/iCache.scala:63:{25,33}]
      icache_3_set_0_data_0 <= 32'h0;	// @[src/main/cache/iCache.scala:63:25]
      c_state <= 3'h0;	// @[src/main/cache/iCache.scala:68:26]
      is_fencei_r <= 1'h0;	// @[src/main/cache/iCache.scala:124:30]
      fencei_counter <= 2'h0;	// @[src/main/cache/iCache.scala:125:33]
      while_fence <= 1'h0;	// @[src/main/cache/iCache.scala:151:30]
    end
    else begin	// @[src/main/cache/iCache.scala:36:7]
      if (is_ifu_ar_fire)	// @[src/main/cache/iCache.scala:83:40]
        send_araddr <= io_in_araddr;	// @[src/main/cache/iCache.scala:43:30]
      icache_0_set_0_valid <=
        _GEN_3
          ? io_out_rlast
          : ~(fencing & fencei_counter == 2'h0) & icache_0_set_0_valid;	// @[src/main/cache/iCache.scala:63:25, :125:33, :131:29, :144:18, :146:49, :208:67, :210:35]
      if (_GEN_3) begin	// @[src/main/cache/iCache.scala:63:25, :144:18, :208:67, :210:35]
        icache_0_set_0_tag <= req_tag;	// @[src/main/cache/iCache.scala:56:30, :63:25]
        icache_0_set_0_data_0 <= io_out_rdata;	// @[src/main/cache/iCache.scala:63:25]
      end
      icache_1_set_0_valid <=
        _GEN_4
          ? io_out_rlast
          : ~(fencing & fencei_counter == 2'h1) & icache_1_set_0_valid;	// @[src/main/cache/iCache.scala:63:25, :125:33, :131:29, :144:18, :146:49, :208:67, :210:35]
      if (_GEN_4) begin	// @[src/main/cache/iCache.scala:63:25, :144:18, :208:67, :210:35]
        icache_1_set_0_tag <= req_tag;	// @[src/main/cache/iCache.scala:56:30, :63:25]
        icache_1_set_0_data_0 <= io_out_rdata;	// @[src/main/cache/iCache.scala:63:25]
      end
      icache_2_set_0_valid <=
        _GEN_5
          ? io_out_rlast
          : ~(fencing & fencei_counter == 2'h2) & icache_2_set_0_valid;	// @[src/main/cache/iCache.scala:63:25, :125:33, :131:29, :144:18, :146:49, :208:67, :210:35]
      if (_GEN_5) begin	// @[src/main/cache/iCache.scala:63:25, :144:18, :208:67, :210:35]
        icache_2_set_0_tag <= req_tag;	// @[src/main/cache/iCache.scala:56:30, :63:25]
        icache_2_set_0_data_0 <= io_out_rdata;	// @[src/main/cache/iCache.scala:63:25]
      end
      icache_3_set_0_valid <=
        _GEN_6 ? io_out_rlast : ~(fencing & (&fencei_counter)) & icache_3_set_0_valid;	// @[src/main/cache/iCache.scala:63:25, :125:33, :131:29, :144:18, :146:49, :208:67, :210:35]
      if (_GEN_6) begin	// @[src/main/cache/iCache.scala:63:25, :144:18, :208:67, :210:35]
        icache_3_set_0_tag <= req_tag;	// @[src/main/cache/iCache.scala:56:30, :63:25]
        icache_3_set_0_data_0 <= io_out_rdata;	// @[src/main/cache/iCache.scala:63:25]
      end
      c_state <= n_state;	// @[src/main/cache/iCache.scala:68:26, :69:30]
      is_fencei_r <= io_fencei_is_fencei | ~(&fencei_counter) & is_fencei_r;	// @[src/main/cache/iCache.scala:124:30, :125:33, :126:37, :134:20, :135:21, :136:27, :137:21]
      fencei_counter <= fencing & fencei_counter != 2'h3 ? fencei_counter + 2'h1 : 2'h0;	// @[src/main/cache/iCache.scala:125:33, :126:37, :131:29, :139:{18,21,33}, :140:{24,42}, :142:24]
      while_fence <= io_fencei_is_fencei | (|n_state) & while_fence;	// @[src/main/cache/iCache.scala:69:30, :151:30, :152:20, :153:21, :154:{24,35}, :155:21]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/cache/iCache.scala:36:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/cache/iCache.scala:36:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/cache/iCache.scala:36:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:9];	// @[src/main/cache/iCache.scala:36:7]
    initial begin	// @[src/main/cache/iCache.scala:36:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/cache/iCache.scala:36:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/cache/iCache.scala:36:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/cache/iCache.scala:36:7]
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/cache/iCache.scala:36:7]
        end	// @[src/main/cache/iCache.scala:36:7]
        send_rdata = _RANDOM[4'h0];	// @[src/main/cache/iCache.scala:36:7, :42:25]
        send_araddr = _RANDOM[4'h1];	// @[src/main/cache/iCache.scala:36:7, :43:30]
        icache_0_set_0_valid = _RANDOM[4'h2][0];	// @[src/main/cache/iCache.scala:36:7, :63:25]
        icache_0_set_0_tag = _RANDOM[4'h2][28:1];	// @[src/main/cache/iCache.scala:36:7, :63:25]
        icache_0_set_0_data_0 = {_RANDOM[4'h2][31:29], _RANDOM[4'h3][28:0]};	// @[src/main/cache/iCache.scala:36:7, :63:25]
        icache_1_set_0_valid = _RANDOM[4'h3][29];	// @[src/main/cache/iCache.scala:36:7, :63:25]
        icache_1_set_0_tag = {_RANDOM[4'h3][31:30], _RANDOM[4'h4][25:0]};	// @[src/main/cache/iCache.scala:36:7, :63:25]
        icache_1_set_0_data_0 = {_RANDOM[4'h4][31:26], _RANDOM[4'h5][25:0]};	// @[src/main/cache/iCache.scala:36:7, :63:25]
        icache_2_set_0_valid = _RANDOM[4'h5][26];	// @[src/main/cache/iCache.scala:36:7, :63:25]
        icache_2_set_0_tag = {_RANDOM[4'h5][31:27], _RANDOM[4'h6][22:0]};	// @[src/main/cache/iCache.scala:36:7, :63:25]
        icache_2_set_0_data_0 = {_RANDOM[4'h6][31:23], _RANDOM[4'h7][22:0]};	// @[src/main/cache/iCache.scala:36:7, :63:25]
        icache_3_set_0_valid = _RANDOM[4'h7][23];	// @[src/main/cache/iCache.scala:36:7, :63:25]
        icache_3_set_0_tag = {_RANDOM[4'h7][31:24], _RANDOM[4'h8][19:0]};	// @[src/main/cache/iCache.scala:36:7, :63:25]
        icache_3_set_0_data_0 = {_RANDOM[4'h8][31:20], _RANDOM[4'h9][19:0]};	// @[src/main/cache/iCache.scala:36:7, :63:25]
        c_state = _RANDOM[4'h9][22:20];	// @[src/main/cache/iCache.scala:36:7, :63:25, :68:26]
        is_fencei_r = _RANDOM[4'h9][23];	// @[src/main/cache/iCache.scala:36:7, :63:25, :124:30]
        fencei_counter = _RANDOM[4'h9][25:24];	// @[src/main/cache/iCache.scala:36:7, :63:25, :125:33]
        while_fence = _RANDOM[4'h9][26];	// @[src/main/cache/iCache.scala:36:7, :63:25, :151:30]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/cache/iCache.scala:36:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/cache/iCache.scala:36:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_arready = io_in_arready_0;	// @[src/main/cache/iCache.scala:36:7, :168:20, :173:27]
  assign io_in_rdata = send_rdata;	// @[src/main/cache/iCache.scala:36:7, :42:25]
  assign io_in_rvalid = io_in_rvalid_0;	// @[src/main/cache/iCache.scala:36:7, :168:20, :172:26]
  assign io_out_araddr = send_araddr;	// @[src/main/cache/iCache.scala:36:7, :43:30]
  assign io_out_arvalid = io_out_arvalid_0;	// @[src/main/cache/iCache.scala:36:7, :168:20, :245:24]
  assign io_out_arsize = _GEN_0 ? 3'h0 : {1'h0, _GEN, 1'h0};	// @[src/main/cache/iCache.scala:36:7, :168:20, :248:23, :269:25]
  assign io_out_arburst = _GEN_0 ? 2'h0 : {1'h0, _GEN};	// @[src/main/cache/iCache.scala:36:7, :168:20, :248:23, :249:24, :269:25, :270:25]
  assign io_out_rready = io_out_rready_0;	// @[src/main/cache/iCache.scala:36:7, :168:20, :184:27, :191:27, :250:23]
  assign io_fencei_fencei_done = &fencei_counter;	// @[src/main/cache/iCache.scala:36:7, :125:33, :126:37]
  assign io_fencei_flush_icache_fencing = fencing;	// @[src/main/cache/iCache.scala:36:7, :131:29]
endmodule

// Generated by CIRCT firtool-1.131.0
module ysyx_24080032_Ebreak(
     input [31:0] inst,
     output isEbreak
);


assign isEbreak = (inst == 32'h00100073);

endmodule
        