;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LED3 */
LED3__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
LED3__0__MASK EQU 0x04
LED3__0__PC EQU CYREG_PRT6_PC2
LED3__0__PORT EQU 6
LED3__0__SHIFT EQU 2
LED3__AG EQU CYREG_PRT6_AG
LED3__AMUX EQU CYREG_PRT6_AMUX
LED3__BIE EQU CYREG_PRT6_BIE
LED3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED3__BYP EQU CYREG_PRT6_BYP
LED3__CTL EQU CYREG_PRT6_CTL
LED3__DM0 EQU CYREG_PRT6_DM0
LED3__DM1 EQU CYREG_PRT6_DM1
LED3__DM2 EQU CYREG_PRT6_DM2
LED3__DR EQU CYREG_PRT6_DR
LED3__INP_DIS EQU CYREG_PRT6_INP_DIS
LED3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED3__LCD_EN EQU CYREG_PRT6_LCD_EN
LED3__MASK EQU 0x04
LED3__PORT EQU 6
LED3__PRT EQU CYREG_PRT6_PRT
LED3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED3__PS EQU CYREG_PRT6_PS
LED3__SHIFT EQU 2
LED3__SLW EQU CYREG_PRT6_SLW

/* I2C_1 */
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB06_A0
I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB06_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB06_D0
I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB06_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB06_F0
I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB06_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
I2C_1_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
I2C_1_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
I2C_1_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
I2C_1_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
I2C_1_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
I2C_1_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
I2C_1_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
I2C_1_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
I2C_1_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_1_bI2C_UDB_StsReg__0__POS EQU 0
I2C_1_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_1_bI2C_UDB_StsReg__1__POS EQU 1
I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
I2C_1_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_1_bI2C_UDB_StsReg__2__POS EQU 2
I2C_1_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_1_bI2C_UDB_StsReg__3__POS EQU 3
I2C_1_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_1_bI2C_UDB_StsReg__4__POS EQU 4
I2C_1_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_1_bI2C_UDB_StsReg__5__POS EQU 5
I2C_1_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_1_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
I2C_1_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB04_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x01
I2C_1_I2C_IRQ__INTC_NUMBER EQU 0
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
I2C_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
I2C_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
I2C_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
I2C_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_1_IntClock__INDEX EQU 0x03
I2C_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_1_IntClock__PM_ACT_MSK EQU 0x08
I2C_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_1_IntClock__PM_STBY_MSK EQU 0x08

/* PWM_1 */
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
Pin_1__0__MASK EQU 0x01
Pin_1__0__PC EQU CYREG_PRT6_PC0
Pin_1__0__PORT EQU 6
Pin_1__0__SHIFT EQU 0
Pin_1__AG EQU CYREG_PRT6_AG
Pin_1__AMUX EQU CYREG_PRT6_AMUX
Pin_1__BIE EQU CYREG_PRT6_BIE
Pin_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_1__BYP EQU CYREG_PRT6_BYP
Pin_1__CTL EQU CYREG_PRT6_CTL
Pin_1__DM0 EQU CYREG_PRT6_DM0
Pin_1__DM1 EQU CYREG_PRT6_DM1
Pin_1__DM2 EQU CYREG_PRT6_DM2
Pin_1__DR EQU CYREG_PRT6_DR
Pin_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_1__MASK EQU 0x01
Pin_1__PORT EQU 6
Pin_1__PRT EQU CYREG_PRT6_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_1__PS EQU CYREG_PRT6_PS
Pin_1__SHIFT EQU 0
Pin_1__SLW EQU CYREG_PRT6_SLW
Pin_1_6__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_1_6__0__MASK EQU 0x40
Pin_1_6__0__PC EQU CYREG_PRT1_PC6
Pin_1_6__0__PORT EQU 1
Pin_1_6__0__SHIFT EQU 6
Pin_1_6__AG EQU CYREG_PRT1_AG
Pin_1_6__AMUX EQU CYREG_PRT1_AMUX
Pin_1_6__BIE EQU CYREG_PRT1_BIE
Pin_1_6__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_1_6__BYP EQU CYREG_PRT1_BYP
Pin_1_6__CTL EQU CYREG_PRT1_CTL
Pin_1_6__DM0 EQU CYREG_PRT1_DM0
Pin_1_6__DM1 EQU CYREG_PRT1_DM1
Pin_1_6__DM2 EQU CYREG_PRT1_DM2
Pin_1_6__DR EQU CYREG_PRT1_DR
Pin_1_6__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_1_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_1_6__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_1_6__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_1_6__MASK EQU 0x40
Pin_1_6__PORT EQU 1
Pin_1_6__PRT EQU CYREG_PRT1_PRT
Pin_1_6__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_1_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_1_6__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_1_6__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_1_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_1_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_1_6__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_1_6__PS EQU CYREG_PRT1_PS
Pin_1_6__SHIFT EQU 6
Pin_1_6__SLW EQU CYREG_PRT1_SLW

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

/* Shunt */
Shunt_DacClk__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Shunt_DacClk__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Shunt_DacClk__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Shunt_DacClk__CFG2_SRC_SEL_MASK EQU 0x07
Shunt_DacClk__INDEX EQU 0x06
Shunt_DacClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Shunt_DacClk__PM_ACT_MSK EQU 0x40
Shunt_DacClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Shunt_DacClk__PM_STBY_MSK EQU 0x40
Shunt_VDAC8_viDAC8__CR0 EQU CYREG_DAC3_CR0
Shunt_VDAC8_viDAC8__CR1 EQU CYREG_DAC3_CR1
Shunt_VDAC8_viDAC8__D EQU CYREG_DAC3_D
Shunt_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Shunt_VDAC8_viDAC8__PM_ACT_MSK EQU 0x08
Shunt_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Shunt_VDAC8_viDAC8__PM_STBY_MSK EQU 0x08
Shunt_VDAC8_viDAC8__STROBE EQU CYREG_DAC3_STROBE
Shunt_VDAC8_viDAC8__SW0 EQU CYREG_DAC3_SW0
Shunt_VDAC8_viDAC8__SW2 EQU CYREG_DAC3_SW2
Shunt_VDAC8_viDAC8__SW3 EQU CYREG_DAC3_SW3
Shunt_VDAC8_viDAC8__SW4 EQU CYREG_DAC3_SW4
Shunt_VDAC8_viDAC8__TR EQU CYREG_DAC3_TR
Shunt_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
Shunt_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
Shunt_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
Shunt_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
Shunt_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
Shunt_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
Shunt_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
Shunt_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
Shunt_VDAC8_viDAC8__TST EQU CYREG_DAC3_TST
Shunt_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Shunt_Wave1_DMA__DRQ_NUMBER EQU 2
Shunt_Wave1_DMA__NUMBEROF_TDS EQU 0
Shunt_Wave1_DMA__PRIORITY EQU 2
Shunt_Wave1_DMA__TERMIN_EN EQU 0
Shunt_Wave1_DMA__TERMIN_SEL EQU 0
Shunt_Wave1_DMA__TERMOUT0_EN EQU 0
Shunt_Wave1_DMA__TERMOUT0_SEL EQU 0
Shunt_Wave1_DMA__TERMOUT1_EN EQU 0
Shunt_Wave1_DMA__TERMOUT1_SEL EQU 0
Shunt_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Shunt_Wave2_DMA__DRQ_NUMBER EQU 3
Shunt_Wave2_DMA__NUMBEROF_TDS EQU 0
Shunt_Wave2_DMA__PRIORITY EQU 2
Shunt_Wave2_DMA__TERMIN_EN EQU 0
Shunt_Wave2_DMA__TERMIN_SEL EQU 0
Shunt_Wave2_DMA__TERMOUT0_EN EQU 0
Shunt_Wave2_DMA__TERMOUT0_SEL EQU 0
Shunt_Wave2_DMA__TERMOUT1_EN EQU 0
Shunt_Wave2_DMA__TERMOUT1_SEL EQU 0

/* JSVout */
JSVout__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
JSVout__0__MASK EQU 0x10
JSVout__0__PC EQU CYREG_PRT6_PC4
JSVout__0__PORT EQU 6
JSVout__0__SHIFT EQU 4
JSVout__AG EQU CYREG_PRT6_AG
JSVout__AMUX EQU CYREG_PRT6_AMUX
JSVout__BIE EQU CYREG_PRT6_BIE
JSVout__BIT_MASK EQU CYREG_PRT6_BIT_MASK
JSVout__BYP EQU CYREG_PRT6_BYP
JSVout__CTL EQU CYREG_PRT6_CTL
JSVout__DM0 EQU CYREG_PRT6_DM0
JSVout__DM1 EQU CYREG_PRT6_DM1
JSVout__DM2 EQU CYREG_PRT6_DM2
JSVout__DR EQU CYREG_PRT6_DR
JSVout__INP_DIS EQU CYREG_PRT6_INP_DIS
JSVout__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
JSVout__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
JSVout__LCD_EN EQU CYREG_PRT6_LCD_EN
JSVout__MASK EQU 0x10
JSVout__PORT EQU 6
JSVout__PRT EQU CYREG_PRT6_PRT
JSVout__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
JSVout__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
JSVout__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
JSVout__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
JSVout__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
JSVout__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
JSVout__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
JSVout__PS EQU CYREG_PRT6_PS
JSVout__SHIFT EQU 4
JSVout__SLW EQU CYREG_PRT6_SLW

/* Supply */
Supply_viDAC8__CR0 EQU CYREG_DAC1_CR0
Supply_viDAC8__CR1 EQU CYREG_DAC1_CR1
Supply_viDAC8__D EQU CYREG_DAC1_D
Supply_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Supply_viDAC8__PM_ACT_MSK EQU 0x02
Supply_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Supply_viDAC8__PM_STBY_MSK EQU 0x02
Supply_viDAC8__STROBE EQU CYREG_DAC1_STROBE
Supply_viDAC8__SW0 EQU CYREG_DAC1_SW0
Supply_viDAC8__SW2 EQU CYREG_DAC1_SW2
Supply_viDAC8__SW3 EQU CYREG_DAC1_SW3
Supply_viDAC8__SW4 EQU CYREG_DAC1_SW4
Supply_viDAC8__TR EQU CYREG_DAC1_TR
Supply_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
Supply_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
Supply_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
Supply_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
Supply_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
Supply_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
Supply_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
Supply_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
Supply_viDAC8__TST EQU CYREG_DAC1_TST

/* VShunt */
VShunt__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
VShunt__0__MASK EQU 0x08
VShunt__0__PC EQU CYREG_PRT5_PC3
VShunt__0__PORT EQU 5
VShunt__0__SHIFT EQU 3
VShunt__AG EQU CYREG_PRT5_AG
VShunt__AMUX EQU CYREG_PRT5_AMUX
VShunt__BIE EQU CYREG_PRT5_BIE
VShunt__BIT_MASK EQU CYREG_PRT5_BIT_MASK
VShunt__BYP EQU CYREG_PRT5_BYP
VShunt__CTL EQU CYREG_PRT5_CTL
VShunt__DM0 EQU CYREG_PRT5_DM0
VShunt__DM1 EQU CYREG_PRT5_DM1
VShunt__DM2 EQU CYREG_PRT5_DM2
VShunt__DR EQU CYREG_PRT5_DR
VShunt__INP_DIS EQU CYREG_PRT5_INP_DIS
VShunt__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
VShunt__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
VShunt__LCD_EN EQU CYREG_PRT5_LCD_EN
VShunt__MASK EQU 0x08
VShunt__PORT EQU 5
VShunt__PRT EQU CYREG_PRT5_PRT
VShunt__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
VShunt__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
VShunt__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
VShunt__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
VShunt__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
VShunt__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
VShunt__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
VShunt__PS EQU CYREG_PRT5_PS
VShunt__SHIFT EQU 3
VShunt__SLW EQU CYREG_PRT5_SLW

/* VinM_1 */
VinM_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
VinM_1__0__MASK EQU 0x08
VinM_1__0__PC EQU CYREG_PRT0_PC3
VinM_1__0__PORT EQU 0
VinM_1__0__SHIFT EQU 3
VinM_1__AG EQU CYREG_PRT0_AG
VinM_1__AMUX EQU CYREG_PRT0_AMUX
VinM_1__BIE EQU CYREG_PRT0_BIE
VinM_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VinM_1__BYP EQU CYREG_PRT0_BYP
VinM_1__CTL EQU CYREG_PRT0_CTL
VinM_1__DM0 EQU CYREG_PRT0_DM0
VinM_1__DM1 EQU CYREG_PRT0_DM1
VinM_1__DM2 EQU CYREG_PRT0_DM2
VinM_1__DR EQU CYREG_PRT0_DR
VinM_1__INP_DIS EQU CYREG_PRT0_INP_DIS
VinM_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
VinM_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VinM_1__LCD_EN EQU CYREG_PRT0_LCD_EN
VinM_1__MASK EQU 0x08
VinM_1__PORT EQU 0
VinM_1__PRT EQU CYREG_PRT0_PRT
VinM_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VinM_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VinM_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VinM_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VinM_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VinM_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VinM_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VinM_1__PS EQU CYREG_PRT0_PS
VinM_1__SHIFT EQU 3
VinM_1__SLW EQU CYREG_PRT0_SLW

/* VinM_2 */
VinM_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
VinM_2__0__MASK EQU 0x10
VinM_2__0__PC EQU CYREG_PRT3_PC4
VinM_2__0__PORT EQU 3
VinM_2__0__SHIFT EQU 4
VinM_2__AG EQU CYREG_PRT3_AG
VinM_2__AMUX EQU CYREG_PRT3_AMUX
VinM_2__BIE EQU CYREG_PRT3_BIE
VinM_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
VinM_2__BYP EQU CYREG_PRT3_BYP
VinM_2__CTL EQU CYREG_PRT3_CTL
VinM_2__DM0 EQU CYREG_PRT3_DM0
VinM_2__DM1 EQU CYREG_PRT3_DM1
VinM_2__DM2 EQU CYREG_PRT3_DM2
VinM_2__DR EQU CYREG_PRT3_DR
VinM_2__INP_DIS EQU CYREG_PRT3_INP_DIS
VinM_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
VinM_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
VinM_2__LCD_EN EQU CYREG_PRT3_LCD_EN
VinM_2__MASK EQU 0x10
VinM_2__PORT EQU 3
VinM_2__PRT EQU CYREG_PRT3_PRT
VinM_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
VinM_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
VinM_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
VinM_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
VinM_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
VinM_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
VinM_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
VinM_2__PS EQU CYREG_PRT3_PS
VinM_2__SHIFT EQU 4
VinM_2__SLW EQU CYREG_PRT3_SLW

/* VinM_3 */
VinM_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
VinM_3__0__MASK EQU 0x20
VinM_3__0__PC EQU CYREG_PRT0_PC5
VinM_3__0__PORT EQU 0
VinM_3__0__SHIFT EQU 5
VinM_3__AG EQU CYREG_PRT0_AG
VinM_3__AMUX EQU CYREG_PRT0_AMUX
VinM_3__BIE EQU CYREG_PRT0_BIE
VinM_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VinM_3__BYP EQU CYREG_PRT0_BYP
VinM_3__CTL EQU CYREG_PRT0_CTL
VinM_3__DM0 EQU CYREG_PRT0_DM0
VinM_3__DM1 EQU CYREG_PRT0_DM1
VinM_3__DM2 EQU CYREG_PRT0_DM2
VinM_3__DR EQU CYREG_PRT0_DR
VinM_3__INP_DIS EQU CYREG_PRT0_INP_DIS
VinM_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
VinM_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VinM_3__LCD_EN EQU CYREG_PRT0_LCD_EN
VinM_3__MASK EQU 0x20
VinM_3__PORT EQU 0
VinM_3__PRT EQU CYREG_PRT0_PRT
VinM_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VinM_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VinM_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VinM_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VinM_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VinM_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VinM_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VinM_3__PS EQU CYREG_PRT0_PS
VinM_3__SHIFT EQU 5
VinM_3__SLW EQU CYREG_PRT0_SLW

/* VinM_4 */
VinM_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
VinM_4__0__MASK EQU 0x04
VinM_4__0__PC EQU CYREG_PRT3_PC2
VinM_4__0__PORT EQU 3
VinM_4__0__SHIFT EQU 2
VinM_4__AG EQU CYREG_PRT3_AG
VinM_4__AMUX EQU CYREG_PRT3_AMUX
VinM_4__BIE EQU CYREG_PRT3_BIE
VinM_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
VinM_4__BYP EQU CYREG_PRT3_BYP
VinM_4__CTL EQU CYREG_PRT3_CTL
VinM_4__DM0 EQU CYREG_PRT3_DM0
VinM_4__DM1 EQU CYREG_PRT3_DM1
VinM_4__DM2 EQU CYREG_PRT3_DM2
VinM_4__DR EQU CYREG_PRT3_DR
VinM_4__INP_DIS EQU CYREG_PRT3_INP_DIS
VinM_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
VinM_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
VinM_4__LCD_EN EQU CYREG_PRT3_LCD_EN
VinM_4__MASK EQU 0x04
VinM_4__PORT EQU 3
VinM_4__PRT EQU CYREG_PRT3_PRT
VinM_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
VinM_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
VinM_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
VinM_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
VinM_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
VinM_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
VinM_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
VinM_4__PS EQU CYREG_PRT3_PS
VinM_4__SHIFT EQU 2
VinM_4__SLW EQU CYREG_PRT3_SLW

/* VinP_1 */
VinP_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
VinP_1__0__MASK EQU 0x04
VinP_1__0__PC EQU CYREG_PRT0_PC2
VinP_1__0__PORT EQU 0
VinP_1__0__SHIFT EQU 2
VinP_1__AG EQU CYREG_PRT0_AG
VinP_1__AMUX EQU CYREG_PRT0_AMUX
VinP_1__BIE EQU CYREG_PRT0_BIE
VinP_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VinP_1__BYP EQU CYREG_PRT0_BYP
VinP_1__CTL EQU CYREG_PRT0_CTL
VinP_1__DM0 EQU CYREG_PRT0_DM0
VinP_1__DM1 EQU CYREG_PRT0_DM1
VinP_1__DM2 EQU CYREG_PRT0_DM2
VinP_1__DR EQU CYREG_PRT0_DR
VinP_1__INP_DIS EQU CYREG_PRT0_INP_DIS
VinP_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
VinP_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VinP_1__LCD_EN EQU CYREG_PRT0_LCD_EN
VinP_1__MASK EQU 0x04
VinP_1__PORT EQU 0
VinP_1__PRT EQU CYREG_PRT0_PRT
VinP_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VinP_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VinP_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VinP_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VinP_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VinP_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VinP_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VinP_1__PS EQU CYREG_PRT0_PS
VinP_1__SHIFT EQU 2
VinP_1__SLW EQU CYREG_PRT0_SLW

/* VinP_2 */
VinP_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
VinP_2__0__MASK EQU 0x20
VinP_2__0__PC EQU CYREG_PRT3_PC5
VinP_2__0__PORT EQU 3
VinP_2__0__SHIFT EQU 5
VinP_2__AG EQU CYREG_PRT3_AG
VinP_2__AMUX EQU CYREG_PRT3_AMUX
VinP_2__BIE EQU CYREG_PRT3_BIE
VinP_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
VinP_2__BYP EQU CYREG_PRT3_BYP
VinP_2__CTL EQU CYREG_PRT3_CTL
VinP_2__DM0 EQU CYREG_PRT3_DM0
VinP_2__DM1 EQU CYREG_PRT3_DM1
VinP_2__DM2 EQU CYREG_PRT3_DM2
VinP_2__DR EQU CYREG_PRT3_DR
VinP_2__INP_DIS EQU CYREG_PRT3_INP_DIS
VinP_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
VinP_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
VinP_2__LCD_EN EQU CYREG_PRT3_LCD_EN
VinP_2__MASK EQU 0x20
VinP_2__PORT EQU 3
VinP_2__PRT EQU CYREG_PRT3_PRT
VinP_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
VinP_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
VinP_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
VinP_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
VinP_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
VinP_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
VinP_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
VinP_2__PS EQU CYREG_PRT3_PS
VinP_2__SHIFT EQU 5
VinP_2__SLW EQU CYREG_PRT3_SLW

/* VinP_3 */
VinP_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
VinP_3__0__MASK EQU 0x10
VinP_3__0__PC EQU CYREG_PRT0_PC4
VinP_3__0__PORT EQU 0
VinP_3__0__SHIFT EQU 4
VinP_3__AG EQU CYREG_PRT0_AG
VinP_3__AMUX EQU CYREG_PRT0_AMUX
VinP_3__BIE EQU CYREG_PRT0_BIE
VinP_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VinP_3__BYP EQU CYREG_PRT0_BYP
VinP_3__CTL EQU CYREG_PRT0_CTL
VinP_3__DM0 EQU CYREG_PRT0_DM0
VinP_3__DM1 EQU CYREG_PRT0_DM1
VinP_3__DM2 EQU CYREG_PRT0_DM2
VinP_3__DR EQU CYREG_PRT0_DR
VinP_3__INP_DIS EQU CYREG_PRT0_INP_DIS
VinP_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
VinP_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VinP_3__LCD_EN EQU CYREG_PRT0_LCD_EN
VinP_3__MASK EQU 0x10
VinP_3__PORT EQU 0
VinP_3__PRT EQU CYREG_PRT0_PRT
VinP_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VinP_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VinP_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VinP_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VinP_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VinP_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VinP_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VinP_3__PS EQU CYREG_PRT0_PS
VinP_3__SHIFT EQU 4
VinP_3__SLW EQU CYREG_PRT0_SLW

/* VinP_4 */
VinP_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
VinP_4__0__MASK EQU 0x08
VinP_4__0__PC EQU CYREG_PRT3_PC3
VinP_4__0__PORT EQU 3
VinP_4__0__SHIFT EQU 3
VinP_4__AG EQU CYREG_PRT3_AG
VinP_4__AMUX EQU CYREG_PRT3_AMUX
VinP_4__BIE EQU CYREG_PRT3_BIE
VinP_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
VinP_4__BYP EQU CYREG_PRT3_BYP
VinP_4__CTL EQU CYREG_PRT3_CTL
VinP_4__DM0 EQU CYREG_PRT3_DM0
VinP_4__DM1 EQU CYREG_PRT3_DM1
VinP_4__DM2 EQU CYREG_PRT3_DM2
VinP_4__DR EQU CYREG_PRT3_DR
VinP_4__INP_DIS EQU CYREG_PRT3_INP_DIS
VinP_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
VinP_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
VinP_4__LCD_EN EQU CYREG_PRT3_LCD_EN
VinP_4__MASK EQU 0x08
VinP_4__PORT EQU 3
VinP_4__PRT EQU CYREG_PRT3_PRT
VinP_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
VinP_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
VinP_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
VinP_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
VinP_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
VinP_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
VinP_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
VinP_4__PS EQU CYREG_PRT3_PS
VinP_4__SHIFT EQU 3
VinP_4__SLW EQU CYREG_PRT3_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x04
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x10
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x10

/* Opamp_1 */
Opamp_1_ABuf__CR EQU CYREG_OPAMP3_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP3_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x08
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x08
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP3_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP3_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP3_TR1

/* Opamp_2 */
Opamp_2_ABuf__CR EQU CYREG_OPAMP0_CR
Opamp_2_ABuf__MX EQU CYREG_OPAMP0_MX
Opamp_2_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_2_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_2_ABuf__PM_ACT_MSK EQU 0x01
Opamp_2_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_2_ABuf__PM_STBY_MSK EQU 0x01
Opamp_2_ABuf__RSVD EQU CYREG_OPAMP0_RSVD
Opamp_2_ABuf__SW EQU CYREG_OPAMP0_SW
Opamp_2_ABuf__TR0 EQU CYREG_OPAMP0_TR0
Opamp_2_ABuf__TR1 EQU CYREG_OPAMP0_TR1

/* Opamp_3 */
Opamp_3_ABuf__CR EQU CYREG_OPAMP1_CR
Opamp_3_ABuf__MX EQU CYREG_OPAMP1_MX
Opamp_3_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_3_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_3_ABuf__PM_ACT_MSK EQU 0x02
Opamp_3_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_3_ABuf__PM_STBY_MSK EQU 0x02
Opamp_3_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
Opamp_3_ABuf__SW EQU CYREG_OPAMP1_SW
Opamp_3_ABuf__TR0 EQU CYREG_OPAMP1_TR0
Opamp_3_ABuf__TR1 EQU CYREG_OPAMP1_TR1

/* Opamp_4 */
Opamp_4_ABuf__CR EQU CYREG_OPAMP2_CR
Opamp_4_ABuf__MX EQU CYREG_OPAMP2_MX
Opamp_4_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_4_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_4_ABuf__PM_ACT_MSK EQU 0x04
Opamp_4_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_4_ABuf__PM_STBY_MSK EQU 0x04
Opamp_4_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
Opamp_4_ABuf__SW EQU CYREG_OPAMP2_SW
Opamp_4_ABuf__TR0 EQU CYREG_OPAMP2_TR0
Opamp_4_ABuf__TR1 EQU CYREG_OPAMP2_TR1

/* VSupply */
VSupply__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
VSupply__0__MASK EQU 0x02
VSupply__0__PC EQU CYREG_PRT5_PC1
VSupply__0__PORT EQU 5
VSupply__0__SHIFT EQU 1
VSupply__AG EQU CYREG_PRT5_AG
VSupply__AMUX EQU CYREG_PRT5_AMUX
VSupply__BIE EQU CYREG_PRT5_BIE
VSupply__BIT_MASK EQU CYREG_PRT5_BIT_MASK
VSupply__BYP EQU CYREG_PRT5_BYP
VSupply__CTL EQU CYREG_PRT5_CTL
VSupply__DM0 EQU CYREG_PRT5_DM0
VSupply__DM1 EQU CYREG_PRT5_DM1
VSupply__DM2 EQU CYREG_PRT5_DM2
VSupply__DR EQU CYREG_PRT5_DR
VSupply__INP_DIS EQU CYREG_PRT5_INP_DIS
VSupply__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
VSupply__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
VSupply__LCD_EN EQU CYREG_PRT5_LCD_EN
VSupply__MASK EQU 0x02
VSupply__PORT EQU 5
VSupply__PRT EQU CYREG_PRT5_PRT
VSupply__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
VSupply__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
VSupply__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
VSupply__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
VSupply__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
VSupply__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
VSupply__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
VSupply__PS EQU CYREG_PRT5_PS
VSupply__SHIFT EQU 1
VSupply__SLW EQU CYREG_PRT5_SLW

/* PulseOut */
PulseOut__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
PulseOut__0__MASK EQU 0x01
PulseOut__0__PC EQU CYREG_PRT2_PC0
PulseOut__0__PORT EQU 2
PulseOut__0__SHIFT EQU 0
PulseOut__AG EQU CYREG_PRT2_AG
PulseOut__AMUX EQU CYREG_PRT2_AMUX
PulseOut__BIE EQU CYREG_PRT2_BIE
PulseOut__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PulseOut__BYP EQU CYREG_PRT2_BYP
PulseOut__CTL EQU CYREG_PRT2_CTL
PulseOut__DM0 EQU CYREG_PRT2_DM0
PulseOut__DM1 EQU CYREG_PRT2_DM1
PulseOut__DM2 EQU CYREG_PRT2_DM2
PulseOut__DR EQU CYREG_PRT2_DR
PulseOut__INP_DIS EQU CYREG_PRT2_INP_DIS
PulseOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PulseOut__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PulseOut__LCD_EN EQU CYREG_PRT2_LCD_EN
PulseOut__MASK EQU 0x01
PulseOut__PORT EQU 2
PulseOut__PRT EQU CYREG_PRT2_PRT
PulseOut__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PulseOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PulseOut__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PulseOut__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PulseOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PulseOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PulseOut__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PulseOut__PS EQU CYREG_PRT2_PS
PulseOut__SHIFT EQU 0
PulseOut__SLW EQU CYREG_PRT2_SLW

/* JSAlarmIn */
JSAlarmIn__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
JSAlarmIn__0__MASK EQU 0x02
JSAlarmIn__0__PC EQU CYREG_PRT4_PC1
JSAlarmIn__0__PORT EQU 4
JSAlarmIn__0__SHIFT EQU 1
JSAlarmIn__AG EQU CYREG_PRT4_AG
JSAlarmIn__AMUX EQU CYREG_PRT4_AMUX
JSAlarmIn__BIE EQU CYREG_PRT4_BIE
JSAlarmIn__BIT_MASK EQU CYREG_PRT4_BIT_MASK
JSAlarmIn__BYP EQU CYREG_PRT4_BYP
JSAlarmIn__CTL EQU CYREG_PRT4_CTL
JSAlarmIn__DM0 EQU CYREG_PRT4_DM0
JSAlarmIn__DM1 EQU CYREG_PRT4_DM1
JSAlarmIn__DM2 EQU CYREG_PRT4_DM2
JSAlarmIn__DR EQU CYREG_PRT4_DR
JSAlarmIn__INP_DIS EQU CYREG_PRT4_INP_DIS
JSAlarmIn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
JSAlarmIn__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
JSAlarmIn__LCD_EN EQU CYREG_PRT4_LCD_EN
JSAlarmIn__MASK EQU 0x02
JSAlarmIn__PORT EQU 4
JSAlarmIn__PRT EQU CYREG_PRT4_PRT
JSAlarmIn__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
JSAlarmIn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
JSAlarmIn__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
JSAlarmIn__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
JSAlarmIn__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
JSAlarmIn__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
JSAlarmIn__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
JSAlarmIn__PS EQU CYREG_PRT4_PS
JSAlarmIn__SHIFT EQU 1
JSAlarmIn__SLW EQU CYREG_PRT4_SLW

/* LED3Drive */
LED3Drive_Sync_ctrl_reg__0__MASK EQU 0x01
LED3Drive_Sync_ctrl_reg__0__POS EQU 0
LED3Drive_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
LED3Drive_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
LED3Drive_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
LED3Drive_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
LED3Drive_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
LED3Drive_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
LED3Drive_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
LED3Drive_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
LED3Drive_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
LED3Drive_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
LED3Drive_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
LED3Drive_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
LED3Drive_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
LED3Drive_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
LED3Drive_Sync_ctrl_reg__MASK EQU 0x01
LED3Drive_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
LED3Drive_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
LED3Drive_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

/* JapanSensor */
JapanSensor_DacClk__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
JapanSensor_DacClk__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
JapanSensor_DacClk__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
JapanSensor_DacClk__CFG2_SRC_SEL_MASK EQU 0x07
JapanSensor_DacClk__INDEX EQU 0x05
JapanSensor_DacClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
JapanSensor_DacClk__PM_ACT_MSK EQU 0x20
JapanSensor_DacClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
JapanSensor_DacClk__PM_STBY_MSK EQU 0x20
JapanSensor_VDAC8_viDAC8__CR0 EQU CYREG_DAC0_CR0
JapanSensor_VDAC8_viDAC8__CR1 EQU CYREG_DAC0_CR1
JapanSensor_VDAC8_viDAC8__D EQU CYREG_DAC0_D
JapanSensor_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
JapanSensor_VDAC8_viDAC8__PM_ACT_MSK EQU 0x01
JapanSensor_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
JapanSensor_VDAC8_viDAC8__PM_STBY_MSK EQU 0x01
JapanSensor_VDAC8_viDAC8__STROBE EQU CYREG_DAC0_STROBE
JapanSensor_VDAC8_viDAC8__SW0 EQU CYREG_DAC0_SW0
JapanSensor_VDAC8_viDAC8__SW2 EQU CYREG_DAC0_SW2
JapanSensor_VDAC8_viDAC8__SW3 EQU CYREG_DAC0_SW3
JapanSensor_VDAC8_viDAC8__SW4 EQU CYREG_DAC0_SW4
JapanSensor_VDAC8_viDAC8__TR EQU CYREG_DAC0_TR
JapanSensor_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
JapanSensor_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
JapanSensor_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
JapanSensor_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
JapanSensor_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
JapanSensor_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
JapanSensor_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
JapanSensor_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
JapanSensor_VDAC8_viDAC8__TST EQU CYREG_DAC0_TST
JapanSensor_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
JapanSensor_Wave1_DMA__DRQ_NUMBER EQU 0
JapanSensor_Wave1_DMA__NUMBEROF_TDS EQU 0
JapanSensor_Wave1_DMA__PRIORITY EQU 2
JapanSensor_Wave1_DMA__TERMIN_EN EQU 0
JapanSensor_Wave1_DMA__TERMIN_SEL EQU 0
JapanSensor_Wave1_DMA__TERMOUT0_EN EQU 0
JapanSensor_Wave1_DMA__TERMOUT0_SEL EQU 0
JapanSensor_Wave1_DMA__TERMOUT1_EN EQU 0
JapanSensor_Wave1_DMA__TERMOUT1_SEL EQU 0
JapanSensor_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
JapanSensor_Wave2_DMA__DRQ_NUMBER EQU 1
JapanSensor_Wave2_DMA__NUMBEROF_TDS EQU 0
JapanSensor_Wave2_DMA__PRIORITY EQU 2
JapanSensor_Wave2_DMA__TERMIN_EN EQU 0
JapanSensor_Wave2_DMA__TERMIN_SEL EQU 0
JapanSensor_Wave2_DMA__TERMOUT0_EN EQU 0
JapanSensor_Wave2_DMA__TERMOUT0_SEL EQU 0
JapanSensor_Wave2_DMA__TERMOUT1_EN EQU 0
JapanSensor_Wave2_DMA__TERMOUT1_SEL EQU 0

/* ADC_DelSig_1 */
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

/* DoorSensorIn */
DoorSensorIn__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
DoorSensorIn__0__MASK EQU 0x01
DoorSensorIn__0__PC EQU CYREG_PRT4_PC0
DoorSensorIn__0__PORT EQU 4
DoorSensorIn__0__SHIFT EQU 0
DoorSensorIn__AG EQU CYREG_PRT4_AG
DoorSensorIn__AMUX EQU CYREG_PRT4_AMUX
DoorSensorIn__BIE EQU CYREG_PRT4_BIE
DoorSensorIn__BIT_MASK EQU CYREG_PRT4_BIT_MASK
DoorSensorIn__BYP EQU CYREG_PRT4_BYP
DoorSensorIn__CTL EQU CYREG_PRT4_CTL
DoorSensorIn__DM0 EQU CYREG_PRT4_DM0
DoorSensorIn__DM1 EQU CYREG_PRT4_DM1
DoorSensorIn__DM2 EQU CYREG_PRT4_DM2
DoorSensorIn__DR EQU CYREG_PRT4_DR
DoorSensorIn__INP_DIS EQU CYREG_PRT4_INP_DIS
DoorSensorIn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
DoorSensorIn__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
DoorSensorIn__LCD_EN EQU CYREG_PRT4_LCD_EN
DoorSensorIn__MASK EQU 0x01
DoorSensorIn__PORT EQU 4
DoorSensorIn__PRT EQU CYREG_PRT4_PRT
DoorSensorIn__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
DoorSensorIn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
DoorSensorIn__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
DoorSensorIn__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
DoorSensorIn__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
DoorSensorIn__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
DoorSensorIn__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
DoorSensorIn__PS EQU CYREG_PRT4_PS
DoorSensorIn__SHIFT EQU 0
DoorSensorIn__SLW EQU CYREG_PRT4_SLW

/* PSTriggerOut */
PSTriggerOut__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
PSTriggerOut__0__MASK EQU 0x10
PSTriggerOut__0__PC EQU CYREG_PRT4_PC4
PSTriggerOut__0__PORT EQU 4
PSTriggerOut__0__SHIFT EQU 4
PSTriggerOut__AG EQU CYREG_PRT4_AG
PSTriggerOut__AMUX EQU CYREG_PRT4_AMUX
PSTriggerOut__BIE EQU CYREG_PRT4_BIE
PSTriggerOut__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PSTriggerOut__BYP EQU CYREG_PRT4_BYP
PSTriggerOut__CTL EQU CYREG_PRT4_CTL
PSTriggerOut__DM0 EQU CYREG_PRT4_DM0
PSTriggerOut__DM1 EQU CYREG_PRT4_DM1
PSTriggerOut__DM2 EQU CYREG_PRT4_DM2
PSTriggerOut__DR EQU CYREG_PRT4_DR
PSTriggerOut__INP_DIS EQU CYREG_PRT4_INP_DIS
PSTriggerOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
PSTriggerOut__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PSTriggerOut__LCD_EN EQU CYREG_PRT4_LCD_EN
PSTriggerOut__MASK EQU 0x10
PSTriggerOut__PORT EQU 4
PSTriggerOut__PRT EQU CYREG_PRT4_PRT
PSTriggerOut__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PSTriggerOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PSTriggerOut__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PSTriggerOut__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PSTriggerOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PSTriggerOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PSTriggerOut__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PSTriggerOut__PS EQU CYREG_PRT4_PS
PSTriggerOut__SHIFT EQU 4
PSTriggerOut__SLW EQU CYREG_PRT4_SLW

/* Status_Reg_1 */
Status_Reg_1_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__0__POS EQU 0
Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
Status_Reg_1_sts_sts_reg__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB02_MSK
Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Status_Reg_1_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
Status_Reg_1_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB02_ST

/* Status_Reg_2 */
Status_Reg_2_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_2_sts_sts_reg__0__POS EQU 0
Status_Reg_2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Status_Reg_2_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
Status_Reg_2_sts_sts_reg__MASK EQU 0x01
Status_Reg_2_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB06_MSK
Status_Reg_2_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Status_Reg_2_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Status_Reg_2_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Status_Reg_2_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
Status_Reg_2_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
Status_Reg_2_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB06_ST

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

/* Control_Reg_2 */
Control_Reg_2_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Control_Reg_2_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* Control_Reg_3 */
Control_Reg_3_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_3_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Control_Reg_3_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_3_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_3_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_3_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_3_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_3_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* FanControlOut */
FanControlOut__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
FanControlOut__0__MASK EQU 0x04
FanControlOut__0__PC EQU CYREG_PRT4_PC2
FanControlOut__0__PORT EQU 4
FanControlOut__0__SHIFT EQU 2
FanControlOut__AG EQU CYREG_PRT4_AG
FanControlOut__AMUX EQU CYREG_PRT4_AMUX
FanControlOut__BIE EQU CYREG_PRT4_BIE
FanControlOut__BIT_MASK EQU CYREG_PRT4_BIT_MASK
FanControlOut__BYP EQU CYREG_PRT4_BYP
FanControlOut__CTL EQU CYREG_PRT4_CTL
FanControlOut__DM0 EQU CYREG_PRT4_DM0
FanControlOut__DM1 EQU CYREG_PRT4_DM1
FanControlOut__DM2 EQU CYREG_PRT4_DM2
FanControlOut__DR EQU CYREG_PRT4_DR
FanControlOut__INP_DIS EQU CYREG_PRT4_INP_DIS
FanControlOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
FanControlOut__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
FanControlOut__LCD_EN EQU CYREG_PRT4_LCD_EN
FanControlOut__MASK EQU 0x04
FanControlOut__PORT EQU 4
FanControlOut__PRT EQU CYREG_PRT4_PRT
FanControlOut__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
FanControlOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
FanControlOut__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
FanControlOut__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
FanControlOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
FanControlOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
FanControlOut__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
FanControlOut__PS EQU CYREG_PRT4_PS
FanControlOut__SHIFT EQU 2
FanControlOut__SLW EQU CYREG_PRT4_SLW

/* FLIRTriggerOut */
FLIRTriggerOut__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
FLIRTriggerOut__0__MASK EQU 0x08
FLIRTriggerOut__0__PC EQU CYREG_PRT4_PC3
FLIRTriggerOut__0__PORT EQU 4
FLIRTriggerOut__0__SHIFT EQU 3
FLIRTriggerOut__AG EQU CYREG_PRT4_AG
FLIRTriggerOut__AMUX EQU CYREG_PRT4_AMUX
FLIRTriggerOut__BIE EQU CYREG_PRT4_BIE
FLIRTriggerOut__BIT_MASK EQU CYREG_PRT4_BIT_MASK
FLIRTriggerOut__BYP EQU CYREG_PRT4_BYP
FLIRTriggerOut__CTL EQU CYREG_PRT4_CTL
FLIRTriggerOut__DM0 EQU CYREG_PRT4_DM0
FLIRTriggerOut__DM1 EQU CYREG_PRT4_DM1
FLIRTriggerOut__DM2 EQU CYREG_PRT4_DM2
FLIRTriggerOut__DR EQU CYREG_PRT4_DR
FLIRTriggerOut__INP_DIS EQU CYREG_PRT4_INP_DIS
FLIRTriggerOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
FLIRTriggerOut__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
FLIRTriggerOut__LCD_EN EQU CYREG_PRT4_LCD_EN
FLIRTriggerOut__MASK EQU 0x08
FLIRTriggerOut__PORT EQU 4
FLIRTriggerOut__PRT EQU CYREG_PRT4_PRT
FLIRTriggerOut__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
FLIRTriggerOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
FLIRTriggerOut__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
FLIRTriggerOut__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
FLIRTriggerOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
FLIRTriggerOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
FLIRTriggerOut__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
FLIRTriggerOut__PS EQU CYREG_PRT4_PS
FLIRTriggerOut__SHIFT EQU 3
FLIRTriggerOut__SLW EQU CYREG_PRT4_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU0_INTTYPE0
Dedicated_Output__MASK EQU 0x01
Dedicated_Output__PC EQU CYREG_PRT0_PC0
Dedicated_Output__PORT EQU 0
Dedicated_Output__SHIFT EQU 0
Dedicated_Output_1__INTTYPE EQU CYREG_PICU3_INTTYPE6
Dedicated_Output_1__MASK EQU 0x40
Dedicated_Output_1__PC EQU CYREG_PRT3_PC6
Dedicated_Output_1__PORT EQU 3
Dedicated_Output_1__SHIFT EQU 6
Dedicated_Output_2__INTTYPE EQU CYREG_PICU0_INTTYPE1
Dedicated_Output_2__MASK EQU 0x02
Dedicated_Output_2__PC EQU CYREG_PRT0_PC1
Dedicated_Output_2__PORT EQU 0
Dedicated_Output_2__SHIFT EQU 1
Dedicated_Output_3__INTTYPE EQU CYREG_PICU3_INTTYPE7
Dedicated_Output_3__MASK EQU 0x80
Dedicated_Output_3__PC EQU CYREG_PRT3_PC7
Dedicated_Output_3__PORT EQU 3
Dedicated_Output_3__SHIFT EQU 7
DMA_CHANNELS_USED__MASK0 EQU 0x0000000F
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
