

================================================================
== Vitis HLS Report for 'xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1'
================================================================
* Date:           Wed Sep  4 19:39:12 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.181 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1922|     1922|  6.343 us|  6.343 us|  1922|  1922|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_110_1  |     1920|     1920|         1|          1|          1|  1920|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%col_index = alloca i32 1"   --->   Operation 4 'alloca' 'col_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 5 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %col_index"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%col_index_1 = load i11 %col_index" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:110]   --->   Operation 8 'load' 'col_index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.94ns)   --->   "%icmp_ln110 = icmp_eq  i11 %col_index_1, i11 %p_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:110]   --->   Operation 9 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.79ns)   --->   "%add_ln110 = add i11 %col_index_1, i11 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:110]   --->   Operation 10 'add' 'add_ln110' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %for.inc.split, void %for.end39.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:110]   --->   Operation 11 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i11 %col_index_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:110]   --->   Operation 12 'zext' 'zext_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:113]   --->   Operation 13 'specpipeline' 'specpipeline_ln113' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:112]   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:110]   --->   Operation 15 'specloopname' 'specloopname_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%offset_buffer_V_addr = getelementptr i9 %offset_buffer_V, i64 0, i64 %zext_ln110" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:123]   --->   Operation 16 'getelementptr' 'offset_buffer_V_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.23ns)   --->   "%store_ln123 = store i9 0, i11 %offset_buffer_V_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:123]   --->   Operation 17 'store' 'store_ln123' <Predicate = (!icmp_ln110)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%offset_buffer_V_1_addr = getelementptr i9 %offset_buffer_V_1, i64 0, i64 %zext_ln110" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:123]   --->   Operation 18 'getelementptr' 'offset_buffer_V_1_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.23ns)   --->   "%store_ln123 = store i9 0, i11 %offset_buffer_V_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:123]   --->   Operation 19 'store' 'store_ln123' <Predicate = (!icmp_ln110)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%offset_buffer_V_2_addr = getelementptr i9 %offset_buffer_V_2, i64 0, i64 %zext_ln110" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:123]   --->   Operation 20 'getelementptr' 'offset_buffer_V_2_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.23ns)   --->   "%store_ln123 = store i9 0, i11 %offset_buffer_V_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:123]   --->   Operation 21 'store' 'store_ln123' <Predicate = (!icmp_ln110)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln110 = store i11 %add_ln110, i11 %col_index" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:110]   --->   Operation 22 'store' 'store_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:110]   --->   Operation 23 'br' 'br_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln110)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 2.18ns
The critical path consists of the following:
	'alloca' operation ('col_index') [5]  (0 ns)
	'load' operation ('col_index', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:110) on local variable 'col_index' [10]  (0 ns)
	'getelementptr' operation ('offset_buffer_V_addr', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:123) [19]  (0 ns)
	'store' operation ('store_ln123', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:123) of constant 0 on array 'offset_buffer_V' [20]  (1.24 ns)
	blocking operation 0.944 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
