$date
	Mon Jul 14 21:05:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module B_1_q2q3_tb $end
$var wire 1 ! xor_3 $end
$var wire 1 " xor_2 $end
$var wire 1 # xor_1 $end
$var wire 1 $ or_3 $end
$var wire 1 % or_2 $end
$var wire 1 & or_1 $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$scope module ob1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 & o_or $end
$var wire 1 # o_xor $end
$upscope $end
$scope module ob2 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 % o_or $end
$var wire 1 " o_xor $end
$upscope $end
$scope module ob3 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var reg 1 $ o_or $end
$var reg 1 ! o_xor $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#500
0&
0#
0%
0"
0!
0$
0(
0'
#1000
1&
1#
1%
1"
1!
1$
1(
#1500
0(
1'
#2000
0#
0"
0!
1(
#3000
