-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
-- Date        : Sun Mar  8 19:31:03 2020
-- Host        : DESKTOP-9DNP7KK running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ dtpu_axis_accelerator_ada_0_0_sim_netlist.vhdl
-- Design      : dtpu_axis_accelerator_ada_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync is
  port (
    \ctrl_reg_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_data_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_data_reg[4]_0\ : in STD_LOGIC;
    \rd_data_reg[4]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_data_reg[4]_2\ : in STD_LOGIC;
    \rd_data_reg[4]_3\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync is
  signal p_level_in_bus_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rd_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_5_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is "yes";
begin
  p_level_in_bus_int(1 downto 0) <= D(1 downto 0);
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(7)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(6)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(5)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(4)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(3)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(2)
    );
\rd_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => \rd_data[4]_i_2_n_0\,
      I1 => \rd_data[4]_i_3_n_0\,
      I2 => \rd_data[4]_i_4_n_0\,
      I3 => \rd_data_reg[4]\,
      I4 => Q(0),
      I5 => \rd_data_reg[4]_0\,
      O => \ctrl_reg_reg[4]\(0)
    );
\rd_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0C00000000"
    )
        port map (
      I0 => s_level_out_bus_d2(5),
      I1 => s_level_out_bus_d2(1),
      I2 => \rd_data_reg[4]_1\(1),
      I3 => \rd_data_reg[4]_1\(2),
      I4 => \rd_data_reg[4]_1\(3),
      I5 => \rd_data_reg[4]_1\(0),
      O => \rd_data[4]_i_2_n_0\
    );
\rd_data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0C000000000"
    )
        port map (
      I0 => s_level_out_bus_d2(7),
      I1 => s_level_out_bus_d2(3),
      I2 => \rd_data_reg[4]_1\(1),
      I3 => \rd_data_reg[4]_1\(2),
      I4 => \rd_data_reg[4]_1\(3),
      I5 => \rd_data_reg[4]_1\(0),
      O => \rd_data[4]_i_3_n_0\
    );
\rd_data[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rd_data[4]_i_5_n_0\,
      I1 => \rd_data_reg[4]_2\,
      I2 => s_level_out_bus_d2(0),
      I3 => \rd_data_reg[4]_3\,
      I4 => s_level_out_bus_d2(4),
      O => \rd_data[4]_i_4_n_0\
    );
\rd_data[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A0C0"
    )
        port map (
      I0 => s_level_out_bus_d2(6),
      I1 => s_level_out_bus_d2(2),
      I2 => \rd_data_reg[4]_1\(1),
      I3 => \rd_data_reg[4]_1\(2),
      I4 => \rd_data_reg[4]_1\(3),
      I5 => \rd_data_reg[4]_1\(0),
      O => \rd_data[4]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    aresetn : out STD_LOGIC;
    axi_ap_rst : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
  p_level_in_int <= axi_ap_rst;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
aresetn_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d4,
      O => aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_6\ is
  port (
    \out\ : out STD_LOGIC;
    axi_ap_rst : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_6\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_6\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
  p_level_in_int <= axi_ap_rst;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_7\ is
  port (
    \out\ : out STD_LOGIC;
    axi_ap_rst : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_7\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_7\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
  p_level_in_int <= axi_ap_rst;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_8\ is
  port (
    axi_rst2 : out STD_LOGIC;
    axi_ap_rst : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_8\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_8\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  p_level_in_int <= axi_ap_rst;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\axi_rst1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => s_axis_aresetn,
      O => axi_rst2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized1\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized1\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized1\ is
  signal p_level_in_bus_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[9]\ : label is "yes";
begin
  p_level_in_bus_int(31 downto 0) <= \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0\(31 downto 0);
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(10),
      Q => s_level_out_bus_d1_cdc_to(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(11),
      Q => s_level_out_bus_d1_cdc_to(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(12),
      Q => s_level_out_bus_d1_cdc_to(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(13),
      Q => s_level_out_bus_d1_cdc_to(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(14),
      Q => s_level_out_bus_d1_cdc_to(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(15),
      Q => s_level_out_bus_d1_cdc_to(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(16),
      Q => s_level_out_bus_d1_cdc_to(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(17),
      Q => s_level_out_bus_d1_cdc_to(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(18),
      Q => s_level_out_bus_d1_cdc_to(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(19),
      Q => s_level_out_bus_d1_cdc_to(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(20),
      Q => s_level_out_bus_d1_cdc_to(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(21),
      Q => s_level_out_bus_d1_cdc_to(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(22),
      Q => s_level_out_bus_d1_cdc_to(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(23),
      Q => s_level_out_bus_d1_cdc_to(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(24),
      Q => s_level_out_bus_d1_cdc_to(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(25),
      Q => s_level_out_bus_d1_cdc_to(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(26),
      Q => s_level_out_bus_d1_cdc_to(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(27),
      Q => s_level_out_bus_d1_cdc_to(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(28),
      Q => s_level_out_bus_d1_cdc_to(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(29),
      Q => s_level_out_bus_d1_cdc_to(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(30),
      Q => s_level_out_bus_d1_cdc_to(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(31),
      Q => s_level_out_bus_d1_cdc_to(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(8),
      Q => s_level_out_bus_d1_cdc_to(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(9),
      Q => s_level_out_bus_d1_cdc_to(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(16),
      Q => s_level_out_bus_d2(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(17),
      Q => s_level_out_bus_d2(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(18),
      Q => s_level_out_bus_d2(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(19),
      Q => s_level_out_bus_d2(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(20),
      Q => s_level_out_bus_d2(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(21),
      Q => s_level_out_bus_d2(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(22),
      Q => s_level_out_bus_d2(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(23),
      Q => s_level_out_bus_d2(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(24),
      Q => s_level_out_bus_d2(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(25),
      Q => s_level_out_bus_d2(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(26),
      Q => s_level_out_bus_d2(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(27),
      Q => s_level_out_bus_d2(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(28),
      Q => s_level_out_bus_d2(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(29),
      Q => s_level_out_bus_d2(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(30),
      Q => s_level_out_bus_d2(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(31),
      Q => s_level_out_bus_d2(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(16),
      Q => s_level_out_bus_d3(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(17),
      Q => s_level_out_bus_d3(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(18),
      Q => s_level_out_bus_d3(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(19),
      Q => s_level_out_bus_d3(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(20),
      Q => s_level_out_bus_d3(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(21),
      Q => s_level_out_bus_d3(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(22),
      Q => s_level_out_bus_d3(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(23),
      Q => s_level_out_bus_d3(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(24),
      Q => s_level_out_bus_d3(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(25),
      Q => s_level_out_bus_d3(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(26),
      Q => s_level_out_bus_d3(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(27),
      Q => s_level_out_bus_d3(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(28),
      Q => s_level_out_bus_d3(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(29),
      Q => s_level_out_bus_d3(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(30),
      Q => s_level_out_bus_d3(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(31),
      Q => s_level_out_bus_d3(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(16),
      Q => s_level_out_bus_d4(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(17),
      Q => s_level_out_bus_d4(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(18),
      Q => s_level_out_bus_d4(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(19),
      Q => s_level_out_bus_d4(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(20),
      Q => s_level_out_bus_d4(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(21),
      Q => s_level_out_bus_d4(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(22),
      Q => s_level_out_bus_d4(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(23),
      Q => s_level_out_bus_d4(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(24),
      Q => s_level_out_bus_d4(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(25),
      Q => s_level_out_bus_d4(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(26),
      Q => s_level_out_bus_d4(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(27),
      Q => s_level_out_bus_d4(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(28),
      Q => s_level_out_bus_d4(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(29),
      Q => s_level_out_bus_d4(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(30),
      Q => s_level_out_bus_d4(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(31),
      Q => s_level_out_bus_d4(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(16),
      Q => s_level_out_bus_d5(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(17),
      Q => s_level_out_bus_d5(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(18),
      Q => s_level_out_bus_d5(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(19),
      Q => s_level_out_bus_d5(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(20),
      Q => s_level_out_bus_d5(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(21),
      Q => s_level_out_bus_d5(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(22),
      Q => s_level_out_bus_d5(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(23),
      Q => s_level_out_bus_d5(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(24),
      Q => s_level_out_bus_d5(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(25),
      Q => s_level_out_bus_d5(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(26),
      Q => s_level_out_bus_d5(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(27),
      Q => s_level_out_bus_d5(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(28),
      Q => s_level_out_bus_d5(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(29),
      Q => s_level_out_bus_d5(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(30),
      Q => s_level_out_bus_d5(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(31),
      Q => s_level_out_bus_d5(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(16),
      Q => s_level_out_bus_d6(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(17),
      Q => s_level_out_bus_d6(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(18),
      Q => s_level_out_bus_d6(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(19),
      Q => s_level_out_bus_d6(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(20),
      Q => s_level_out_bus_d6(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(21),
      Q => s_level_out_bus_d6(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(22),
      Q => s_level_out_bus_d6(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(23),
      Q => s_level_out_bus_d6(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(24),
      Q => s_level_out_bus_d6(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(25),
      Q => s_level_out_bus_d6(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(26),
      Q => s_level_out_bus_d6(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(27),
      Q => s_level_out_bus_d6(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(28),
      Q => s_level_out_bus_d6(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(29),
      Q => s_level_out_bus_d6(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(30),
      Q => s_level_out_bus_d6(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(31),
      Q => s_level_out_bus_d6(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized1_21\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized1_21\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized1_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized1_21\ is
  signal p_level_in_bus_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[9]\ : label is "yes";
begin
  D(15 downto 0) <= s_level_out_bus_d2(15 downto 0);
  p_level_in_bus_int(31 downto 0) <= \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0\(31 downto 0);
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(10),
      Q => s_level_out_bus_d1_cdc_to(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(11),
      Q => s_level_out_bus_d1_cdc_to(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(12),
      Q => s_level_out_bus_d1_cdc_to(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(13),
      Q => s_level_out_bus_d1_cdc_to(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(14),
      Q => s_level_out_bus_d1_cdc_to(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(15),
      Q => s_level_out_bus_d1_cdc_to(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(16),
      Q => s_level_out_bus_d1_cdc_to(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(17),
      Q => s_level_out_bus_d1_cdc_to(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(18),
      Q => s_level_out_bus_d1_cdc_to(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(19),
      Q => s_level_out_bus_d1_cdc_to(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(20),
      Q => s_level_out_bus_d1_cdc_to(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(21),
      Q => s_level_out_bus_d1_cdc_to(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(22),
      Q => s_level_out_bus_d1_cdc_to(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(23),
      Q => s_level_out_bus_d1_cdc_to(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(24),
      Q => s_level_out_bus_d1_cdc_to(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(25),
      Q => s_level_out_bus_d1_cdc_to(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(26),
      Q => s_level_out_bus_d1_cdc_to(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(27),
      Q => s_level_out_bus_d1_cdc_to(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(28),
      Q => s_level_out_bus_d1_cdc_to(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(29),
      Q => s_level_out_bus_d1_cdc_to(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(30),
      Q => s_level_out_bus_d1_cdc_to(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(31),
      Q => s_level_out_bus_d1_cdc_to(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(8),
      Q => s_level_out_bus_d1_cdc_to(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(9),
      Q => s_level_out_bus_d1_cdc_to(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(16),
      Q => s_level_out_bus_d2(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(17),
      Q => s_level_out_bus_d2(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(18),
      Q => s_level_out_bus_d2(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(19),
      Q => s_level_out_bus_d2(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(20),
      Q => s_level_out_bus_d2(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(21),
      Q => s_level_out_bus_d2(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(22),
      Q => s_level_out_bus_d2(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(23),
      Q => s_level_out_bus_d2(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(24),
      Q => s_level_out_bus_d2(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(25),
      Q => s_level_out_bus_d2(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(26),
      Q => s_level_out_bus_d2(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(27),
      Q => s_level_out_bus_d2(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(28),
      Q => s_level_out_bus_d2(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(29),
      Q => s_level_out_bus_d2(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(30),
      Q => s_level_out_bus_d2(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(31),
      Q => s_level_out_bus_d2(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(16),
      Q => s_level_out_bus_d3(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(17),
      Q => s_level_out_bus_d3(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(18),
      Q => s_level_out_bus_d3(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(19),
      Q => s_level_out_bus_d3(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(20),
      Q => s_level_out_bus_d3(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(21),
      Q => s_level_out_bus_d3(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(22),
      Q => s_level_out_bus_d3(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(23),
      Q => s_level_out_bus_d3(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(24),
      Q => s_level_out_bus_d3(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(25),
      Q => s_level_out_bus_d3(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(26),
      Q => s_level_out_bus_d3(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(27),
      Q => s_level_out_bus_d3(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(28),
      Q => s_level_out_bus_d3(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(29),
      Q => s_level_out_bus_d3(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(30),
      Q => s_level_out_bus_d3(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(31),
      Q => s_level_out_bus_d3(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(16),
      Q => s_level_out_bus_d4(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(17),
      Q => s_level_out_bus_d4(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(18),
      Q => s_level_out_bus_d4(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(19),
      Q => s_level_out_bus_d4(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(20),
      Q => s_level_out_bus_d4(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(21),
      Q => s_level_out_bus_d4(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(22),
      Q => s_level_out_bus_d4(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(23),
      Q => s_level_out_bus_d4(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(24),
      Q => s_level_out_bus_d4(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(25),
      Q => s_level_out_bus_d4(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(26),
      Q => s_level_out_bus_d4(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(27),
      Q => s_level_out_bus_d4(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(28),
      Q => s_level_out_bus_d4(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(29),
      Q => s_level_out_bus_d4(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(30),
      Q => s_level_out_bus_d4(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(31),
      Q => s_level_out_bus_d4(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(16),
      Q => s_level_out_bus_d5(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(17),
      Q => s_level_out_bus_d5(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(18),
      Q => s_level_out_bus_d5(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(19),
      Q => s_level_out_bus_d5(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(20),
      Q => s_level_out_bus_d5(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(21),
      Q => s_level_out_bus_d5(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(22),
      Q => s_level_out_bus_d5(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(23),
      Q => s_level_out_bus_d5(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(24),
      Q => s_level_out_bus_d5(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(25),
      Q => s_level_out_bus_d5(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(26),
      Q => s_level_out_bus_d5(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(27),
      Q => s_level_out_bus_d5(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(28),
      Q => s_level_out_bus_d5(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(29),
      Q => s_level_out_bus_d5(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(30),
      Q => s_level_out_bus_d5(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(31),
      Q => s_level_out_bus_d5(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(16),
      Q => s_level_out_bus_d6(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(17),
      Q => s_level_out_bus_d6(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(18),
      Q => s_level_out_bus_d6(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(19),
      Q => s_level_out_bus_d6(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(20),
      Q => s_level_out_bus_d6(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(21),
      Q => s_level_out_bus_d6(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(22),
      Q => s_level_out_bus_d6(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(23),
      Q => s_level_out_bus_d6(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(24),
      Q => s_level_out_bus_d6(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(25),
      Q => s_level_out_bus_d6(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(26),
      Q => s_level_out_bus_d6(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(27),
      Q => s_level_out_bus_d6(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(28),
      Q => s_level_out_bus_d6(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(29),
      Q => s_level_out_bus_d6(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(30),
      Q => s_level_out_bus_d6(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(31),
      Q => s_level_out_bus_d6(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized2\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized2\ is
  signal p_level_in_bus_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is "yes";
begin
  D(0) <= s_level_out_bus_d4(0);
  p_level_in_bus_int(0) <= in0(0);
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(7)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(6)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(5)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(4)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(3)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(2)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized2_22\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized2_22\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized2_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized2_22\ is
  signal p_level_in_bus_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is "yes";
begin
  D(0) <= s_level_out_bus_d4(0);
  p_level_in_bus_int(7 downto 0) <= Q(7 downto 0);
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_level_in_bus_int(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3\ is
  signal p_level_in_bus_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is "yes";
begin
  D(1 downto 0) <= s_level_out_bus_d2(1 downto 0);
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0\(0),
      Q => p_level_in_bus_int(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0\(1),
      Q => p_level_in_bus_int(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(7)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(6)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(5)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(4)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(3)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_level_in_bus_int(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_0\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_0\ is
  signal p_level_in_bus_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is "yes";
begin
  D(1 downto 0) <= s_level_out_bus_d2(1 downto 0);
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0\(0),
      Q => p_level_in_bus_int(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0\(1),
      Q => p_level_in_bus_int(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(7)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(6)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(5)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(4)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(3)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_1\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]_0\ : out STD_LOGIC;
    mb_iarg_rdy_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_1\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_1\ is
  signal p_level_in_bus_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is "yes";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => p_level_in_bus_int(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(1),
      Q => p_level_in_bus_int(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(2),
      Q => p_level_in_bus_int(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_level_in_bus_int(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_level_in_bus_int(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_level_in_bus_int(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_level_in_bus_int(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_level_in_bus_int(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_level_in_bus_int(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_level_in_bus_int(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_level_in_bus_int(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => s_level_out_bus_d2(1),
      I1 => mb_iarg_rdy_i(1),
      I2 => s_level_out_bus_d2(0),
      I3 => mb_iarg_rdy_i(0),
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(7)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(6)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(5)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(4)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_2\ is
  port (
    m_axis_aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_2\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_2\ is
  signal p_level_in_bus_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is "yes";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => '1',
      Q => p_level_in_bus_int(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(7)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(6)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(5)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(4)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(3)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(2)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_3\ is
  port (
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_3\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_3\ is
  signal p_level_in_bus_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is "yes";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(7)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(6)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(5)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(4)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(3)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(2)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_5\ is
  port (
    and_reduce : out STD_LOGIC;
    mb_oarg_rdy_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    oarg_rqt_enable_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_5\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_5\ is
  signal p_level_in_bus_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is "yes";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => mb_oarg_rdy_i(0),
      Q => p_level_in_bus_int(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_level_out_bus_d2(0),
      I1 => oarg_rqt_enable_i(0),
      O => and_reduce
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(7)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(6)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(5)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(4)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(3)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(2)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized4\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized4\ is
  signal p_level_in_bus_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[9]\ : label is "yes";
begin
  D(31 downto 0) <= s_level_out_bus_d2(31 downto 0);
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[5]_0\(0),
      Q => p_level_in_bus_int(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[5]_0\(1),
      Q => p_level_in_bus_int(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[5]_0\(2),
      Q => p_level_in_bus_int(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(10),
      Q => s_level_out_bus_d1_cdc_to(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(11),
      Q => s_level_out_bus_d1_cdc_to(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(12),
      Q => s_level_out_bus_d1_cdc_to(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(13),
      Q => s_level_out_bus_d1_cdc_to(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(14),
      Q => s_level_out_bus_d1_cdc_to(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(15),
      Q => s_level_out_bus_d1_cdc_to(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(16),
      Q => s_level_out_bus_d1_cdc_to(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(17),
      Q => s_level_out_bus_d1_cdc_to(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(18),
      Q => s_level_out_bus_d1_cdc_to(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(19),
      Q => s_level_out_bus_d1_cdc_to(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(20),
      Q => s_level_out_bus_d1_cdc_to(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(21),
      Q => s_level_out_bus_d1_cdc_to(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(22),
      Q => s_level_out_bus_d1_cdc_to(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(23),
      Q => s_level_out_bus_d1_cdc_to(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(24),
      Q => s_level_out_bus_d1_cdc_to(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(25),
      Q => s_level_out_bus_d1_cdc_to(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(26),
      Q => s_level_out_bus_d1_cdc_to(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(27),
      Q => s_level_out_bus_d1_cdc_to(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(28),
      Q => s_level_out_bus_d1_cdc_to(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(29),
      Q => s_level_out_bus_d1_cdc_to(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(30),
      Q => s_level_out_bus_d1_cdc_to(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(31),
      Q => s_level_out_bus_d1_cdc_to(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(8),
      Q => s_level_out_bus_d1_cdc_to(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(9),
      Q => s_level_out_bus_d1_cdc_to(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(16),
      Q => s_level_out_bus_d2(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(17),
      Q => s_level_out_bus_d2(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(18),
      Q => s_level_out_bus_d2(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(19),
      Q => s_level_out_bus_d2(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(20),
      Q => s_level_out_bus_d2(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(21),
      Q => s_level_out_bus_d2(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(22),
      Q => s_level_out_bus_d2(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(23),
      Q => s_level_out_bus_d2(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(24),
      Q => s_level_out_bus_d2(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(25),
      Q => s_level_out_bus_d2(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(26),
      Q => s_level_out_bus_d2(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(27),
      Q => s_level_out_bus_d2(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(28),
      Q => s_level_out_bus_d2(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(29),
      Q => s_level_out_bus_d2(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(30),
      Q => s_level_out_bus_d2(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(31),
      Q => s_level_out_bus_d2(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(16),
      Q => s_level_out_bus_d3(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(17),
      Q => s_level_out_bus_d3(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(18),
      Q => s_level_out_bus_d3(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(19),
      Q => s_level_out_bus_d3(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(20),
      Q => s_level_out_bus_d3(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(21),
      Q => s_level_out_bus_d3(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(22),
      Q => s_level_out_bus_d3(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(23),
      Q => s_level_out_bus_d3(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(24),
      Q => s_level_out_bus_d3(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(25),
      Q => s_level_out_bus_d3(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(26),
      Q => s_level_out_bus_d3(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(27),
      Q => s_level_out_bus_d3(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(28),
      Q => s_level_out_bus_d3(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(29),
      Q => s_level_out_bus_d3(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(30),
      Q => s_level_out_bus_d3(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(31),
      Q => s_level_out_bus_d3(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(16),
      Q => s_level_out_bus_d4(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(17),
      Q => s_level_out_bus_d4(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(18),
      Q => s_level_out_bus_d4(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(19),
      Q => s_level_out_bus_d4(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(20),
      Q => s_level_out_bus_d4(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(21),
      Q => s_level_out_bus_d4(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(22),
      Q => s_level_out_bus_d4(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(23),
      Q => s_level_out_bus_d4(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(24),
      Q => s_level_out_bus_d4(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(25),
      Q => s_level_out_bus_d4(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(26),
      Q => s_level_out_bus_d4(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(27),
      Q => s_level_out_bus_d4(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(28),
      Q => s_level_out_bus_d4(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(29),
      Q => s_level_out_bus_d4(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(30),
      Q => s_level_out_bus_d4(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(31),
      Q => s_level_out_bus_d4(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(16),
      Q => s_level_out_bus_d5(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(17),
      Q => s_level_out_bus_d5(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(18),
      Q => s_level_out_bus_d5(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(19),
      Q => s_level_out_bus_d5(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(20),
      Q => s_level_out_bus_d5(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(21),
      Q => s_level_out_bus_d5(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(22),
      Q => s_level_out_bus_d5(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(23),
      Q => s_level_out_bus_d5(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(24),
      Q => s_level_out_bus_d5(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(25),
      Q => s_level_out_bus_d5(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(26),
      Q => s_level_out_bus_d5(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(27),
      Q => s_level_out_bus_d5(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(28),
      Q => s_level_out_bus_d5(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(29),
      Q => s_level_out_bus_d5(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(30),
      Q => s_level_out_bus_d5(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(31),
      Q => s_level_out_bus_d5(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(16),
      Q => s_level_out_bus_d6(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(17),
      Q => s_level_out_bus_d6(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(18),
      Q => s_level_out_bus_d6(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(19),
      Q => s_level_out_bus_d6(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(20),
      Q => s_level_out_bus_d6(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(21),
      Q => s_level_out_bus_d6(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(22),
      Q => s_level_out_bus_d6(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(23),
      Q => s_level_out_bus_d6(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(24),
      Q => s_level_out_bus_d6(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(25),
      Q => s_level_out_bus_d6(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(26),
      Q => s_level_out_bus_d6(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(27),
      Q => s_level_out_bus_d6(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(28),
      Q => s_level_out_bus_d6(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(29),
      Q => s_level_out_bus_d6(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(30),
      Q => s_level_out_bus_d6(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(31),
      Q => s_level_out_bus_d6(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(3)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(2)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(1)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(28)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(27)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(26)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(25)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized4_4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized4_4\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized4_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized4_4\ is
  signal p_level_in_bus_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[9]\ : label is "yes";
begin
  D(31 downto 0) <= s_level_out_bus_d2(31 downto 0);
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(10),
      Q => s_level_out_bus_d1_cdc_to(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(11),
      Q => s_level_out_bus_d1_cdc_to(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(12),
      Q => s_level_out_bus_d1_cdc_to(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(13),
      Q => s_level_out_bus_d1_cdc_to(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(14),
      Q => s_level_out_bus_d1_cdc_to(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(15),
      Q => s_level_out_bus_d1_cdc_to(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(16),
      Q => s_level_out_bus_d1_cdc_to(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(17),
      Q => s_level_out_bus_d1_cdc_to(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(18),
      Q => s_level_out_bus_d1_cdc_to(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(19),
      Q => s_level_out_bus_d1_cdc_to(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(20),
      Q => s_level_out_bus_d1_cdc_to(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(21),
      Q => s_level_out_bus_d1_cdc_to(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(22),
      Q => s_level_out_bus_d1_cdc_to(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(23),
      Q => s_level_out_bus_d1_cdc_to(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(24),
      Q => s_level_out_bus_d1_cdc_to(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(25),
      Q => s_level_out_bus_d1_cdc_to(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(26),
      Q => s_level_out_bus_d1_cdc_to(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(27),
      Q => s_level_out_bus_d1_cdc_to(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(28),
      Q => s_level_out_bus_d1_cdc_to(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(29),
      Q => s_level_out_bus_d1_cdc_to(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(30),
      Q => s_level_out_bus_d1_cdc_to(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(31),
      Q => s_level_out_bus_d1_cdc_to(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(8),
      Q => s_level_out_bus_d1_cdc_to(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_level_in_bus_int(9),
      Q => s_level_out_bus_d1_cdc_to(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(16),
      Q => s_level_out_bus_d2(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(17),
      Q => s_level_out_bus_d2(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(18),
      Q => s_level_out_bus_d2(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(19),
      Q => s_level_out_bus_d2(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(20),
      Q => s_level_out_bus_d2(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(21),
      Q => s_level_out_bus_d2(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(22),
      Q => s_level_out_bus_d2(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(23),
      Q => s_level_out_bus_d2(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(24),
      Q => s_level_out_bus_d2(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(25),
      Q => s_level_out_bus_d2(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(26),
      Q => s_level_out_bus_d2(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(27),
      Q => s_level_out_bus_d2(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(28),
      Q => s_level_out_bus_d2(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(29),
      Q => s_level_out_bus_d2(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(30),
      Q => s_level_out_bus_d2(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(31),
      Q => s_level_out_bus_d2(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(16),
      Q => s_level_out_bus_d3(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(17),
      Q => s_level_out_bus_d3(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(18),
      Q => s_level_out_bus_d3(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(19),
      Q => s_level_out_bus_d3(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(20),
      Q => s_level_out_bus_d3(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(21),
      Q => s_level_out_bus_d3(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(22),
      Q => s_level_out_bus_d3(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(23),
      Q => s_level_out_bus_d3(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(24),
      Q => s_level_out_bus_d3(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(25),
      Q => s_level_out_bus_d3(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(26),
      Q => s_level_out_bus_d3(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(27),
      Q => s_level_out_bus_d3(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(28),
      Q => s_level_out_bus_d3(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(29),
      Q => s_level_out_bus_d3(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(30),
      Q => s_level_out_bus_d3(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(31),
      Q => s_level_out_bus_d3(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(16),
      Q => s_level_out_bus_d4(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(17),
      Q => s_level_out_bus_d4(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(18),
      Q => s_level_out_bus_d4(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(19),
      Q => s_level_out_bus_d4(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(20),
      Q => s_level_out_bus_d4(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(21),
      Q => s_level_out_bus_d4(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(22),
      Q => s_level_out_bus_d4(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(23),
      Q => s_level_out_bus_d4(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(24),
      Q => s_level_out_bus_d4(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(25),
      Q => s_level_out_bus_d4(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(26),
      Q => s_level_out_bus_d4(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(27),
      Q => s_level_out_bus_d4(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(28),
      Q => s_level_out_bus_d4(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(29),
      Q => s_level_out_bus_d4(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(30),
      Q => s_level_out_bus_d4(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(31),
      Q => s_level_out_bus_d4(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(16),
      Q => s_level_out_bus_d5(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(17),
      Q => s_level_out_bus_d5(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(18),
      Q => s_level_out_bus_d5(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(19),
      Q => s_level_out_bus_d5(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(20),
      Q => s_level_out_bus_d5(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(21),
      Q => s_level_out_bus_d5(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(22),
      Q => s_level_out_bus_d5(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(23),
      Q => s_level_out_bus_d5(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(24),
      Q => s_level_out_bus_d5(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(25),
      Q => s_level_out_bus_d5(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(26),
      Q => s_level_out_bus_d5(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(27),
      Q => s_level_out_bus_d5(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(28),
      Q => s_level_out_bus_d5(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(29),
      Q => s_level_out_bus_d5(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(30),
      Q => s_level_out_bus_d5(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(31),
      Q => s_level_out_bus_d5(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(16),
      Q => s_level_out_bus_d6(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(17),
      Q => s_level_out_bus_d6(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(18),
      Q => s_level_out_bus_d6(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(19),
      Q => s_level_out_bus_d6(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(20),
      Q => s_level_out_bus_d6(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(21),
      Q => s_level_out_bus_d6(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(22),
      Q => s_level_out_bus_d6(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(23),
      Q => s_level_out_bus_d6(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(24),
      Q => s_level_out_bus_d6(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(25),
      Q => s_level_out_bus_d6(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(26),
      Q => s_level_out_bus_d6(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(27),
      Q => s_level_out_bus_d6(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(28),
      Q => s_level_out_bus_d6(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(29),
      Q => s_level_out_bus_d6(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(30),
      Q => s_level_out_bus_d6(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(31),
      Q => s_level_out_bus_d6(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(27)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(26)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(25)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_bus_int(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized5\ is
  port (
    \out\ : out STD_LOGIC;
    ap_cmd_error_sync : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\ : in STD_LOGIC;
    prmry_in_xored : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized5\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized5\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg\ : label is "yes";
begin
  \out\ <= p_in_d1_cdc_from;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d5,
      I1 => s_out_d4,
      O => s_out_re
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => ap_cmd_error_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized5_11\ is
  port (
    ap_start_i_sync : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ap_start_one_shot : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized5_11\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized5_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized5_11\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg\ : label is "yes";
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => ap_start_one_shot,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d5,
      I1 => s_out_d4,
      O => s_out_re
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => ap_start_i_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6\ is
  port (
    ap_done_sync : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ap_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg\ : label is "yes";
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => ap_done,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d5,
      I1 => s_out_d4,
      O => s_out_re
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => ap_done_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6_10\ is
  port (
    ap_ready_sync : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ap_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6_10\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6_10\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg\ : label is "yes";
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => ap_ready,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d5,
      I1 => s_out_d4,
      O => s_out_re
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => ap_ready_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6_9\ is
  port (
    ap_idle_sync : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ap_idle : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6_9\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6_9\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg\ : label is "yes";
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => ap_idle,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d5,
      I1 => s_out_d4,
      O => s_out_re
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => ap_idle_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized7\ is
  port (
    \out\ : out STD_LOGIC;
    s_axi_aresetn_0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized7\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized7\ is
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d2;
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\,
      Q => s_level_out_d1_cdc_to,
      R => \^s_axi_aresetn_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \^s_axi_aresetn_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \^s_axi_aresetn_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \^s_axi_aresetn_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \^s_axi_aresetn_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \^s_axi_aresetn_0\
    );
axi_rst1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^s_axi_aresetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8\ is
  port (
    \out\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg_0\,
      Q => p_level_in_int,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8_12\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    \FSM_sequential_state[2]_i_3_0\ : in STD_LOGIC;
    \FSM_sequential_state[2]_i_3_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state[2]_i_3_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8_12\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8_12\ is
  signal \FSM_sequential_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[2]\ : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \FSM_sequential_state_reg[2]\ <= \^fsm_sequential_state_reg[2]\;
  \out\ <= s_level_out_d4;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44FF5100"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \FSM_sequential_state_reg[0]_0\,
      I3 => \^fsm_sequential_state_reg[2]\,
      I4 => \state__0\(0),
      O => \FSM_sequential_state_reg[2]_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555454045404540"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_4_n_0\,
      I2 => \state__0\(0),
      I3 => \FSM_sequential_state_reg[0]\,
      I4 => \state__0\(1),
      I5 => ap_done,
      O => \^fsm_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAFFFFEAAA"
    )
        port map (
      I0 => \state__0\(1),
      I1 => s_level_out_d4,
      I2 => \FSM_sequential_state[2]_i_3_0\,
      I3 => \FSM_sequential_state[2]_i_3_1\,
      I4 => \FSM_sequential_state_reg[0]_0\,
      I5 => \FSM_sequential_state[2]_i_3_2\,
      O => \FSM_sequential_state[2]_i_4_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => p_level_in_int,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8_13\ is
  port (
    \out\ : out STD_LOGIC;
    \global_start__2\ : out STD_LOGIC;
    and_reduce : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    ap_start_i_reg : in STD_LOGIC;
    ap_start_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8_13\ : entity is "axis_acc_adapter_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8_13\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => and_reduce,
      Q => p_level_in_int,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
ap_start_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => ap_start_i_reg,
      I2 => ap_start_i_reg_0,
      O => \global_start__2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_1\,
      D => \Q_reg_reg[0]_0\(0),
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_100 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_100 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_100;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_100 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_1\,
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_101 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_101 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_101;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_101 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_1\,
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_102 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_102 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_102;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_102 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_1\,
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_79 is
  port (
    \out\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_79 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_79 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => '0',
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_80 is
  port (
    \out\ : out STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_80 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_80 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => '0',
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_81 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_81 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_81 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_1\,
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_82 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_82 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_82 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_1\,
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_83 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_83 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_83 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_1\,
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_84 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_84 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_84 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_1\,
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_85 is
  port (
    \out\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_85 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_85 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \out\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_86 is
  port (
    \out\ : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_86 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_86 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \out\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_87 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_87 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_87 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_1\,
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_88 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_88 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_88 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_1\,
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_89 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_89 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_89 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_1\,
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_90 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_90 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_90;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_90 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_1\,
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_91 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_91 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_91;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_91 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_1\,
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_92 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_92 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_92;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_92 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_1\,
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_93 is
  port (
    \out\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_93 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_93 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \out\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_94 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_94 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_94;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_94 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_1\,
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_95 is
  port (
    \out\ : out STD_LOGIC;
    wr_pntr_gc : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_95 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_95;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_95 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => wr_pntr_gc,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_96 is
  port (
    \out\ : out STD_LOGIC;
    rd_pntr_gc : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_96 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_96;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_96 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => rd_pntr_gc,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_97 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_97 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_97;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_97 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_1\,
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_98 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_98 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_98;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_98 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_1\,
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_99 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_99 : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_99;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_99 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_1\,
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
begin
  D(2 downto 0) <= Q_reg(2 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(2),
      Q => Q_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_62\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_62\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_62\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_62\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
begin
  D(2 downto 0) <= Q_reg(2 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => Q_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_63\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_63\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_63\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_63\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
begin
  D(2 downto 0) <= Q_reg(2 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[2]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[2]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[2]_0\(2),
      Q => Q_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_64\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_64\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_64\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_64\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
begin
  D(2 downto 0) <= Q_reg(2 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[2]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[2]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[2]_0\(2),
      Q => Q_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_65\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_65\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_65\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_65\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
begin
  D(2 downto 0) <= Q_reg(2 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[2]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[2]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[2]_0\(2),
      Q => Q_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_66\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_66\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_66\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_66\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
begin
  D(2 downto 0) <= Q_reg(2 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[2]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[2]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[2]_0\(2),
      Q => Q_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_67\ is
  port (
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_67\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_67\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_67\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => D(2),
      Q => Q_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_68\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_68\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_68\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_68\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
begin
  \out\(2 downto 0) <= Q_reg(2 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(2),
      Q => Q_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_69\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_69\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_69\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_69\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
begin
  D(2 downto 0) <= Q_reg(2 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(2),
      Q => Q_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_70\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_70\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_70\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_70\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
begin
  D(2 downto 0) <= Q_reg(2 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => Q_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_71\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_71\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_71\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_71\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
begin
  D(2 downto 0) <= Q_reg(2 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[2]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[2]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[2]_0\(2),
      Q => Q_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_72\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_72\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_72\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_72\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
begin
  D(2 downto 0) <= Q_reg(2 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[2]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[2]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[2]_0\(2),
      Q => Q_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_73\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_73\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_73\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_73\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
begin
  D(2 downto 0) <= Q_reg(2 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[2]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[2]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[2]_0\(2),
      Q => Q_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_74\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_74\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_74\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_74\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
begin
  D(2 downto 0) <= Q_reg(2 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[2]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[2]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[2]_0\(2),
      Q => Q_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_75\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    \Q_reg_reg[2]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_75\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_75\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_75\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
begin
  \out\(2 downto 0) <= Q_reg(2 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[2]_0\,
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[2]_0\,
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[2]_0\,
      D => D(2),
      Q => Q_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_76\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_76\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_76\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_76\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
begin
  \out\(2 downto 0) <= Q_reg(2 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(2),
      Q => Q_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
begin
  D(1 downto 0) <= Q_reg(1 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(1),
      Q => Q_reg(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_55\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_55\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_55\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
begin
  D(1 downto 0) <= Q_reg(1 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => Q_reg(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_56\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_56\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_56\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_56\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
begin
  D(1 downto 0) <= Q_reg(1 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[1]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[1]_0\(1),
      Q => Q_reg(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_57\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_57\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_57\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_57\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
begin
  D(1 downto 0) <= Q_reg(1 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[1]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[1]_0\(1),
      Q => Q_reg(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_58\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_58\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_58\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_58\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
begin
  D(1 downto 0) <= Q_reg(1 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[1]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[1]_0\(1),
      Q => Q_reg(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_59\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_59\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_59\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
begin
  D(1 downto 0) <= Q_reg(1 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[1]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[1]_0\(1),
      Q => Q_reg(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_60\ is
  port (
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_60\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_60\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_60\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => D(1),
      Q => Q_reg(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_61\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_61\ : entity is "axis_accelerator_adapter_v2_1_16_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_61\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_61\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Q_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
begin
  D(1) <= Q_reg(1);
  D(0) <= \^d\(0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[1]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[1]_0\(1),
      Q => Q_reg(1)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(0),
      I1 => Q_reg(1),
      O => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_bank_sdp_v6 is
  port (
    ap_iarg_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    ap_iarg_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_0_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ap_iarg_addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_bank_sdp_v6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_bank_sdp_v6 is
  signal \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I\ : label is "PRIMITIVE";
begin
\PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"000",
      ADDRARDADDR(12 downto 3) => ap_iarg_addr(9 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15 downto 13) => B"000",
      ADDRBWRADDR(12 downto 6) => Q(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => s_axis_aclk,
      DBITERR => \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      DIBDI(31 downto 0) => S_AXIS_TDATA(63 downto 32),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ap_iarg_dout(7 downto 0),
      DOBDO(31 downto 0) => \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ap_iarg_ce(0),
      ENBWREN => s_axis_0_tvalid,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"11111111"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_32_wt__parameterized1\ is
  port (
    empty_i : out STD_LOGIC;
    xd_sw_length_vld : out STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_beat_cnt_reg\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \axis_state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dout_vld_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_i_reg_2 : in STD_LOGIC;
    \addr_reg[0]_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_32_wt__parameterized1\ : entity is "srl_fifo_32_wt";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_32_wt__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_32_wt__parameterized1\ is
  signal A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal CE : STD_LOGIC;
  signal \^fsm_sequential_same_width_gen.axis_state_reg[1]\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_6_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_7_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_8_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_9_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_6_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_7_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_8_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_9_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal addr : STD_LOGIC;
  signal \addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \addr[4]_i_1_n_0\ : STD_LOGIC;
  signal din_rdy_i1_out : STD_LOGIC;
  signal din_rdy_i_i_1_n_0 : STD_LOGIC;
  signal din_rdy_i_reg_n_0 : STD_LOGIC;
  signal dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dout_vld_i_i_1_n_0 : STD_LOGIC;
  signal \^empty_i\ : STD_LOGIC;
  signal empty_i_i_1_n_0 : STD_LOGIC;
  signal empty_i_i_2_n_0 : STD_LOGIC;
  signal fifo_cnt_i15_out : STD_LOGIC;
  signal \fifo_cnt_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_cnt_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_cnt_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_cnt_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_cnt_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_cnt_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_cnt_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_cnt_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_cnt_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_cnt_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_cnt_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_cnt_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_cnt_i_reg_n_0_[4]\ : STD_LOGIC;
  signal mem_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \^xd_sw_length_vld\ : STD_LOGIC;
  signal \NLW_MEM_GEN[0].SRL_I_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MEM_GEN[10].SRL_I_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MEM_GEN[11].SRL_I_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MEM_GEN[12].SRL_I_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MEM_GEN[13].SRL_I_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MEM_GEN[14].SRL_I_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MEM_GEN[15].SRL_I_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MEM_GEN[1].SRL_I_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MEM_GEN[2].SRL_I_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MEM_GEN[3].SRL_I_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MEM_GEN[4].SRL_I_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MEM_GEN[5].SRL_I_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MEM_GEN[6].SRL_I_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MEM_GEN[7].SRL_I_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MEM_GEN[8].SRL_I_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MEM_GEN[9].SRL_I_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_SAME_WIDTH_GEN.axis_beat_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \MEM_GEN[0].SRL_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \MEM_GEN[0].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN ";
  attribute srl_name : string;
  attribute srl_name of \MEM_GEN[0].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[0].SRL_I ";
  attribute box_type of \MEM_GEN[10].SRL_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \MEM_GEN[10].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN ";
  attribute srl_name of \MEM_GEN[10].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[10].SRL_I ";
  attribute box_type of \MEM_GEN[11].SRL_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \MEM_GEN[11].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN ";
  attribute srl_name of \MEM_GEN[11].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[11].SRL_I ";
  attribute box_type of \MEM_GEN[12].SRL_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \MEM_GEN[12].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN ";
  attribute srl_name of \MEM_GEN[12].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[12].SRL_I ";
  attribute box_type of \MEM_GEN[13].SRL_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \MEM_GEN[13].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN ";
  attribute srl_name of \MEM_GEN[13].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[13].SRL_I ";
  attribute box_type of \MEM_GEN[14].SRL_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \MEM_GEN[14].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN ";
  attribute srl_name of \MEM_GEN[14].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[14].SRL_I ";
  attribute box_type of \MEM_GEN[15].SRL_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \MEM_GEN[15].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN ";
  attribute srl_name of \MEM_GEN[15].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[15].SRL_I ";
  attribute box_type of \MEM_GEN[1].SRL_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \MEM_GEN[1].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN ";
  attribute srl_name of \MEM_GEN[1].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[1].SRL_I ";
  attribute box_type of \MEM_GEN[2].SRL_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \MEM_GEN[2].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN ";
  attribute srl_name of \MEM_GEN[2].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[2].SRL_I ";
  attribute box_type of \MEM_GEN[3].SRL_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \MEM_GEN[3].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN ";
  attribute srl_name of \MEM_GEN[3].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[3].SRL_I ";
  attribute box_type of \MEM_GEN[4].SRL_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \MEM_GEN[4].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN ";
  attribute srl_name of \MEM_GEN[4].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[4].SRL_I ";
  attribute box_type of \MEM_GEN[5].SRL_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \MEM_GEN[5].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN ";
  attribute srl_name of \MEM_GEN[5].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[5].SRL_I ";
  attribute box_type of \MEM_GEN[6].SRL_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \MEM_GEN[6].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN ";
  attribute srl_name of \MEM_GEN[6].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[6].SRL_I ";
  attribute box_type of \MEM_GEN[7].SRL_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \MEM_GEN[7].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN ";
  attribute srl_name of \MEM_GEN[7].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[7].SRL_I ";
  attribute box_type of \MEM_GEN[8].SRL_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \MEM_GEN[8].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN ";
  attribute srl_name of \MEM_GEN[8].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[8].SRL_I ";
  attribute box_type of \MEM_GEN[9].SRL_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \MEM_GEN[9].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN ";
  attribute srl_name of \MEM_GEN[9].SRL_I\ : label is "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[9].SRL_I ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \addr[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \addr[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \addr[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \fifo_cnt_i[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \fifo_cnt_i[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \fifo_cnt_i[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \fifo_cnt_i[3]_i_1\ : label is "soft_lutpair88";
begin
  \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ <= \^fsm_sequential_same_width_gen.axis_state_reg[1]\;
  empty_i <= \^empty_i\;
  xd_sw_length_vld <= \^xd_sw_length_vld\;
\MEM_GEN[0].SRL_I\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CE,
      CLK => m_axis_aclk,
      D => D(0),
      Q => mem_out(0),
      Q31 => \NLW_MEM_GEN[0].SRL_I_Q31_UNCONNECTED\
    );
\MEM_GEN[0].SRL_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => din_rdy_i_reg_n_0,
      I1 => \addr_reg[0]_0\,
      O => CE
    );
\MEM_GEN[10].SRL_I\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CE,
      CLK => m_axis_aclk,
      D => D(10),
      Q => mem_out(10),
      Q31 => \NLW_MEM_GEN[10].SRL_I_Q31_UNCONNECTED\
    );
\MEM_GEN[11].SRL_I\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CE,
      CLK => m_axis_aclk,
      D => D(11),
      Q => mem_out(11),
      Q31 => \NLW_MEM_GEN[11].SRL_I_Q31_UNCONNECTED\
    );
\MEM_GEN[12].SRL_I\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CE,
      CLK => m_axis_aclk,
      D => D(12),
      Q => mem_out(12),
      Q31 => \NLW_MEM_GEN[12].SRL_I_Q31_UNCONNECTED\
    );
\MEM_GEN[13].SRL_I\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CE,
      CLK => m_axis_aclk,
      D => D(13),
      Q => mem_out(13),
      Q31 => \NLW_MEM_GEN[13].SRL_I_Q31_UNCONNECTED\
    );
\MEM_GEN[14].SRL_I\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CE,
      CLK => m_axis_aclk,
      D => D(14),
      Q => mem_out(14),
      Q31 => \NLW_MEM_GEN[14].SRL_I_Q31_UNCONNECTED\
    );
\MEM_GEN[15].SRL_I\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CE,
      CLK => m_axis_aclk,
      D => D(15),
      Q => mem_out(15),
      Q31 => \NLW_MEM_GEN[15].SRL_I_Q31_UNCONNECTED\
    );
\MEM_GEN[1].SRL_I\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CE,
      CLK => m_axis_aclk,
      D => D(1),
      Q => mem_out(1),
      Q31 => \NLW_MEM_GEN[1].SRL_I_Q31_UNCONNECTED\
    );
\MEM_GEN[2].SRL_I\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CE,
      CLK => m_axis_aclk,
      D => D(2),
      Q => mem_out(2),
      Q31 => \NLW_MEM_GEN[2].SRL_I_Q31_UNCONNECTED\
    );
\MEM_GEN[3].SRL_I\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CE,
      CLK => m_axis_aclk,
      D => D(3),
      Q => mem_out(3),
      Q31 => \NLW_MEM_GEN[3].SRL_I_Q31_UNCONNECTED\
    );
\MEM_GEN[4].SRL_I\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CE,
      CLK => m_axis_aclk,
      D => D(4),
      Q => mem_out(4),
      Q31 => \NLW_MEM_GEN[4].SRL_I_Q31_UNCONNECTED\
    );
\MEM_GEN[5].SRL_I\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CE,
      CLK => m_axis_aclk,
      D => D(5),
      Q => mem_out(5),
      Q31 => \NLW_MEM_GEN[5].SRL_I_Q31_UNCONNECTED\
    );
\MEM_GEN[6].SRL_I\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CE,
      CLK => m_axis_aclk,
      D => D(6),
      Q => mem_out(6),
      Q31 => \NLW_MEM_GEN[6].SRL_I_Q31_UNCONNECTED\
    );
\MEM_GEN[7].SRL_I\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CE,
      CLK => m_axis_aclk,
      D => D(7),
      Q => mem_out(7),
      Q31 => \NLW_MEM_GEN[7].SRL_I_Q31_UNCONNECTED\
    );
\MEM_GEN[8].SRL_I\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CE,
      CLK => m_axis_aclk,
      D => D(8),
      Q => mem_out(8),
      Q31 => \NLW_MEM_GEN[8].SRL_I_Q31_UNCONNECTED\
    );
\MEM_GEN[9].SRL_I\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CE,
      CLK => m_axis_aclk,
      D => D(9),
      Q => mem_out(9),
      Q31 => \NLW_MEM_GEN[9].SRL_I_Q31_UNCONNECTED\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555C"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(0),
      I1 => dout(0),
      I2 => \axis_state__0\(0),
      I3 => \axis_state__0\(1),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_10_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => dout(3),
      I1 => \axis_state__0\(1),
      I2 => \axis_state__0\(0),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(3),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_3_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => dout(2),
      I1 => \axis_state__0\(1),
      I2 => \axis_state__0\(0),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(2),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_4_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => dout(1),
      I1 => \axis_state__0\(1),
      I2 => \axis_state__0\(0),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(1),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_5_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => dout(0),
      I1 => \axis_state__0\(1),
      I2 => \axis_state__0\(0),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(0),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_6_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555C"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(3),
      I1 => dout(3),
      I2 => \axis_state__0\(0),
      I3 => \axis_state__0\(1),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_7_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555C"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(2),
      I1 => dout(2),
      I2 => \axis_state__0\(0),
      I3 => \axis_state__0\(1),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_8_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555C"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(1),
      I1 => dout(1),
      I2 => \axis_state__0\(0),
      I3 => \axis_state__0\(1),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_9_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => dout(14),
      I1 => \axis_state__0\(1),
      I2 => \axis_state__0\(0),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(14),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_2_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => dout(13),
      I1 => \axis_state__0\(1),
      I2 => \axis_state__0\(0),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(13),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_3_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => dout(12),
      I1 => \axis_state__0\(1),
      I2 => \axis_state__0\(0),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(12),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_4_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FE"
    )
        port map (
      I0 => dout(15),
      I1 => \axis_state__0\(1),
      I2 => \axis_state__0\(0),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(15),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_5_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555C"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(14),
      I1 => dout(14),
      I2 => \axis_state__0\(0),
      I3 => \axis_state__0\(1),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_6_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555C"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(13),
      I1 => dout(13),
      I2 => \axis_state__0\(0),
      I3 => \axis_state__0\(1),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_7_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555C"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(12),
      I1 => dout(12),
      I2 => \axis_state__0\(0),
      I3 => \axis_state__0\(1),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_8_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => dout(7),
      I1 => \axis_state__0\(1),
      I2 => \axis_state__0\(0),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(7),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_2_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => dout(6),
      I1 => \axis_state__0\(1),
      I2 => \axis_state__0\(0),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(6),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_3_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => dout(5),
      I1 => \axis_state__0\(1),
      I2 => \axis_state__0\(0),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(5),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_4_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => dout(4),
      I1 => \axis_state__0\(1),
      I2 => \axis_state__0\(0),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(4),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_5_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555C"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(7),
      I1 => dout(7),
      I2 => \axis_state__0\(0),
      I3 => \axis_state__0\(1),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_6_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555C"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(6),
      I1 => dout(6),
      I2 => \axis_state__0\(0),
      I3 => \axis_state__0\(1),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_7_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555C"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(5),
      I1 => dout(5),
      I2 => \axis_state__0\(0),
      I3 => \axis_state__0\(1),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_8_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555C"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(4),
      I1 => dout(4),
      I2 => \axis_state__0\(0),
      I3 => \axis_state__0\(1),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_9_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => dout(11),
      I1 => \axis_state__0\(1),
      I2 => \axis_state__0\(0),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(11),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_2_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => dout(10),
      I1 => \axis_state__0\(1),
      I2 => \axis_state__0\(0),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(10),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_3_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => dout(9),
      I1 => \axis_state__0\(1),
      I2 => \axis_state__0\(0),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(9),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_4_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => dout(8),
      I1 => \axis_state__0\(1),
      I2 => \axis_state__0\(0),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(8),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_5_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555C"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(11),
      I1 => dout(11),
      I2 => \axis_state__0\(0),
      I3 => \axis_state__0\(1),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_6_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555C"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(10),
      I1 => dout(10),
      I2 => \axis_state__0\(0),
      I3 => \axis_state__0\(1),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_7_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555C"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(9),
      I1 => dout(9),
      I2 => \axis_state__0\(0),
      I3 => \axis_state__0\(1),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_8_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555C"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(8),
      I1 => dout(8),
      I2 => \axis_state__0\(0),
      I3 => \axis_state__0\(1),
      O => \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_9_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2_n_0\,
      CO(2) => \SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2_n_1\,
      CO(1) => \SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2_n_2\,
      CO(0) => \SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_3_n_0\,
      DI(2) => \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_4_n_0\,
      DI(1) => \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_5_n_0\,
      DI(0) => \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_6_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_7_n_0\,
      S(2) => \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_8_n_0\,
      S(1) => \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_9_n_0\,
      S(0) => \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_10_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_SAME_WIDTH_GEN.axis_beat_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \SAME_WIDTH_GEN.axis_beat_cnt_reg[12]_i_1_n_1\,
      CO(1) => \SAME_WIDTH_GEN.axis_beat_cnt_reg[12]_i_1_n_2\,
      CO(0) => \SAME_WIDTH_GEN.axis_beat_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_2_n_0\,
      DI(1) => \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_3_n_0\,
      DI(0) => \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_4_n_0\,
      O(3 downto 0) => \dout_reg[14]_0\(3 downto 0),
      S(3) => \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_5_n_0\,
      S(2) => \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_6_n_0\,
      S(1) => \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_7_n_0\,
      S(0) => \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_8_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2_n_0\,
      CO(3) => \SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1_n_0\,
      CO(2) => \SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1_n_1\,
      CO(1) => \SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1_n_2\,
      CO(0) => \SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_2_n_0\,
      DI(2) => \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_3_n_0\,
      DI(1) => \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_4_n_0\,
      DI(0) => \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_5_n_0\,
      O(3 downto 0) => \dout_reg[7]_0\(3 downto 0),
      S(3) => \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_6_n_0\,
      S(2) => \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_7_n_0\,
      S(1) => \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_8_n_0\,
      S(0) => \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_9_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1_n_0\,
      CO(3) => \SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1_n_0\,
      CO(2) => \SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1_n_1\,
      CO(1) => \SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1_n_2\,
      CO(0) => \SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_2_n_0\,
      DI(2) => \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_3_n_0\,
      DI(1) => \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_4_n_0\,
      DI(0) => \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_5_n_0\,
      O(3 downto 0) => \dout_reg[11]_0\(3 downto 0),
      S(3) => \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_6_n_0\,
      S(2) => \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_7_n_0\,
      S(1) => \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_8_n_0\,
      S(0) => \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_9_n_0\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(0),
      O => \addr[0]_i_1_n_0\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fifo_cnt_i15_out,
      I1 => A(0),
      I2 => A(1),
      O => \addr[1]_i_1_n_0\
    );
\addr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => A(2),
      I1 => A(0),
      I2 => fifo_cnt_i15_out,
      I3 => A(1),
      O => \addr[2]_i_1_n_0\
    );
\addr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => A(3),
      I1 => A(2),
      I2 => A(0),
      I3 => fifo_cnt_i15_out,
      I4 => A(1),
      O => \addr[3]_i_1_n_0\
    );
\addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => A(4),
      I1 => A(3),
      I2 => A(2),
      I3 => A(0),
      I4 => fifo_cnt_i15_out,
      I5 => A(1),
      O => \addr[4]_i_1_n_0\
    );
\addr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => addr,
      D => \addr[0]_i_1_n_0\,
      Q => A(0),
      S => \out\
    );
\addr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => addr,
      D => \addr[1]_i_1_n_0\,
      Q => A(1),
      S => \out\
    );
\addr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => addr,
      D => \addr[2]_i_1_n_0\,
      Q => A(2),
      S => \out\
    );
\addr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => addr,
      D => \addr[3]_i_1_n_0\,
      Q => A(3),
      S => \out\
    );
\addr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => addr,
      D => \addr[4]_i_1_n_0\,
      Q => A(4),
      S => \out\
    );
din_rdy_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAEF"
    )
        port map (
      I0 => din_rdy_i1_out,
      I1 => E(0),
      I2 => p_1_in,
      I3 => fifo_cnt_i15_out,
      I4 => \out\,
      O => din_rdy_i_i_1_n_0
    );
din_rdy_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => \fifo_cnt_i_reg_n_0_[2]\,
      I1 => \fifo_cnt_i_reg_n_0_[1]\,
      I2 => \fifo_cnt_i_reg_n_0_[4]\,
      I3 => \fifo_cnt_i_reg_n_0_[3]\,
      I4 => \fifo_cnt_i_reg_n_0_[0]\,
      I5 => p_1_in,
      O => din_rdy_i1_out
    );
din_rdy_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => rd_en,
      I1 => \^empty_i\,
      I2 => din_rdy_i_reg_n_0,
      I3 => \addr_reg[0]_0\,
      O => fifo_cnt_i15_out
    );
din_rdy_i_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => din_rdy_i_i_1_n_0,
      Q => din_rdy_i_reg_n_0,
      R => '0'
    );
\dout[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axis_state__0\(1),
      I1 => \axis_state__0\(0),
      O => \^fsm_sequential_same_width_gen.axis_state_reg[1]\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mem_out(0),
      Q => dout(0),
      R => \out\
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mem_out(10),
      Q => dout(10),
      R => \out\
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mem_out(11),
      Q => dout(11),
      R => \out\
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mem_out(12),
      Q => dout(12),
      R => \out\
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mem_out(13),
      Q => dout(13),
      R => \out\
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mem_out(14),
      Q => dout(14),
      R => \out\
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mem_out(15),
      Q => dout(15),
      R => \out\
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mem_out(1),
      Q => dout(1),
      R => \out\
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mem_out(2),
      Q => dout(2),
      R => \out\
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mem_out(3),
      Q => dout(3),
      R => \out\
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mem_out(4),
      Q => dout(4),
      R => \out\
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mem_out(5),
      Q => dout(5),
      R => \out\
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mem_out(6),
      Q => dout(6),
      R => \out\
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mem_out(7),
      Q => dout(7),
      R => \out\
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mem_out(8),
      Q => dout(8),
      R => \out\
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mem_out(9),
      Q => dout(9),
      R => \out\
    );
dout_vld_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF55555555"
    )
        port map (
      I0 => \^empty_i\,
      I1 => \^fsm_sequential_same_width_gen.axis_state_reg[1]\,
      I2 => dout_vld_i_reg_0(0),
      I3 => dout_vld_i_reg_1(0),
      I4 => dout_vld_i_reg_2,
      I5 => \^xd_sw_length_vld\,
      O => dout_vld_i_i_1_n_0
    );
dout_vld_i_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => dout_vld_i_i_1_n_0,
      Q => \^xd_sw_length_vld\
    );
empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00151515"
    )
        port map (
      I0 => empty_i_i_2_n_0,
      I1 => \fifo_cnt_i[5]_i_3_n_0\,
      I2 => \fifo_cnt_i_reg_n_0_[0]\,
      I3 => \addr_reg[0]_0\,
      I4 => din_rdy_i_reg_n_0,
      I5 => \out\,
      O => empty_i_i_1_n_0
    );
empty_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \fifo_cnt_i_reg_n_0_[4]\,
      I1 => p_1_in,
      I2 => \fifo_cnt_i_reg_n_0_[3]\,
      I3 => \fifo_cnt_i_reg_n_0_[1]\,
      I4 => \fifo_cnt_i_reg_n_0_[2]\,
      O => empty_i_i_2_n_0
    );
empty_i_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => empty_i_i_1_n_0,
      Q => \^empty_i\,
      R => '0'
    );
\fifo_cnt_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_cnt_i_reg_n_0_[0]\,
      O => \fifo_cnt_i[0]_i_1_n_0\
    );
\fifo_cnt_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fifo_cnt_i15_out,
      I1 => \fifo_cnt_i_reg_n_0_[0]\,
      I2 => \fifo_cnt_i_reg_n_0_[1]\,
      O => \fifo_cnt_i[1]_i_1_n_0\
    );
\fifo_cnt_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \fifo_cnt_i_reg_n_0_[2]\,
      I1 => \fifo_cnt_i_reg_n_0_[0]\,
      I2 => fifo_cnt_i15_out,
      I3 => \fifo_cnt_i_reg_n_0_[1]\,
      O => \fifo_cnt_i[2]_i_1_n_0\
    );
\fifo_cnt_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \fifo_cnt_i_reg_n_0_[3]\,
      I1 => \fifo_cnt_i_reg_n_0_[2]\,
      I2 => \fifo_cnt_i_reg_n_0_[0]\,
      I3 => fifo_cnt_i15_out,
      I4 => \fifo_cnt_i_reg_n_0_[1]\,
      O => \fifo_cnt_i[3]_i_1_n_0\
    );
\fifo_cnt_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \fifo_cnt_i_reg_n_0_[4]\,
      I1 => \fifo_cnt_i_reg_n_0_[3]\,
      I2 => \fifo_cnt_i_reg_n_0_[2]\,
      I3 => \fifo_cnt_i_reg_n_0_[0]\,
      I4 => fifo_cnt_i15_out,
      I5 => \fifo_cnt_i_reg_n_0_[1]\,
      O => \fifo_cnt_i[4]_i_1_n_0\
    );
\fifo_cnt_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \addr_reg[0]_0\,
      I1 => din_rdy_i_reg_n_0,
      I2 => \fifo_cnt_i[5]_i_3_n_0\,
      O => addr
    );
\fifo_cnt_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => p_1_in,
      I1 => \fifo_cnt_i_reg_n_0_[4]\,
      I2 => \fifo_cnt_i_reg_n_0_[3]\,
      I3 => \fifo_cnt_i_reg_n_0_[2]\,
      I4 => \fifo_cnt_i_reg_n_0_[1]\,
      I5 => \fifo_cnt_i[5]_i_4_n_0\,
      O => \fifo_cnt_i[5]_i_2_n_0\
    );
\fifo_cnt_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \^empty_i\,
      I1 => \^xd_sw_length_vld\,
      I2 => dout_vld_i_reg_2,
      I3 => dout_vld_i_reg_1(0),
      I4 => dout_vld_i_reg_0(0),
      I5 => \^fsm_sequential_same_width_gen.axis_state_reg[1]\,
      O => \fifo_cnt_i[5]_i_3_n_0\
    );
\fifo_cnt_i[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F755555551000000"
    )
        port map (
      I0 => \fifo_cnt_i_reg_n_0_[1]\,
      I1 => rd_en,
      I2 => \^empty_i\,
      I3 => din_rdy_i_reg_n_0,
      I4 => \addr_reg[0]_0\,
      I5 => \fifo_cnt_i_reg_n_0_[0]\,
      O => \fifo_cnt_i[5]_i_4_n_0\
    );
\fifo_cnt_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => addr,
      D => \fifo_cnt_i[0]_i_1_n_0\,
      Q => \fifo_cnt_i_reg_n_0_[0]\,
      R => \out\
    );
\fifo_cnt_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => addr,
      D => \fifo_cnt_i[1]_i_1_n_0\,
      Q => \fifo_cnt_i_reg_n_0_[1]\,
      R => \out\
    );
\fifo_cnt_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => addr,
      D => \fifo_cnt_i[2]_i_1_n_0\,
      Q => \fifo_cnt_i_reg_n_0_[2]\,
      R => \out\
    );
\fifo_cnt_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => addr,
      D => \fifo_cnt_i[3]_i_1_n_0\,
      Q => \fifo_cnt_i_reg_n_0_[3]\,
      R => \out\
    );
\fifo_cnt_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => addr,
      D => \fifo_cnt_i[4]_i_1_n_0\,
      Q => \fifo_cnt_i_reg_n_0_[4]\,
      R => \out\
    );
\fifo_cnt_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => addr,
      D => \fifo_cnt_i[5]_i_2_n_0\,
      Q => p_1_in,
      R => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_symmetric_dp_bank_v6 is
  port (
    ap_iarg_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    aclk : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    ap_iarg_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_1_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addr_b : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_iarg_1_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_iarg_1_we : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_symmetric_dp_bank_v6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_symmetric_dp_bank_v6 is
  signal \ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_n_64\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_n_65\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_n_66\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_n_67\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_n_64\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_n_65\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_n_66\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_n_67\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_n_64\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_n_65\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_n_66\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_n_67\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_n_64\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_n_65\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_n_66\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_n_67\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_n_64\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_n_65\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_n_66\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_n_67\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_n_64\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_n_65\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_n_66\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_n_67\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_n_64\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_n_65\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_n_66\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_n_67\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_n_64\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_n_65\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_n_66\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_n_67\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_n_64\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_n_65\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_n_66\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_n_67\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_n_64\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_n_65\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_n_66\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_n_67\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_n_64\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_n_65\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_n_66\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_n_67\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_n_64\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_n_65\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_n_66\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_n_67\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_n_64\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_n_65\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_n_66\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_n_67\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_n_64\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_n_65\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_n_66\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_n_67\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_n_64\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_n_65\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_n_66\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_n_67\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_n_64\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_n_65\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_n_66\ : STD_LOGIC;
  signal \ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_n_67\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I\ : label is "PRIMITIVE";
  attribute box_type of \ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I\ : label is "PRIMITIVE";
  attribute box_type of \ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I\ : label is "PRIMITIVE";
  attribute box_type of \ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I\ : label is "PRIMITIVE";
  attribute box_type of \ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I\ : label is "PRIMITIVE";
  attribute box_type of \ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I\ : label is "PRIMITIVE";
  attribute box_type of \ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I\ : label is "PRIMITIVE";
  attribute box_type of \ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I\ : label is "PRIMITIVE";
  attribute box_type of \ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I\ : label is "PRIMITIVE";
  attribute box_type of \ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I\ : label is "PRIMITIVE";
  attribute box_type of \ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I\ : label is "PRIMITIVE";
  attribute box_type of \ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I\ : label is "PRIMITIVE";
  attribute box_type of \ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I\ : label is "PRIMITIVE";
  attribute box_type of \ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I\ : label is "PRIMITIVE";
  attribute box_type of \ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I\ : label is "PRIMITIVE";
  attribute box_type of \ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I\ : label is "PRIMITIVE";
begin
\ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => addr_b(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => s_axis_aclk,
      DBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => ap_iarg_1_din(3 downto 0),
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => S_AXIS_TDATA(3 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => ap_iarg_dout(3 downto 0),
      DOBDO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_n_64\,
      DOBDO(2) => \ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_n_65\,
      DOBDO(1) => \ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_n_66\,
      DOBDO(0) => \ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_n_67\,
      DOPADOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ap_iarg_ce(0),
      ENBWREN => s_axis_1_tvalid,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\,
      WEA(3) => ap_iarg_1_we(0),
      WEA(2) => ap_iarg_1_we(0),
      WEA(1) => ap_iarg_1_we(0),
      WEA(0) => ap_iarg_1_we(0),
      WEBWE(7 downto 0) => B"11111111"
    );
\ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => addr_b(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => s_axis_aclk,
      DBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => ap_iarg_1_din(43 downto 40),
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => S_AXIS_TDATA(43 downto 40),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => ap_iarg_dout(43 downto 40),
      DOBDO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_n_64\,
      DOBDO(2) => \ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_n_65\,
      DOBDO(1) => \ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_n_66\,
      DOBDO(0) => \ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_n_67\,
      DOPADOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ap_iarg_ce(0),
      ENBWREN => s_axis_1_tvalid,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\,
      WEA(3) => ap_iarg_1_we(0),
      WEA(2) => ap_iarg_1_we(0),
      WEA(1) => ap_iarg_1_we(0),
      WEA(0) => ap_iarg_1_we(0),
      WEBWE(7 downto 0) => B"11111111"
    );
\ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => addr_b(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => s_axis_aclk,
      DBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => ap_iarg_1_din(47 downto 44),
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => S_AXIS_TDATA(47 downto 44),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => ap_iarg_dout(47 downto 44),
      DOBDO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_n_64\,
      DOBDO(2) => \ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_n_65\,
      DOBDO(1) => \ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_n_66\,
      DOBDO(0) => \ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_n_67\,
      DOPADOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ap_iarg_ce(0),
      ENBWREN => s_axis_1_tvalid,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\,
      WEA(3) => ap_iarg_1_we(0),
      WEA(2) => ap_iarg_1_we(0),
      WEA(1) => ap_iarg_1_we(0),
      WEA(0) => ap_iarg_1_we(0),
      WEBWE(7 downto 0) => B"11111111"
    );
\ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => addr_b(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => s_axis_aclk,
      DBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => ap_iarg_1_din(51 downto 48),
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => S_AXIS_TDATA(51 downto 48),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => ap_iarg_dout(51 downto 48),
      DOBDO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_n_64\,
      DOBDO(2) => \ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_n_65\,
      DOBDO(1) => \ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_n_66\,
      DOBDO(0) => \ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_n_67\,
      DOPADOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ap_iarg_ce(0),
      ENBWREN => s_axis_1_tvalid,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\,
      WEA(3) => ap_iarg_1_we(0),
      WEA(2) => ap_iarg_1_we(0),
      WEA(1) => ap_iarg_1_we(0),
      WEA(0) => ap_iarg_1_we(0),
      WEBWE(7 downto 0) => B"11111111"
    );
\ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => addr_b(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => s_axis_aclk,
      DBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => ap_iarg_1_din(55 downto 52),
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => S_AXIS_TDATA(55 downto 52),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => ap_iarg_dout(55 downto 52),
      DOBDO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_n_64\,
      DOBDO(2) => \ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_n_65\,
      DOBDO(1) => \ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_n_66\,
      DOBDO(0) => \ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_n_67\,
      DOPADOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ap_iarg_ce(0),
      ENBWREN => s_axis_1_tvalid,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\,
      WEA(3) => ap_iarg_1_we(0),
      WEA(2) => ap_iarg_1_we(0),
      WEA(1) => ap_iarg_1_we(0),
      WEA(0) => ap_iarg_1_we(0),
      WEBWE(7 downto 0) => B"11111111"
    );
\ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => addr_b(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => s_axis_aclk,
      DBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => ap_iarg_1_din(59 downto 56),
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => S_AXIS_TDATA(59 downto 56),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => ap_iarg_dout(59 downto 56),
      DOBDO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_n_64\,
      DOBDO(2) => \ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_n_65\,
      DOBDO(1) => \ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_n_66\,
      DOBDO(0) => \ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_n_67\,
      DOPADOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ap_iarg_ce(0),
      ENBWREN => s_axis_1_tvalid,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\,
      WEA(3) => ap_iarg_1_we(0),
      WEA(2) => ap_iarg_1_we(0),
      WEA(1) => ap_iarg_1_we(0),
      WEA(0) => ap_iarg_1_we(0),
      WEBWE(7 downto 0) => B"11111111"
    );
\ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => addr_b(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => s_axis_aclk,
      DBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => ap_iarg_1_din(63 downto 60),
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => S_AXIS_TDATA(63 downto 60),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => ap_iarg_dout(63 downto 60),
      DOBDO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_n_64\,
      DOBDO(2) => \ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_n_65\,
      DOBDO(1) => \ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_n_66\,
      DOBDO(0) => \ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_n_67\,
      DOPADOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ap_iarg_ce(0),
      ENBWREN => s_axis_1_tvalid,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\,
      WEA(3) => ap_iarg_1_we(0),
      WEA(2) => ap_iarg_1_we(0),
      WEA(1) => ap_iarg_1_we(0),
      WEA(0) => ap_iarg_1_we(0),
      WEBWE(7 downto 0) => B"11111111"
    );
\ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => addr_b(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => s_axis_aclk,
      DBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => ap_iarg_1_din(7 downto 4),
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => S_AXIS_TDATA(7 downto 4),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => ap_iarg_dout(7 downto 4),
      DOBDO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_n_64\,
      DOBDO(2) => \ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_n_65\,
      DOBDO(1) => \ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_n_66\,
      DOBDO(0) => \ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_n_67\,
      DOPADOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ap_iarg_ce(0),
      ENBWREN => s_axis_1_tvalid,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\,
      WEA(3) => ap_iarg_1_we(0),
      WEA(2) => ap_iarg_1_we(0),
      WEA(1) => ap_iarg_1_we(0),
      WEA(0) => ap_iarg_1_we(0),
      WEBWE(7 downto 0) => B"11111111"
    );
\ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => addr_b(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => s_axis_aclk,
      DBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => ap_iarg_1_din(11 downto 8),
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => S_AXIS_TDATA(11 downto 8),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => ap_iarg_dout(11 downto 8),
      DOBDO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_n_64\,
      DOBDO(2) => \ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_n_65\,
      DOBDO(1) => \ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_n_66\,
      DOBDO(0) => \ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_n_67\,
      DOPADOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ap_iarg_ce(0),
      ENBWREN => s_axis_1_tvalid,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\,
      WEA(3) => ap_iarg_1_we(0),
      WEA(2) => ap_iarg_1_we(0),
      WEA(1) => ap_iarg_1_we(0),
      WEA(0) => ap_iarg_1_we(0),
      WEBWE(7 downto 0) => B"11111111"
    );
\ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => addr_b(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => s_axis_aclk,
      DBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => ap_iarg_1_din(15 downto 12),
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => S_AXIS_TDATA(15 downto 12),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => ap_iarg_dout(15 downto 12),
      DOBDO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_n_64\,
      DOBDO(2) => \ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_n_65\,
      DOBDO(1) => \ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_n_66\,
      DOBDO(0) => \ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_n_67\,
      DOPADOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ap_iarg_ce(0),
      ENBWREN => s_axis_1_tvalid,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\,
      WEA(3) => ap_iarg_1_we(0),
      WEA(2) => ap_iarg_1_we(0),
      WEA(1) => ap_iarg_1_we(0),
      WEA(0) => ap_iarg_1_we(0),
      WEBWE(7 downto 0) => B"11111111"
    );
\ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => addr_b(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => s_axis_aclk,
      DBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => ap_iarg_1_din(19 downto 16),
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => S_AXIS_TDATA(19 downto 16),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => ap_iarg_dout(19 downto 16),
      DOBDO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_n_64\,
      DOBDO(2) => \ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_n_65\,
      DOBDO(1) => \ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_n_66\,
      DOBDO(0) => \ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_n_67\,
      DOPADOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ap_iarg_ce(0),
      ENBWREN => s_axis_1_tvalid,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\,
      WEA(3) => ap_iarg_1_we(0),
      WEA(2) => ap_iarg_1_we(0),
      WEA(1) => ap_iarg_1_we(0),
      WEA(0) => ap_iarg_1_we(0),
      WEBWE(7 downto 0) => B"11111111"
    );
\ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => addr_b(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => s_axis_aclk,
      DBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => ap_iarg_1_din(23 downto 20),
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => S_AXIS_TDATA(23 downto 20),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => ap_iarg_dout(23 downto 20),
      DOBDO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_n_64\,
      DOBDO(2) => \ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_n_65\,
      DOBDO(1) => \ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_n_66\,
      DOBDO(0) => \ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_n_67\,
      DOPADOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ap_iarg_ce(0),
      ENBWREN => s_axis_1_tvalid,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\,
      WEA(3) => ap_iarg_1_we(0),
      WEA(2) => ap_iarg_1_we(0),
      WEA(1) => ap_iarg_1_we(0),
      WEA(0) => ap_iarg_1_we(0),
      WEBWE(7 downto 0) => B"11111111"
    );
\ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => addr_b(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => s_axis_aclk,
      DBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => ap_iarg_1_din(27 downto 24),
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => S_AXIS_TDATA(27 downto 24),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => ap_iarg_dout(27 downto 24),
      DOBDO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_n_64\,
      DOBDO(2) => \ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_n_65\,
      DOBDO(1) => \ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_n_66\,
      DOBDO(0) => \ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_n_67\,
      DOPADOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ap_iarg_ce(0),
      ENBWREN => s_axis_1_tvalid,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\,
      WEA(3) => ap_iarg_1_we(0),
      WEA(2) => ap_iarg_1_we(0),
      WEA(1) => ap_iarg_1_we(0),
      WEA(0) => ap_iarg_1_we(0),
      WEBWE(7 downto 0) => B"11111111"
    );
\ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => addr_b(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => s_axis_aclk,
      DBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => ap_iarg_1_din(31 downto 28),
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => S_AXIS_TDATA(31 downto 28),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => ap_iarg_dout(31 downto 28),
      DOBDO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_n_64\,
      DOBDO(2) => \ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_n_65\,
      DOBDO(1) => \ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_n_66\,
      DOBDO(0) => \ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_n_67\,
      DOPADOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ap_iarg_ce(0),
      ENBWREN => s_axis_1_tvalid,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\,
      WEA(3) => ap_iarg_1_we(0),
      WEA(2) => ap_iarg_1_we(0),
      WEA(1) => ap_iarg_1_we(0),
      WEA(0) => ap_iarg_1_we(0),
      WEBWE(7 downto 0) => B"11111111"
    );
\ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => addr_b(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => s_axis_aclk,
      DBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => ap_iarg_1_din(35 downto 32),
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => S_AXIS_TDATA(35 downto 32),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => ap_iarg_dout(35 downto 32),
      DOBDO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_n_64\,
      DOBDO(2) => \ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_n_65\,
      DOBDO(1) => \ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_n_66\,
      DOBDO(0) => \ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_n_67\,
      DOPADOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ap_iarg_ce(0),
      ENBWREN => s_axis_1_tvalid,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\,
      WEA(3) => ap_iarg_1_we(0),
      WEA(2) => ap_iarg_1_we(0),
      WEA(1) => ap_iarg_1_we(0),
      WEA(0) => ap_iarg_1_we(0),
      WEBWE(7 downto 0) => B"11111111"
    );
\ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => addr_b(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => s_axis_aclk,
      DBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => ap_iarg_1_din(39 downto 36),
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => S_AXIS_TDATA(39 downto 36),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => ap_iarg_dout(39 downto 36),
      DOBDO(31 downto 4) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_n_64\,
      DOBDO(2) => \ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_n_65\,
      DOBDO(1) => \ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_n_66\,
      DOBDO(0) => \ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_n_67\,
      DOPADOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ap_iarg_ce(0),
      ENBWREN => s_axis_1_tvalid,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED\,
      WEA(3) => ap_iarg_1_we(0),
      WEA(2) => ap_iarg_1_we(0),
      WEA(1) => ap_iarg_1_we(0),
      WEA(0) => ap_iarg_1_we(0),
      WEBWE(7 downto 0) => B"11111111"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status is
  port (
    status_ap_idle : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_idle_sync : in STD_LOGIC;
    status_ap_idle_clr : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status is
  signal \empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal \full_n_i_1__1_n_0\ : STD_LOGIC;
  signal rd_cnt : STD_LOGIC;
  signal \rd_cnt_i_1__1_n_0\ : STD_LOGIC;
  signal \^status_ap_idle\ : STD_LOGIC;
  signal wr_cnt : STD_LOGIC;
  signal \wr_cnt_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \full_n_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \rd_cnt_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \wr_cnt_i_1__1\ : label is "soft_lutpair104";
begin
  status_ap_idle <= \^status_ap_idle\;
\empty_n_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F66"
    )
        port map (
      I0 => wr_cnt,
      I1 => rd_cnt,
      I2 => status_ap_idle_clr,
      I3 => \^status_ap_idle\,
      O => \empty_n_i_1__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => \empty_n_i_1__1_n_0\,
      Q => \^status_ap_idle\
    );
\full_n_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F99"
    )
        port map (
      I0 => wr_cnt,
      I1 => rd_cnt,
      I2 => ap_idle_sync,
      I3 => full_n,
      O => \full_n_i_1__1_n_0\
    );
full_n_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => \full_n_i_1__1_n_0\,
      Q => full_n
    );
\rd_cnt_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^status_ap_idle\,
      I1 => status_ap_idle_clr,
      I2 => rd_cnt,
      O => \rd_cnt_i_1__1_n_0\
    );
rd_cnt_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => \rd_cnt_i_1__1_n_0\,
      Q => rd_cnt
    );
\wr_cnt_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => full_n,
      I1 => ap_idle_sync,
      I2 => wr_cnt,
      O => \wr_cnt_i_1__1_n_0\
    );
wr_cnt_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => \wr_cnt_i_1__1_n_0\,
      Q => wr_cnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_14 is
  port (
    status_ap_ready : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_ready_sync : in STD_LOGIC;
    status_ap_ready_clr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_14 : entity is "sync_ap_status";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_14 is
  signal \empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal \full_n_i_1__2_n_0\ : STD_LOGIC;
  signal rd_cnt : STD_LOGIC;
  signal \rd_cnt_i_1__2_n_0\ : STD_LOGIC;
  signal \^status_ap_ready\ : STD_LOGIC;
  signal wr_cnt : STD_LOGIC;
  signal \wr_cnt_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \full_n_i_1__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \rd_cnt_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \wr_cnt_i_1__2\ : label is "soft_lutpair106";
begin
  status_ap_ready <= \^status_ap_ready\;
\empty_n_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F66"
    )
        port map (
      I0 => wr_cnt,
      I1 => rd_cnt,
      I2 => status_ap_ready_clr,
      I3 => \^status_ap_ready\,
      O => \empty_n_i_1__2_n_0\
    );
empty_n_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => \empty_n_i_1__2_n_0\,
      Q => \^status_ap_ready\
    );
\full_n_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F99"
    )
        port map (
      I0 => wr_cnt,
      I1 => rd_cnt,
      I2 => ap_ready_sync,
      I3 => full_n,
      O => \full_n_i_1__2_n_0\
    );
full_n_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => \full_n_i_1__2_n_0\,
      Q => full_n
    );
\rd_cnt_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^status_ap_ready\,
      I1 => status_ap_ready_clr,
      I2 => rd_cnt,
      O => \rd_cnt_i_1__2_n_0\
    );
rd_cnt_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => \rd_cnt_i_1__2_n_0\,
      Q => rd_cnt
    );
\wr_cnt_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => full_n,
      I1 => ap_ready_sync,
      I2 => wr_cnt,
      O => \wr_cnt_i_1__2_n_0\
    );
wr_cnt_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => \wr_cnt_i_1__2_n_0\,
      Q => wr_cnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_15 is
  port (
    host_cmd_error : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_cmd_error_sync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_15 : entity is "sync_ap_status";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_15 is
  signal \empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal \full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \^host_cmd_error\ : STD_LOGIC;
  signal rd_cnt : STD_LOGIC;
  signal \rd_cnt_i_1__3_n_0\ : STD_LOGIC;
  signal wr_cnt : STD_LOGIC;
  signal \wr_cnt_i_1__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \full_n_i_1__3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rd_cnt_i_1__3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \wr_cnt_i_1__3\ : label is "soft_lutpair108";
begin
  host_cmd_error <= \^host_cmd_error\;
\empty_n_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => rd_cnt,
      I1 => wr_cnt,
      I2 => \^host_cmd_error\,
      O => \empty_n_i_1__3_n_0\
    );
empty_n_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => \empty_n_i_1__3_n_0\,
      Q => \^host_cmd_error\
    );
\full_n_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F99"
    )
        port map (
      I0 => wr_cnt,
      I1 => rd_cnt,
      I2 => ap_cmd_error_sync,
      I3 => full_n,
      O => \full_n_i_1__3_n_0\
    );
full_n_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => \full_n_i_1__3_n_0\,
      Q => full_n
    );
\rd_cnt_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^host_cmd_error\,
      I1 => rd_cnt,
      O => \rd_cnt_i_1__3_n_0\
    );
rd_cnt_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => \rd_cnt_i_1__3_n_0\,
      Q => rd_cnt
    );
\wr_cnt_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => full_n,
      I1 => ap_cmd_error_sync,
      I2 => wr_cnt,
      O => \wr_cnt_i_1__3_n_0\
    );
wr_cnt_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => \wr_cnt_i_1__3_n_0\,
      Q => wr_cnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_16 is
  port (
    status_ap_done : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_done_sync : in STD_LOGIC;
    status_ap_done_clr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_16 : entity is "sync_ap_status";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_16 is
  signal \empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal rd_cnt : STD_LOGIC;
  signal \rd_cnt_i_1__0_n_0\ : STD_LOGIC;
  signal \^status_ap_done\ : STD_LOGIC;
  signal wr_cnt : STD_LOGIC;
  signal \wr_cnt_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \full_n_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rd_cnt_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \wr_cnt_i_1__0\ : label is "soft_lutpair110";
begin
  status_ap_done <= \^status_ap_done\;
\empty_n_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F66"
    )
        port map (
      I0 => wr_cnt,
      I1 => rd_cnt,
      I2 => status_ap_done_clr,
      I3 => \^status_ap_done\,
      O => \empty_n_i_1__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => \empty_n_i_1__0_n_0\,
      Q => \^status_ap_done\
    );
\full_n_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F99"
    )
        port map (
      I0 => wr_cnt,
      I1 => rd_cnt,
      I2 => ap_done_sync,
      I3 => full_n,
      O => \full_n_i_1__0_n_0\
    );
full_n_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => \full_n_i_1__0_n_0\,
      Q => full_n
    );
\rd_cnt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^status_ap_done\,
      I1 => status_ap_done_clr,
      I2 => rd_cnt,
      O => \rd_cnt_i_1__0_n_0\
    );
rd_cnt_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => \rd_cnt_i_1__0_n_0\,
      Q => rd_cnt
    );
\wr_cnt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => full_n,
      I1 => ap_done_sync,
      I2 => wr_cnt,
      O => \wr_cnt_i_1__0_n_0\
    );
wr_cnt_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => \wr_cnt_i_1__0_n_0\,
      Q => wr_cnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_17 is
  port (
    status_ap_start : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_start_i_sync : in STD_LOGIC;
    status_ap_start_clr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_17 : entity is "sync_ap_status";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_17 is
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal rd_cnt : STD_LOGIC;
  signal rd_cnt_i_1_n_0 : STD_LOGIC;
  signal \^status_ap_start\ : STD_LOGIC;
  signal wr_cnt : STD_LOGIC;
  signal wr_cnt_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of full_n_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of rd_cnt_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of wr_cnt_i_1 : label is "soft_lutpair112";
begin
  status_ap_start <= \^status_ap_start\;
empty_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F66"
    )
        port map (
      I0 => wr_cnt,
      I1 => rd_cnt,
      I2 => status_ap_start_clr,
      I3 => \^status_ap_start\,
      O => empty_n_i_1_n_0
    );
empty_n_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => empty_n_i_1_n_0,
      Q => \^status_ap_start\
    );
full_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F99"
    )
        port map (
      I0 => wr_cnt,
      I1 => rd_cnt,
      I2 => ap_start_i_sync,
      I3 => full_n,
      O => full_n_i_1_n_0
    );
full_n_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => full_n_i_1_n_0,
      Q => full_n
    );
rd_cnt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^status_ap_start\,
      I1 => status_ap_start_clr,
      I2 => rd_cnt,
      O => rd_cnt_i_1_n_0
    );
rd_cnt_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => rd_cnt_i_1_n_0,
      Q => rd_cnt
    );
wr_cnt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => full_n,
      I1 => ap_start_i_sync,
      I2 => wr_cnt,
      O => wr_cnt_i_1_n_0
    );
wr_cnt_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => empty_n_reg_0,
      D => wr_cnt_i_1_n_0,
      Q => wr_cnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_converter is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_converter is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \addr_cnt[6]_i_4_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_cnt[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \addr_cnt[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \addr_cnt[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \addr_cnt[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \addr_cnt[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \addr_cnt[6]_i_4\ : label is "soft_lutpair29";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\addr_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\addr_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\addr_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\addr_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\addr_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\addr_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => plusOp(5)
    );
\addr_cnt[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \addr_cnt[6]_i_4_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(6),
      O => plusOp(6)
    );
\addr_cnt[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \addr_cnt[6]_i_4_n_0\
    );
\addr_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      R => SR(0)
    );
\addr_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => SR(0)
    );
\addr_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => SR(0)
    );
\addr_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => SR(0)
    );
\addr_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => E(0),
      D => plusOp(4),
      Q => \^q\(4),
      R => SR(0)
    );
\addr_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => E(0),
      D => plusOp(5),
      Q => \^q\(5),
      R => SR(0)
    );
\addr_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => E(0),
      D => plusOp(6),
      Q => \^q\(6),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_converter__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_converter__parameterized0\ : entity is "xd_s2m_converter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_converter__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_converter__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \addr_cnt[10]_i_4_n_0\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_cnt[1]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \addr_cnt[2]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \addr_cnt[3]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \addr_cnt[4]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \addr_cnt[6]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \addr_cnt[7]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \addr_cnt[8]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \addr_cnt[9]_i_1\ : label is "soft_lutpair35";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\addr_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\addr_cnt[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \addr_cnt[10]_i_4_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(9),
      I5 => \^q\(10),
      O => \plusOp__0\(10)
    );
\addr_cnt[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \addr_cnt[10]_i_4_n_0\
    );
\addr_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\addr_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\addr_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\addr_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\addr_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__0\(5)
    );
\addr_cnt[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_cnt[10]_i_4_n_0\,
      I1 => \^q\(6),
      O => \plusOp__0\(6)
    );
\addr_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \addr_cnt[10]_i_4_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__0\(7)
    );
\addr_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \addr_cnt[10]_i_4_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => \plusOp__0\(8)
    );
\addr_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \addr_cnt[10]_i_4_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(8),
      I4 => \^q\(9),
      O => \plusOp__0\(9)
    );
\addr_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\addr_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => E(0),
      D => \plusOp__0\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\addr_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\addr_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\addr_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\addr_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\addr_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\addr_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\addr_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\addr_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\addr_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => E(0),
      D => \plusOp__0\(9),
      Q => \^q\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axis_aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 8) => S_AXIS_TDATA(16 downto 9),
      DIADI(7 downto 0) => S_AXIS_TDATA(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1) => S_AXIS_TDATA(17),
      DIPADIP(0) => S_AXIS_TDATA(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 8) => D(16 downto 9),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => D(17),
      DOPBDOP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => E(0),
      WEA(2) => E(0),
      WEA(1) => E(0),
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axis_aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 8) => S_AXIS_TDATA(16 downto 9),
      DIADI(7 downto 0) => S_AXIS_TDATA(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1) => S_AXIS_TDATA(17),
      DIPADIP(0) => S_AXIS_TDATA(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 8) => D(16 downto 9),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => D(17),
      DOPBDOP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => E(0),
      WEA(2) => E(0),
      WEA(1) => E(0),
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axis_aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 8) => S_AXIS_TDATA(16 downto 9),
      DIADI(7 downto 0) => S_AXIS_TDATA(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1) => S_AXIS_TDATA(17),
      DIPADIP(0) => S_AXIS_TDATA(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 8) => D(16 downto 9),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => D(17),
      DOPBDOP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => E(0),
      WEA(2) => E(0),
      WEA(1) => E(0),
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_52\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_53\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_54\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_74\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal doutb : STD_LOGIC_VECTOR ( 64 to 64 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axis_aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 13) => B"0000000000000000000",
      DIADI(12 downto 8) => DIADI(10 downto 6),
      DIADI(7 downto 6) => B"00",
      DIADI(5 downto 0) => DIADI(5 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_52\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_53\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_54\,
      DOBDO(12) => doutb(64),
      DOBDO(11 downto 8) => D(9 downto 6),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61\,
      DOBDO(5 downto 0) => D(5 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_74\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => E(0),
      WEA(2) => E(0),
      WEA(1) => E(0),
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => m_axis_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 8) => Q(16 downto 9),
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1) => Q(17),
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 8) => D(16 downto 9),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => D(17),
      DOPBDOP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => E(0),
      WEA(2) => E(0),
      WEA(1) => E(0),
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => m_axis_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 8) => Q(16 downto 9),
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1) => Q(17),
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 8) => D(16 downto 9),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => D(17),
      DOPBDOP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => E(0),
      WEA(2) => E(0),
      WEA(1) => E(0),
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => m_axis_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 8) => Q(16 downto 9),
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1) => Q(17),
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 8) => D(16 downto 9),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => D(17),
      DOPBDOP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => E(0),
      WEA(2) => E(0),
      WEA(1) => E(0),
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tap_0_vld : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_52\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_53\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_74\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal tap_0_end : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => m_axis_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 14) => B"000000000000000000",
      DIADI(13) => tap_0_end,
      DIADI(12 downto 8) => DIADI(10 downto 6),
      DIADI(7 downto 6) => B"00",
      DIADI(5 downto 0) => DIADI(5 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_52\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_53\,
      DOBDO(13 downto 8) => D(11 downto 6),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61\,
      DOBDO(5 downto 0) => D(5 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_74\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => \out\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => E(0),
      WEA(2) => E(0),
      WEA(1) => E(0),
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F80"
    )
        port map (
      I0 => tap_0_vld,
      I1 => ap_done,
      I2 => state(0),
      I3 => state(1),
      O => tap_0_end
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare is
  port (
    \SAME_WIDTH_GEN.tap_0_vld_reg\ : out STD_LOGIC;
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[5].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => v1_reg(0),
      S(0) => \gmux.gm[5].gms.ms_0\(4)
    );
\ram_full_i_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => comp1,
      I1 => E(0),
      I2 => comp2,
      O => \SAME_WIDTH_GEN.tap_0_vld_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_23 is
  port (
    comp2 : out STD_LOGIC;
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_23 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_23 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[5].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp2,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => v1_reg_0(0),
      S(0) => \gmux.gm[5].gms.ms_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_25 is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_25 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_25 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp0,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_26 is
  port (
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    comp0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_26 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_26 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => ram_empty_fb_i_reg(2 downto 0),
      S(0) => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => ram_empty_fb_i_reg(4 downto 3)
    );
\ram_empty_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00B0"
    )
        port map (
      I0 => ram_empty_fb_i_reg_0,
      I1 => ram_empty_fb_i_reg_1(0),
      I2 => comp1,
      I3 => \out\,
      I4 => comp0,
      O => \gpregsm1.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_39 is
  port (
    s_axis_2_tvalid_0 : out STD_LOGIC;
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_2_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    comp2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_39 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_39 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[5].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => v1_reg(0),
      S(0) => \gmux.gm[5].gms.ms_0\(4)
    );
ram_full_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => comp1,
      I1 => s_axis_2_tvalid,
      I2 => \out\,
      I3 => comp2,
      O => s_axis_2_tvalid_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_40 is
  port (
    comp2 : out STD_LOGIC;
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_40 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_40 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[5].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp2,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => v1_reg_0(0),
      S(0) => \gmux.gm[5].gms.ms_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_44 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ap_fifo_iarg_2_read : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_44 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_44 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp0,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => ram_empty_fb_i_reg_0(0),
      S(0) => v1_reg(4)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBAAAAAAAA"
    )
        port map (
      I0 => comp0,
      I1 => \out\,
      I2 => ap_fifo_iarg_2_read,
      I3 => ram_empty_fb_i_reg_1(1),
      I4 => ram_empty_fb_i_reg_1(0),
      I5 => comp1,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_45 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_45 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_45 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => ram_empty_fb_i_reg(0),
      S(0) => v1_reg_0(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem is
  port (
    \gpr1.dout_i_reg[19]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    host_cmd_data : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \gpr1.dout_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[0]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem is
  signal RAM_reg_0_31_0_5_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_0_5_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_0_5_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_0_5_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_12_17_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_12_17_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_12_17_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_12_17_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_18_23_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_18_23_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_18_23_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_18_23_n_5 : STD_LOGIC;
  signal dout_i0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_31_0_5 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_31_0_5 : label is "XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_12_17 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_12_17 : label is 1024;
  attribute RTL_RAM_NAME of RAM_reg_0_31_12_17 : label is "XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_12_17 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_12_17 : label is 31;
  attribute ram_offset of RAM_reg_0_31_12_17 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_12_17 : label is 12;
  attribute ram_slice_end of RAM_reg_0_31_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_18_23 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_18_23 : label is 1024;
  attribute RTL_RAM_NAME of RAM_reg_0_31_18_23 : label is "XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_18_23 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_18_23 : label is 31;
  attribute ram_offset of RAM_reg_0_31_18_23 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_18_23 : label is 18;
  attribute ram_slice_end of RAM_reg_0_31_18_23 : label is 23;
begin
RAM_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => host_cmd_data(1 downto 0),
      DIB(1 downto 0) => host_cmd_data(3 downto 2),
      DIC(1 downto 0) => host_cmd_data(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(1 downto 0),
      DOB(1) => RAM_reg_0_31_0_5_n_2,
      DOB(0) => RAM_reg_0_31_0_5_n_3,
      DOC(1) => RAM_reg_0_31_0_5_n_4,
      DOC(0) => RAM_reg_0_31_0_5_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_axi_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => host_cmd_data(7 downto 6),
      DIB(1 downto 0) => host_cmd_data(9 downto 8),
      DIC(1 downto 0) => host_cmd_data(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_12_17_n_0,
      DOA(0) => RAM_reg_0_31_12_17_n_1,
      DOB(1) => RAM_reg_0_31_12_17_n_2,
      DOB(0) => RAM_reg_0_31_12_17_n_3,
      DOC(1 downto 0) => dout_i0(17 downto 16),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_axi_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => host_cmd_data(13 downto 12),
      DIB(1 downto 0) => host_cmd_data(15 downto 14),
      DIC(1 downto 0) => host_cmd_data(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(19 downto 18),
      DOB(1) => RAM_reg_0_31_18_23_n_2,
      DOB(0) => RAM_reg_0_31_18_23_n_3,
      DOC(1) => RAM_reg_0_31_18_23_n_4,
      DOC(0) => RAM_reg_0_31_18_23_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_axi_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      CLR => \gpr1.dout_i_reg[0]_1\,
      D => dout_i0(0),
      Q => \gpr1.dout_i_reg[19]_0\(0)
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      CLR => \gpr1.dout_i_reg[0]_1\,
      D => dout_i0(16),
      Q => \gpr1.dout_i_reg[19]_0\(2)
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      CLR => \gpr1.dout_i_reg[0]_1\,
      D => dout_i0(17),
      Q => \gpr1.dout_i_reg[19]_0\(3)
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      CLR => \gpr1.dout_i_reg[0]_1\,
      D => dout_i0(18),
      Q => \gpr1.dout_i_reg[19]_0\(4)
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      CLR => \gpr1.dout_i_reg[0]_1\,
      D => dout_i0(19),
      Q => \gpr1.dout_i_reg[19]_0\(5)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      CLR => \gpr1.dout_i_reg[0]_1\,
      D => dout_i0(1),
      Q => \gpr1.dout_i_reg[19]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff is
  signal Q_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  D(10 downto 0) <= Q_reg(10 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(9),
      Q => Q_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC;
    \Q_reg_reg[10]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_27 : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_27 is
  signal Q_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  D(10 downto 0) <= Q_reg(10 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_0\,
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_0\,
      D => Q(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_0\,
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_0\,
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_0\,
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_0\,
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_0\,
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_0\,
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_0\,
      D => Q(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_0\,
      D => Q(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_0\,
      D => Q(9),
      Q => Q_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Q_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_28 : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_28 is
  signal Q_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  D(10 downto 0) <= Q_reg(10 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(9),
      Q => Q_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_29 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Q_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_29 : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_29 is
  signal Q_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  D(10 downto 0) <= Q_reg(10 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \Q_reg_reg[10]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \Q_reg_reg[10]_0\(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \Q_reg_reg[10]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \Q_reg_reg[10]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \Q_reg_reg[10]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \Q_reg_reg[10]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \Q_reg_reg[10]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \Q_reg_reg[10]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \Q_reg_reg[10]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \Q_reg_reg[10]_0\(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \Q_reg_reg[10]_0\(9),
      Q => Q_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Q_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_30 : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_30 is
  signal Q_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  D(10 downto 0) <= Q_reg(10 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(9),
      Q => Q_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_31 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Q_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC;
    \Q_reg_reg[10]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_31 : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_31 is
  signal Q_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  D(10 downto 0) <= Q_reg(10 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_1\,
      D => \Q_reg_reg[10]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_1\,
      D => \Q_reg_reg[10]_0\(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_1\,
      D => \Q_reg_reg[10]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_1\,
      D => \Q_reg_reg[10]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_1\,
      D => \Q_reg_reg[10]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_1\,
      D => \Q_reg_reg[10]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_1\,
      D => \Q_reg_reg[10]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_1\,
      D => \Q_reg_reg[10]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_1\,
      D => \Q_reg_reg[10]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_1\,
      D => \Q_reg_reg[10]_0\(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[10]_1\,
      D => \Q_reg_reg[10]_0\(9),
      Q => Q_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_32 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_32 : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_32 is
  signal Q_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \^q_reg_reg[10]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gnxpm_cdc.wr_pntr_bin[3]_i_2__0_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  \Q_reg_reg[10]_0\(9 downto 0) <= \^q_reg_reg[10]_0\(9 downto 0);
  \out\(0) <= Q_reg(10);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(9),
      Q => Q_reg(9)
    );
\gnxpm_cdc.wr_pntr_bin[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Q_reg(0),
      I2 => Q_reg(2),
      I3 => \^q_reg_reg[10]_0\(4),
      I4 => Q_reg(3),
      O => \^q_reg_reg[10]_0\(0)
    );
\gnxpm_cdc.wr_pntr_bin[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => \^q_reg_reg[10]_0\(4),
      I2 => Q_reg(3),
      I3 => Q_reg(1),
      O => \^q_reg_reg[10]_0\(1)
    );
\gnxpm_cdc.wr_pntr_bin[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(3),
      I1 => \^q_reg_reg[10]_0\(4),
      I2 => Q_reg(2),
      O => \^q_reg_reg[10]_0\(2)
    );
\gnxpm_cdc.wr_pntr_bin[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(6),
      I2 => \gnxpm_cdc.wr_pntr_bin[3]_i_2__0_n_0\,
      I3 => \^q_reg_reg[10]_0\(9),
      I4 => Q_reg(4),
      I5 => Q_reg(3),
      O => \^q_reg_reg[10]_0\(3)
    );
\gnxpm_cdc.wr_pntr_bin[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(8),
      I1 => Q_reg(7),
      O => \gnxpm_cdc.wr_pntr_bin[3]_i_2__0_n_0\
    );
\gnxpm_cdc.wr_pntr_bin[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(4),
      I1 => \^q_reg_reg[10]_0\(9),
      I2 => Q_reg(8),
      I3 => Q_reg(7),
      I4 => Q_reg(6),
      I5 => Q_reg(5),
      O => \^q_reg_reg[10]_0\(4)
    );
\gnxpm_cdc.wr_pntr_bin[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(9),
      I1 => Q_reg(10),
      I2 => Q_reg(6),
      I3 => Q_reg(5),
      I4 => Q_reg(8),
      I5 => Q_reg(7),
      O => \^q_reg_reg[10]_0\(5)
    );
\gnxpm_cdc.wr_pntr_bin[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(7),
      I2 => Q_reg(6),
      I3 => Q_reg(9),
      I4 => Q_reg(8),
      O => \^q_reg_reg[10]_0\(6)
    );
\gnxpm_cdc.wr_pntr_bin[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(9),
      I1 => Q_reg(10),
      I2 => Q_reg(7),
      I3 => Q_reg(8),
      O => \^q_reg_reg[10]_0\(7)
    );
\gnxpm_cdc.wr_pntr_bin[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(8),
      I2 => Q_reg(9),
      O => \^q_reg_reg[10]_0\(8)
    );
\gnxpm_cdc.wr_pntr_bin[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(9),
      O => \^q_reg_reg[10]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_33 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_33 : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_33 is
  signal Q_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \^q_reg_reg[10]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gnxpm_cdc.rd_pntr_bin[3]_i_2__0_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  \Q_reg_reg[10]_0\(9 downto 0) <= \^q_reg_reg[10]_0\(9 downto 0);
  \out\(0) <= Q_reg(10);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(9),
      Q => Q_reg(9)
    );
\gnxpm_cdc.rd_pntr_bin[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Q_reg(0),
      I2 => Q_reg(2),
      I3 => \^q_reg_reg[10]_0\(4),
      I4 => Q_reg(3),
      O => \^q_reg_reg[10]_0\(0)
    );
\gnxpm_cdc.rd_pntr_bin[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => \^q_reg_reg[10]_0\(4),
      I2 => Q_reg(3),
      I3 => Q_reg(1),
      O => \^q_reg_reg[10]_0\(1)
    );
\gnxpm_cdc.rd_pntr_bin[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(3),
      I1 => \^q_reg_reg[10]_0\(4),
      I2 => Q_reg(2),
      O => \^q_reg_reg[10]_0\(2)
    );
\gnxpm_cdc.rd_pntr_bin[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(6),
      I2 => \gnxpm_cdc.rd_pntr_bin[3]_i_2__0_n_0\,
      I3 => \^q_reg_reg[10]_0\(9),
      I4 => Q_reg(4),
      I5 => Q_reg(3),
      O => \^q_reg_reg[10]_0\(3)
    );
\gnxpm_cdc.rd_pntr_bin[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(8),
      I1 => Q_reg(7),
      O => \gnxpm_cdc.rd_pntr_bin[3]_i_2__0_n_0\
    );
\gnxpm_cdc.rd_pntr_bin[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(4),
      I1 => \^q_reg_reg[10]_0\(9),
      I2 => Q_reg(8),
      I3 => Q_reg(7),
      I4 => Q_reg(6),
      I5 => Q_reg(5),
      O => \^q_reg_reg[10]_0\(4)
    );
\gnxpm_cdc.rd_pntr_bin[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(9),
      I1 => Q_reg(10),
      I2 => Q_reg(6),
      I3 => Q_reg(5),
      I4 => Q_reg(8),
      I5 => Q_reg(7),
      O => \^q_reg_reg[10]_0\(5)
    );
\gnxpm_cdc.rd_pntr_bin[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(7),
      I2 => Q_reg(6),
      I3 => Q_reg(9),
      I4 => Q_reg(8),
      O => \^q_reg_reg[10]_0\(6)
    );
\gnxpm_cdc.rd_pntr_bin[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(9),
      I1 => Q_reg(10),
      I2 => Q_reg(7),
      I3 => Q_reg(8),
      O => \^q_reg_reg[10]_0\(7)
    );
\gnxpm_cdc.rd_pntr_bin[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(8),
      I2 => Q_reg(9),
      O => \^q_reg_reg[10]_0\(8)
    );
\gnxpm_cdc.rd_pntr_bin[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(9),
      O => \^q_reg_reg[10]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_46 : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_46 is
  signal Q_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  D(10 downto 0) <= Q_reg(10 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(9),
      Q => Q_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_47 : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_47 is
  signal Q_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  D(10 downto 0) <= Q_reg(10 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => Q_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Q_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_48 : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_48 is
  signal Q_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  D(10 downto 0) <= Q_reg(10 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(9),
      Q => Q_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Q_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_49 : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_49 is
  signal Q_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  D(10 downto 0) <= Q_reg(10 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(9),
      Q => Q_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_50 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Q_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_50 : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_50 is
  signal Q_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  D(10 downto 0) <= Q_reg(10 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[10]_0\(9),
      Q => Q_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_51 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Q_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_51 : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_51 is
  signal Q_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  D(10 downto 0) <= Q_reg(10 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[10]_0\(9),
      Q => Q_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_52 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_52 : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_52 is
  signal Q_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \^q_reg_reg[10]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  \Q_reg_reg[10]_0\(9 downto 0) <= \^q_reg_reg[10]_0\(9 downto 0);
  \out\(0) <= Q_reg(10);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(9),
      Q => Q_reg(9)
    );
\gnxpm_cdc.wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Q_reg(0),
      I2 => Q_reg(2),
      I3 => \^q_reg_reg[10]_0\(4),
      I4 => Q_reg(3),
      O => \^q_reg_reg[10]_0\(0)
    );
\gnxpm_cdc.wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => \^q_reg_reg[10]_0\(4),
      I2 => Q_reg(3),
      I3 => Q_reg(1),
      O => \^q_reg_reg[10]_0\(1)
    );
\gnxpm_cdc.wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(3),
      I1 => \^q_reg_reg[10]_0\(4),
      I2 => Q_reg(2),
      O => \^q_reg_reg[10]_0\(2)
    );
\gnxpm_cdc.wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(6),
      I2 => \gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0\,
      I3 => \^q_reg_reg[10]_0\(9),
      I4 => Q_reg(4),
      I5 => Q_reg(3),
      O => \^q_reg_reg[10]_0\(3)
    );
\gnxpm_cdc.wr_pntr_bin[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(8),
      I1 => Q_reg(7),
      O => \gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0\
    );
\gnxpm_cdc.wr_pntr_bin[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(4),
      I1 => \^q_reg_reg[10]_0\(9),
      I2 => Q_reg(8),
      I3 => Q_reg(7),
      I4 => Q_reg(6),
      I5 => Q_reg(5),
      O => \^q_reg_reg[10]_0\(4)
    );
\gnxpm_cdc.wr_pntr_bin[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(9),
      I1 => Q_reg(10),
      I2 => Q_reg(6),
      I3 => Q_reg(5),
      I4 => Q_reg(8),
      I5 => Q_reg(7),
      O => \^q_reg_reg[10]_0\(5)
    );
\gnxpm_cdc.wr_pntr_bin[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(7),
      I2 => Q_reg(6),
      I3 => Q_reg(9),
      I4 => Q_reg(8),
      O => \^q_reg_reg[10]_0\(6)
    );
\gnxpm_cdc.wr_pntr_bin[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(9),
      I1 => Q_reg(10),
      I2 => Q_reg(7),
      I3 => Q_reg(8),
      O => \^q_reg_reg[10]_0\(7)
    );
\gnxpm_cdc.wr_pntr_bin[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(8),
      I2 => Q_reg(9),
      O => \^q_reg_reg[10]_0\(8)
    );
\gnxpm_cdc.wr_pntr_bin[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(9),
      O => \^q_reg_reg[10]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_53 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_53 : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_53 is
  signal Q_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \^q_reg_reg[10]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  \Q_reg_reg[10]_0\(9 downto 0) <= \^q_reg_reg[10]_0\(9 downto 0);
  \out\(0) <= Q_reg(10);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(9),
      Q => Q_reg(9)
    );
\gnxpm_cdc.rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Q_reg(0),
      I2 => Q_reg(2),
      I3 => \^q_reg_reg[10]_0\(4),
      I4 => Q_reg(3),
      O => \^q_reg_reg[10]_0\(0)
    );
\gnxpm_cdc.rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => \^q_reg_reg[10]_0\(4),
      I2 => Q_reg(3),
      I3 => Q_reg(1),
      O => \^q_reg_reg[10]_0\(1)
    );
\gnxpm_cdc.rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(3),
      I1 => \^q_reg_reg[10]_0\(4),
      I2 => Q_reg(2),
      O => \^q_reg_reg[10]_0\(2)
    );
\gnxpm_cdc.rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(6),
      I2 => \gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0\,
      I3 => \^q_reg_reg[10]_0\(9),
      I4 => Q_reg(4),
      I5 => Q_reg(3),
      O => \^q_reg_reg[10]_0\(3)
    );
\gnxpm_cdc.rd_pntr_bin[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(8),
      I1 => Q_reg(7),
      O => \gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0\
    );
\gnxpm_cdc.rd_pntr_bin[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(4),
      I1 => \^q_reg_reg[10]_0\(9),
      I2 => Q_reg(8),
      I3 => Q_reg(7),
      I4 => Q_reg(6),
      I5 => Q_reg(5),
      O => \^q_reg_reg[10]_0\(4)
    );
\gnxpm_cdc.rd_pntr_bin[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(9),
      I1 => Q_reg(10),
      I2 => Q_reg(6),
      I3 => Q_reg(5),
      I4 => Q_reg(8),
      I5 => Q_reg(7),
      O => \^q_reg_reg[10]_0\(5)
    );
\gnxpm_cdc.rd_pntr_bin[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(7),
      I2 => Q_reg(6),
      I3 => Q_reg(9),
      I4 => Q_reg(8),
      O => \^q_reg_reg[10]_0\(6)
    );
\gnxpm_cdc.rd_pntr_bin[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(9),
      I1 => Q_reg(10),
      I2 => Q_reg(7),
      I3 => Q_reg(8),
      O => \^q_reg_reg[10]_0\(7)
    );
\gnxpm_cdc.rd_pntr_bin[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(8),
      I2 => Q_reg(9),
      O => \^q_reg_reg[10]_0\(8)
    );
\gnxpm_cdc.rd_pntr_bin[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(9),
      O => \^q_reg_reg[10]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0\ : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => Q(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_18\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_18\ : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_18\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_19\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_19\ : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_19\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  \out\(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \Q_reg_reg[4]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \Q_reg_reg[4]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \Q_reg_reg[4]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \Q_reg_reg[4]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => \Q_reg_reg[4]_0\(4),
      Q => Q_reg(4)
    );
\gnxpm_cdc.wr_pntr_bin[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(2),
      I2 => Q_reg(3),
      O => D(0)
    );
\gnxpm_cdc.wr_pntr_bin[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(3),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_20\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_20\ : entity is "fifo_generator_v13_1_4_synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_20\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  \out\(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(4),
      Q => Q_reg(4)
    );
\gnxpm_cdc.rd_pntr_bin[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(2),
      I2 => Q_reg(3),
      O => D(0)
    );
\gnxpm_cdc.rd_pntr_bin[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(3),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  port (
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_d1_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[10]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gc0.count[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \gc0.count[6]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__5\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gc0.count[9]_i_1__0\ : label is "soft_lutpair79";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__5\(0)
    );
\gc0.count[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(4),
      I2 => \gc0.count[10]_i_2__0_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(6),
      I5 => \^q\(8),
      O => \plusOp__5\(10)
    );
\gc0.count[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \gc0.count[10]_i_2__0_n_0\
    );
\gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__5\(1)
    );
\gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => \plusOp__5\(2)
    );
\gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => \^q\(1),
      O => \plusOp__5\(3)
    );
\gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \plusOp__5\(4)
    );
\gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \plusOp__5\(5)
    );
\gc0.count[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \gc0.count[6]_i_2_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \plusOp__5\(6)
    );
\gc0.count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      O => \gc0.count[6]_i_2_n_0\
    );
\gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \gc0.count[10]_i_2__0_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \plusOp__5\(7)
    );
\gc0.count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count[10]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(6),
      O => \plusOp__5\(8)
    );
\gc0.count[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \gc0.count[10]_i_2__0_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(7),
      O => \plusOp__5\(9)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => rd_pntr_plus1(0),
      Q => \gc0.count_d1_reg[10]_0\(0)
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \^q\(8),
      Q => \gc0.count_d1_reg[10]_0\(10)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => rd_pntr_plus1(1),
      Q => \gc0.count_d1_reg[10]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \^q\(0),
      Q => \gc0.count_d1_reg[10]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \^q\(1),
      Q => \gc0.count_d1_reg[10]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \^q\(2),
      Q => \gc0.count_d1_reg[10]_0\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \^q\(3),
      Q => \gc0.count_d1_reg[10]_0\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \^q\(4),
      Q => \gc0.count_d1_reg[10]_0\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \^q\(5),
      Q => \gc0.count_d1_reg[10]_0\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \^q\(6),
      Q => \gc0.count_d1_reg[10]_0\(8)
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \^q\(7),
      Q => \gc0.count_d1_reg[10]_0\(9)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => \plusOp__5\(0),
      PRE => \gc0.count_d1_reg[10]_1\,
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \plusOp__5\(10),
      Q => \^q\(8)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \plusOp__5\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \plusOp__5\(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \plusOp__5\(3),
      Q => \^q\(1)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \plusOp__5\(4),
      Q => \^q\(2)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \plusOp__5\(5),
      Q => \^q\(3)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \plusOp__5\(6),
      Q => \^q\(4)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \plusOp__5\(7),
      Q => \^q\(5)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \plusOp__5\(8),
      Q => \^q\(6)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[10]_1\,
      D => \plusOp__5\(9),
      Q => \^q\(7)
    );
\gmux.gm[0].gm1.m1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => WR_PNTR_RD(1),
      I3 => WR_PNTR_RD(0),
      O => v1_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_43 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_43 : entity is "rd_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_43 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gc0.count[10]_i_2_n_0\ : STD_LOGIC;
  signal \^gc0.count_d1_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \gc0.count[9]_i_1\ : label is "soft_lutpair61";
begin
  Q(0) <= \^q\(0);
  \gc0.count_d1_reg[10]_0\(10 downto 0) <= \^gc0.count_d1_reg[10]_0\(10 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__2\(0)
    );
\gc0.count[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => rd_pntr_plus1(6),
      I2 => \gc0.count[10]_i_2_n_0\,
      I3 => rd_pntr_plus1(7),
      I4 => rd_pntr_plus1(9),
      I5 => \^q\(0),
      O => \plusOp__2\(10)
    );
\gc0.count[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(2),
      I5 => rd_pntr_plus1(4),
      O => \gc0.count[10]_i_2_n_0\
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__2\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => \plusOp__2\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => \plusOp__2\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => \plusOp__2\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => \plusOp__2\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[10]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      O => \plusOp__2\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[10]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => \plusOp__2\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gc0.count[10]_i_2_n_0\,
      I2 => rd_pntr_plus1(7),
      I3 => rd_pntr_plus1(8),
      O => \plusOp__2\(8)
    );
\gc0.count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(7),
      I1 => \gc0.count[10]_i_2_n_0\,
      I2 => rd_pntr_plus1(6),
      I3 => rd_pntr_plus1(8),
      I4 => rd_pntr_plus1(9),
      O => \plusOp__2\(9)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => rd_pntr_plus1(0),
      Q => \^gc0.count_d1_reg[10]_0\(0)
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[10]_0\(10)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => rd_pntr_plus1(1),
      Q => \^gc0.count_d1_reg[10]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => rd_pntr_plus1(2),
      Q => \^gc0.count_d1_reg[10]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => rd_pntr_plus1(3),
      Q => \^gc0.count_d1_reg[10]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => rd_pntr_plus1(4),
      Q => \^gc0.count_d1_reg[10]_0\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => rd_pntr_plus1(5),
      Q => \^gc0.count_d1_reg[10]_0\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => rd_pntr_plus1(6),
      Q => \^gc0.count_d1_reg[10]_0\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => rd_pntr_plus1(7),
      Q => \^gc0.count_d1_reg[10]_0\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => rd_pntr_plus1(8),
      Q => \^gc0.count_d1_reg[10]_0\(8)
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => rd_pntr_plus1(9),
      Q => \^gc0.count_d1_reg[10]_0\(9)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(0),
      PRE => \out\,
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => \plusOp__2\(10),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => \plusOp__2\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => \plusOp__2\(2),
      Q => rd_pntr_plus1(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => \plusOp__2\(3),
      Q => rd_pntr_plus1(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => \plusOp__2\(4),
      Q => rd_pntr_plus1(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => \plusOp__2\(5),
      Q => rd_pntr_plus1(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => \plusOp__2\(6),
      Q => rd_pntr_plus1(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => \plusOp__2\(7),
      Q => rd_pntr_plus1(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => \plusOp__2\(8),
      Q => rd_pntr_plus1(8)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => \plusOp__2\(9),
      Q => rd_pntr_plus1(9)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[10]_0\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[10]_0\(1),
      I3 => WR_PNTR_RD(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => v1_reg_0(0)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[10]_0\(2),
      I1 => WR_PNTR_RD(2),
      I2 => \^gc0.count_d1_reg[10]_0\(3),
      I3 => WR_PNTR_RD(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => WR_PNTR_RD(2),
      I2 => rd_pntr_plus1(3),
      I3 => WR_PNTR_RD(3),
      O => v1_reg_0(1)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[10]_0\(4),
      I1 => WR_PNTR_RD(4),
      I2 => \^gc0.count_d1_reg[10]_0\(5),
      I3 => WR_PNTR_RD(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => WR_PNTR_RD(4),
      I2 => rd_pntr_plus1(5),
      I3 => WR_PNTR_RD(5),
      O => v1_reg_0(2)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[10]_0\(6),
      I1 => WR_PNTR_RD(6),
      I2 => \^gc0.count_d1_reg[10]_0\(7),
      I3 => WR_PNTR_RD(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => WR_PNTR_RD(6),
      I2 => rd_pntr_plus1(7),
      I3 => WR_PNTR_RD(7),
      O => v1_reg_0(3)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[10]_0\(8),
      I1 => WR_PNTR_RD(8),
      I2 => \^gc0.count_d1_reg[10]_0\(9),
      I3 => WR_PNTR_RD(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => WR_PNTR_RD(8),
      I2 => rd_pntr_plus1(9),
      I3 => WR_PNTR_RD(9),
      O => v1_reg_0(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gc0.count_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^gc0.count_d1_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[3]_i_1\ : label is "soft_lutpair98";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \gc0.count_d1_reg[4]_0\(4 downto 0) <= \^gc0.count_d1_reg[4]_0\(4 downto 0);
\gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__4\(0)
    );
\gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__4\(1)
    );
\gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__4\(2)
    );
\gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__4\(3)
    );
\gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__4\(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gc0.count_reg[1]_0\,
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gc0.count_reg[1]_0\,
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gc0.count_reg[1]_0\,
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gc0.count_reg[1]_0\,
      D => \^q\(3),
      Q => \^gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gc0.count_reg[1]_0\,
      D => \^q\(4),
      Q => \^gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(0),
      PRE => \gc0.count_reg[1]_0\,
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gc0.count_reg[1]_0\,
      D => \plusOp__4\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gc0.count_reg[1]_0\,
      D => \plusOp__4\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gc0.count_reg[1]_0\,
      D => \plusOp__4\(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gc0.count_reg[1]_0\,
      D => \plusOp__4\(4),
      Q => \^q\(4)
    );
\gnxpm_cdc.rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[4]_0\(1),
      I1 => \^gc0.count_d1_reg[4]_0\(0),
      O => D(0)
    );
\gnxpm_cdc.rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[4]_0\(2),
      I1 => \^gc0.count_d1_reg[4]_0\(1),
      O => D(1)
    );
\gnxpm_cdc.rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[4]_0\(3),
      I1 => \^gc0.count_d1_reg[4]_0\(2),
      O => D(2)
    );
\gnxpm_cdc.rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[4]_0\(4),
      I1 => \^gc0.count_d1_reg[4]_0\(3),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start_i : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_1\ : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\ : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[19]\ : in STD_LOGIC;
    \global_start__2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gc0.count_d1[4]_i_2_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \out\ <= empty_fwft_i;
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300FFFF080C0000"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \FSM_sequential_state_reg[1]\,
      I4 => \FSM_sequential_state_reg[1]_0\,
      I5 => \state__0\(1),
      O => empty_fwft_i_reg_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9AAAAAAA"
    )
        port map (
      I0 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\,
      I1 => empty_fwft_i,
      I2 => \FSM_sequential_state_reg[1]\,
      I3 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\,
      I4 => \state__0\(0),
      I5 => \goreg_dm.dout_i_reg[19]\,
      O => prmry_in_xored
    );
\aempty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => \gc0.count_d1[4]_i_2_n_0\,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gpregsm1.curr_fwft_state_reg[1]_1\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
ap_start_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000101000000000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => empty_fwft_i,
      I4 => \FSM_sequential_state_reg[1]\,
      I5 => \global_start__2\,
      O => ap_start_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => \gc0.count_d1[4]_i_2_n_0\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => \gc0.count_d1[4]_i_2_n_0\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]_1\,
      I1 => \gc0.count_d1[4]_i_2_n_0\,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg_0(0)
    );
\gc0.count_d1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000051"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state_reg[1]\,
      I3 => \state__0\(1),
      I4 => \state__0\(2),
      O => \gc0.count_d1[4]_i_2_n_0\
    );
\goreg_dm.dout_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222A2A222A"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => empty_fwft_i,
      I3 => \state__0\(0),
      I4 => \FSM_sequential_state_reg[1]\,
      I5 => \goreg_dm.dout_i_reg[19]\,
      O => \gpregsm1.curr_fwft_state_reg[1]_0\(0)
    );
\gpr1.dout_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]_1\,
      I1 => \gc0.count_d1[4]_i_2_n_0\,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => \gc0.count_d1[4]_i_2_n_0\,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => \gc0.count_d1[4]_i_2_n_0\,
      I2 => curr_fwft_state(0),
      I3 => \gpregsm1.curr_fwft_state_reg[1]_1\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
\ram_empty_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4555FFFF0000"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]_1\,
      I1 => \gc0.count_d1[4]_i_2_n_0\,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => comp0,
      I5 => comp1,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_24 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg_0 : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : out STD_LOGIC;
    empty_fwft_i_reg_1 : out STD_LOGIC;
    m_axis_0_tready_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_0_tready_1 : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_1\ : in STD_LOGIC;
    aempty_fwft_i_reg_0 : in STD_LOGIC;
    \SAME_WIDTH_GEN.apply_sw_length_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axis_state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SAME_WIDTH_GEN.apply_sw_length_reg_0\ : in STD_LOGIC;
    m_axis_0_tready : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_data_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_24 : entity is "rd_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_24 is
  signal \^fsm_sequential_same_width_gen.axis_state_reg[0]\ : STD_LOGIC;
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal \dout_rdy__1\ : STD_LOGIC;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^m_axis_0_tready_1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\ <= \^fsm_sequential_same_width_gen.axis_state_reg[0]\;
  empty_fwft_i_reg_0 <= empty_fwft_i;
  m_axis_0_tready_1 <= \^m_axis_0_tready_1\;
  \out\(0) <= curr_fwft_state(1);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF0D"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => \^fsm_sequential_same_width_gen.axis_state_reg[0]\,
      I2 => aempty_fwft_i_reg_0,
      I3 => \gpregsm1.curr_fwft_state_reg[1]_1\,
      O => tmp_ram_rd_en
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2022FFFFFFFF"
    )
        port map (
      I0 => \axis_state__0\(0),
      I1 => empty_fwft_i,
      I2 => m_axis_0_tready,
      I3 => \SAME_WIDTH_GEN.axis_data_reg[0]\,
      I4 => \axis_state__0\(1),
      I5 => curr_fwft_state(0),
      O => \^fsm_sequential_same_width_gen.axis_state_reg[0]\
    );
\FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2622262200002622"
    )
        port map (
      I0 => \axis_state__0\(1),
      I1 => \axis_state__0\(0),
      I2 => empty_fwft_i,
      I3 => \SAME_WIDTH_GEN.apply_sw_length_reg_0\,
      I4 => \SAME_WIDTH_GEN.axis_data_reg[0]\,
      I5 => m_axis_0_tready,
      O => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\
    );
\SAME_WIDTH_GEN.apply_sw_length_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.apply_sw_length_reg\(0),
      I1 => empty_fwft_i,
      I2 => Q(0),
      I3 => \axis_state__0\(0),
      I4 => \axis_state__0\(1),
      I5 => \SAME_WIDTH_GEN.apply_sw_length_reg_0\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\
    );
\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BB0BFF"
    )
        port map (
      I0 => m_axis_0_tready,
      I1 => \SAME_WIDTH_GEN.axis_data_reg[0]\,
      I2 => empty_fwft_i,
      I3 => \axis_state__0\(0),
      I4 => \axis_state__0\(1),
      O => m_axis_0_tready_0
    );
\SAME_WIDTH_GEN.axis_data[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_0_tready,
      I1 => \SAME_WIDTH_GEN.axis_data_reg[0]\,
      O => \^m_axis_0_tready_1\
    );
\SAME_WIDTH_GEN.axis_vld_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"34FF3434"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => \axis_state__0\(0),
      I2 => \axis_state__0\(1),
      I3 => m_axis_0_tready,
      I4 => \SAME_WIDTH_GEN.axis_data_reg[0]\,
      O => empty_fwft_i_reg_1
    );
\aempty_fwft_fb_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8E0A0F0"
    )
        port map (
      I0 => aempty_fwft_i_reg_0,
      I1 => \dout_rdy__1\,
      I2 => aempty_fwft_fb_i,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFB0000"
    )
        port map (
      I0 => \axis_state__0\(1),
      I1 => \SAME_WIDTH_GEN.axis_data_reg[0]\,
      I2 => m_axis_0_tready,
      I3 => empty_fwft_i,
      I4 => \axis_state__0\(0),
      O => \dout_rdy__1\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.curr_fwft_state_reg[1]_1\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.curr_fwft_state_reg[1]_1\,
      Q => aempty_fwft_i
    );
\empty_fwft_fb_i_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EC"
    )
        port map (
      I0 => \dout_rdy__1\,
      I1 => empty_fwft_fb_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.curr_fwft_state_reg[1]_1\,
      Q => empty_fwft_fb_i
    );
\empty_fwft_fb_o_i_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EC"
    )
        port map (
      I0 => \dout_rdy__1\,
      I1 => empty_fwft_fb_o_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.curr_fwft_state_reg[1]_1\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.curr_fwft_state_reg[1]_1\,
      Q => empty_fwft_i
    );
\gc0.count_d1[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => \^fsm_sequential_same_width_gen.axis_state_reg[0]\,
      I2 => aempty_fwft_i_reg_0,
      O => \gpregsm1.curr_fwft_state_reg[1]_0\(0)
    );
\goreg_bm.dout_i[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFD555500000000"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => \axis_state__0\(1),
      I2 => \^m_axis_0_tready_1\,
      I3 => empty_fwft_i,
      I4 => \axis_state__0\(0),
      I5 => curr_fwft_state(1),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAAAEEEEEEEEE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => \axis_state__0\(1),
      I3 => \^m_axis_0_tready_1\,
      I4 => empty_fwft_i,
      I5 => \axis_state__0\(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => \^fsm_sequential_same_width_gen.axis_state_reg[0]\,
      I2 => aempty_fwft_i_reg_0,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \gpregsm1.curr_fwft_state_reg[1]_1\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \gpregsm1.curr_fwft_state_reg[1]_1\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \gpregsm1.curr_fwft_state_reg[1]_1\,
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_41 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_fifo_iarg_2_empty_n : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : in STD_LOGIC;
    ap_fifo_iarg_2_read : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_41 : entity is "rd_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_41 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4555"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]_1\,
      I1 => ap_fifo_iarg_2_read,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => \gpregsm1.curr_fwft_state_reg[1]_0\,
      O => tmp_ram_rd_en
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => ap_fifo_iarg_2_read,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gpregsm1.curr_fwft_state_reg[1]_1\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.curr_fwft_state_reg[1]_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.curr_fwft_state_reg[1]_0\,
      Q => aempty_fwft_i
    );
ap_fifo_iarg_2_empty_n_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => ap_fifo_iarg_2_empty_n
    );
\empty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => ap_fifo_iarg_2_read,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.curr_fwft_state_reg[1]_0\,
      Q => empty_fwft_fb_i
    );
\empty_fwft_fb_o_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => ap_fifo_iarg_2_read,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.curr_fwft_state_reg[1]_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.curr_fwft_state_reg[1]_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]_1\,
      I1 => ap_fifo_iarg_2_read,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_bm.dout_i[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => ap_fifo_iarg_2_read,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => ap_fifo_iarg_2_read,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => ap_fifo_iarg_2_read,
      I2 => curr_fwft_state(0),
      I3 => \gpregsm1.curr_fwft_state_reg[1]_1\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \gpregsm1.curr_fwft_state_reg[1]_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \gpregsm1.curr_fwft_state_reg[1]_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \gpregsm1.curr_fwft_state_reg[1]_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized0\ : entity is "rd_status_flags_as";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized0\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gic0.gc0.count_d2_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gic0.gc0.count[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d1_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 10 to 10 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gic0.gc0.count[6]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gic0.gc0.count[9]_i_1__0\ : label is "soft_lutpair82";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  \gic0.gc0.count_d1_reg[9]_0\(9 downto 0) <= \^gic0.gc0.count_d1_reg[9]_0\(9 downto 0);
\gic0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__3\(0)
    );
\gic0.gc0.count[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \gic0.gc0.count[10]_i_2__0_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(9),
      I5 => wr_pntr_plus2(10),
      O => \plusOp__3\(10)
    );
\gic0.gc0.count[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gic0.gc0.count[10]_i_2__0_n_0\
    );
\gic0.gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__3\(1)
    );
\gic0.gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__3\(2)
    );
\gic0.gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__3\(3)
    );
\gic0.gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__3\(4)
    );
\gic0.gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__3\(5)
    );
\gic0.gc0.count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count[10]_i_2__0_n_0\,
      I1 => \^q\(6),
      O => \plusOp__3\(6)
    );
\gic0.gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gic0.gc0.count[10]_i_2__0_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__3\(7)
    );
\gic0.gc0.count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gic0.gc0.count[10]_i_2__0_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => \plusOp__3\(8)
    );
\gic0.gc0.count[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gic0.gc0.count[10]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(8),
      I4 => \^q\(9),
      O => \plusOp__3\(9)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(0),
      PRE => \gic0.gc0.count_d1_reg[0]_0\,
      Q => \^gic0.gc0.count_d1_reg[9]_0\(0)
    );
\gic0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => wr_pntr_plus2(10),
      Q => wr_pntr_plus1(10)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^q\(1),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^q\(2),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^q\(3),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^q\(4),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^q\(5),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^q\(6),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^q\(7),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(7)
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^q\(8),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(8)
    );
\gic0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^q\(9),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(9)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^gic0.gc0.count_d1_reg[9]_0\(0),
      Q => \gic0.gc0.count_d2_reg[10]_0\(0)
    );
\gic0.gc0.count_d2_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => wr_pntr_plus1(10),
      Q => \gic0.gc0.count_d2_reg[10]_0\(10)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^gic0.gc0.count_d1_reg[9]_0\(1),
      Q => \gic0.gc0.count_d2_reg[10]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^gic0.gc0.count_d1_reg[9]_0\(2),
      Q => \gic0.gc0.count_d2_reg[10]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^gic0.gc0.count_d1_reg[9]_0\(3),
      Q => \gic0.gc0.count_d2_reg[10]_0\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^gic0.gc0.count_d1_reg[9]_0\(4),
      Q => \gic0.gc0.count_d2_reg[10]_0\(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^gic0.gc0.count_d1_reg[9]_0\(5),
      Q => \gic0.gc0.count_d2_reg[10]_0\(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^gic0.gc0.count_d1_reg[9]_0\(6),
      Q => \gic0.gc0.count_d2_reg[10]_0\(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^gic0.gc0.count_d1_reg[9]_0\(7),
      Q => \gic0.gc0.count_d2_reg[10]_0\(7)
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^gic0.gc0.count_d1_reg[9]_0\(8),
      Q => \gic0.gc0.count_d2_reg[10]_0\(8)
    );
\gic0.gc0.count_d2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \^gic0.gc0.count_d1_reg[9]_0\(9),
      Q => \gic0.gc0.count_d2_reg[10]_0\(9)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \plusOp__3\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \plusOp__3\(10),
      Q => wr_pntr_plus2(10)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__3\(1),
      PRE => \gic0.gc0.count_d1_reg[0]_0\,
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \plusOp__3\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \plusOp__3\(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \plusOp__3\(4),
      Q => \^q\(4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \plusOp__3\(5),
      Q => \^q\(5)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \plusOp__3\(6),
      Q => \^q\(6)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \plusOp__3\(7),
      Q => \^q\(7)
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \plusOp__3\(8),
      Q => \^q\(8)
    );
\gic0.gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \gic0.gc0.count_d1_reg[0]_0\,
      D => \plusOp__3\(9),
      Q => \^q\(9)
    );
\gmux.gm[5].gms.ms_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1(10),
      I1 => RD_PNTR_WR(0),
      O => v1_reg(0)
    );
\gmux.gm[5].gms.ms_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus2(10),
      I1 => RD_PNTR_WR(0),
      O => v1_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_38 is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gic0.gc0.count_d2_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_38 : entity is "wr_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_38 is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gic0.gc0.count[10]_i_2_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d1_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 10 to 10 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gic0.gc0.count[6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gic0.gc0.count[9]_i_1\ : label is "soft_lutpair65";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  \gic0.gc0.count_d1_reg[9]_0\(9 downto 0) <= \^gic0.gc0.count_d1_reg[9]_0\(9 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__1\(0)
    );
\gic0.gc0.count[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \gic0.gc0.count[10]_i_2_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(9),
      I5 => wr_pntr_plus2(10),
      O => \plusOp__1\(10)
    );
\gic0.gc0.count[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gic0.gc0.count[10]_i_2_n_0\
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__1\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__1\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__1\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__1\(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__1\(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count[10]_i_2_n_0\,
      I1 => \^q\(6),
      O => \plusOp__1\(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gic0.gc0.count[10]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__1\(7)
    );
\gic0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gic0.gc0.count[10]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => \plusOp__1\(8)
    );
\gic0.gc0.count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gic0.gc0.count[10]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(8),
      I4 => \^q\(9),
      O => \plusOp__1\(9)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(0)
    );
\gic0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(10),
      Q => wr_pntr_plus1(10)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(5),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(6),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(7),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(7)
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(8),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(8)
    );
\gic0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(9),
      Q => \^gic0.gc0.count_d1_reg[9]_0\(9)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[9]_0\(0),
      Q => \gic0.gc0.count_d2_reg[10]_0\(0)
    );
\gic0.gc0.count_d2_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(10),
      Q => \gic0.gc0.count_d2_reg[10]_0\(10)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[9]_0\(1),
      Q => \gic0.gc0.count_d2_reg[10]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[9]_0\(2),
      Q => \gic0.gc0.count_d2_reg[10]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[9]_0\(3),
      Q => \gic0.gc0.count_d2_reg[10]_0\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[9]_0\(4),
      Q => \gic0.gc0.count_d2_reg[10]_0\(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[9]_0\(5),
      Q => \gic0.gc0.count_d2_reg[10]_0\(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[9]_0\(6),
      Q => \gic0.gc0.count_d2_reg[10]_0\(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[9]_0\(7),
      Q => \gic0.gc0.count_d2_reg[10]_0\(7)
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[9]_0\(8),
      Q => \gic0.gc0.count_d2_reg[10]_0\(8)
    );
\gic0.gc0.count_d2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[9]_0\(9),
      Q => \gic0.gc0.count_d2_reg[10]_0\(9)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__1\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__1\(10),
      Q => wr_pntr_plus2(10)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      D => \plusOp__1\(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__1\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__1\(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__1\(4),
      Q => \^q\(4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__1\(5),
      Q => \^q\(5)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__1\(6),
      Q => \^q\(6)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__1\(7),
      Q => \^q\(7)
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__1\(8),
      Q => \^q\(8)
    );
\gic0.gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__1\(9),
      Q => \^q\(9)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1(10),
      I1 => RD_PNTR_WR(0),
      O => v1_reg(0)
    );
\gmux.gm[5].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus2(10),
      I1 => RD_PNTR_WR(0),
      O => v1_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized0\ is
  port (
    \gnxpm_cdc.rd_pntr_bin_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized0\ is
  signal \plusOp__6\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i1 : STD_LOGIC;
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_i_i_4_n_0 : STD_LOGIC;
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__1\ : label is "soft_lutpair100";
begin
\gic0.gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__6\(0)
    );
\gic0.gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__6\(1)
    );
\gic0.gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__6\(2)
    );
\gic0.gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__6\(3)
    );
\gic0.gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__6\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \gic0.gc0.count_reg[4]_0\(0),
      D => wr_pntr_plus2(0),
      PRE => AR(0),
      Q => wr_pntr_plus1(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gic0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus2(1),
      Q => wr_pntr_plus1(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gic0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => wr_pntr_plus1(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gic0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => wr_pntr_plus1(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gic0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => wr_pntr_plus1(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gic0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus1(0),
      Q => Q(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gic0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus1(1),
      Q => Q(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gic0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus1(2),
      Q => Q(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gic0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus1(3),
      Q => Q(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gic0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus1(4),
      Q => Q(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gic0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => \plusOp__6\(0),
      Q => wr_pntr_plus2(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \gic0.gc0.count_reg[4]_0\(0),
      D => \plusOp__6\(1),
      PRE => AR(0),
      Q => wr_pntr_plus2(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gic0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => \plusOp__6\(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gic0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => \plusOp__6\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gic0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => \plusOp__6\(4),
      Q => wr_pntr_plus2(4)
    );
\ram_full_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF82000082"
    )
        port map (
      I0 => ram_full_i_i_2_n_0,
      I1 => ram_full_i_reg(0),
      I2 => wr_pntr_plus1(0),
      I3 => ram_full_i_reg(1),
      I4 => wr_pntr_plus1(1),
      I5 => ram_full_i1,
      O => \gnxpm_cdc.rd_pntr_bin_reg[0]\
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1(3),
      I1 => ram_full_i_reg(3),
      I2 => wr_pntr_plus1(2),
      I3 => ram_full_i_reg(2),
      I4 => ram_full_i_reg(4),
      I5 => wr_pntr_plus1(4),
      O => ram_full_i_i_2_n_0
    );
ram_full_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => ram_full_i_i_4_n_0,
      I1 => ram_full_i_reg(0),
      I2 => wr_pntr_plus2(0),
      I3 => ram_full_i_reg(1),
      I4 => wr_pntr_plus2(1),
      I5 => \gic0.gc0.count_reg[4]_0\(0),
      O => ram_full_i1
    );
ram_full_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => ram_full_i_reg(3),
      I2 => wr_pntr_plus2(2),
      I3 => ram_full_i_reg(2),
      I4 => ram_full_i_reg(4),
      I5 => wr_pntr_plus2(4),
      O => ram_full_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized0\ is
  port (
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized0\ : entity is "wr_status_flags_as";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized0\ is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  ram_full_fb_i_reg_0 <= ram_full_fb_i;
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_i_reg_0,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_i_reg_0,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank_v6 is
  port (
    ap_iarg_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    ap_iarg_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_0_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ap_iarg_addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank_v6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank_v6 is
begin
\WR_PORT_WIDER_GEN.USE_SDP_GEN.BANK_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_bank_sdp_v6
     port map (
      Q(6 downto 0) => Q(6 downto 0),
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      ap_iarg_addr(9 downto 0) => ap_iarg_addr(9 downto 0),
      ap_iarg_ce(0) => ap_iarg_ce(0),
      ap_iarg_dout(7 downto 0) => ap_iarg_dout(7 downto 0),
      \out\ => \out\,
      s_axis_0_tvalid => s_axis_0_tvalid,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank_v6__parameterized0\ is
  port (
    ap_iarg_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    aclk : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    ap_iarg_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_1_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addr_b : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_iarg_1_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_iarg_1_we : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank_v6__parameterized0\ : entity is "arg_mem_bank_v6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank_v6__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank_v6__parameterized0\ is
begin
\SAME_WIDTH_GEN.BANK_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_symmetric_dp_bank_v6
     port map (
      ADDRARDADDR(12 downto 0) => ADDRARDADDR(12 downto 0),
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      addr_b(12 downto 0) => addr_b(12 downto 0),
      ap_iarg_1_din(63 downto 0) => ap_iarg_1_din(63 downto 0),
      ap_iarg_1_we(0) => ap_iarg_1_we(0),
      ap_iarg_ce(0) => ap_iarg_ce(0),
      ap_iarg_dout(63 downto 0) => ap_iarg_dout(63 downto 0),
      \out\ => \out\,
      s_axis_1_tvalid => s_axis_1_tvalid,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_adapter is
  port (
    S_AXI_AWREADY : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    axi_ap_rst : out STD_LOGIC;
    status_ap_start_clr : out STD_LOGIC;
    status_ap_done_clr : out STD_LOGIC;
    status_ap_idle_clr : out STD_LOGIC;
    status_ap_ready_clr : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    wr_resp_vld_reg_0 : out STD_LOGIC;
    rd_data_vld_reg_0 : out STD_LOGIC;
    oarg_rqt_enable_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_0_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \IARG_RQT_ENABLE_GEN.reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \wr_data_i_reg[23]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \oarg_sw_length_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \oarg_sw_length_m2s_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_rst_reg_0 : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    status_ap_start : in STD_LOGIC;
    \rd_data[3]_i_5_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rd_data[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    status_ap_done : in STD_LOGIC;
    status_ap_idle : in STD_LOGIC;
    status_ap_ready : in STD_LOGIC;
    \rd_data_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    host_cmd_error : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_adapter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_adapter is
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \IARGS_RST_GEN.reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \IARGS_RST_GEN.reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \IARGS_RST_GEN.reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \IARG_RQT_ENABLE_GEN.reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \IARG_RQT_ENABLE_GEN.reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \IARG_RQT_ENABLE_GEN.reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \^iarg_rqt_enable_gen.reg_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \OARGS_RST_GEN.reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \OARG_RQT_ENABLE_GEN.reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_2_n_0\ : STD_LOGIC;
  signal \OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_3_n_0\ : STD_LOGIC;
  signal \OARG_TDEST_GEN.oarg_tdest_reg_we_reg_n_0_[0]\ : STD_LOGIC;
  signal \OARG_USE_SW_LENGTH_GEN.reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_awready\ : STD_LOGIC;
  signal ap_rst_i : STD_LOGIC;
  signal \^axi_ap_rst\ : STD_LOGIC;
  signal axi_rst : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of axi_rst : signal is "true";
  signal axi_rst1 : STD_LOGIC;
  attribute async_reg of axi_rst1 : signal is "true";
  signal \ctrl_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal glb_int_en : STD_LOGIC;
  signal gp_reg_start : STD_LOGIC;
  signal host_cmd_we : STD_LOGIC;
  signal host_cmd_we0 : STD_LOGIC;
  signal host_iarg_rst : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal host_ioscalar_re_i : STD_LOGIC;
  signal host_iscalar_dout : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal host_oarg_rst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_enable_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \int_enable_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal int_flag_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \int_flag_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal interrupt0 : STD_LOGIC;
  signal \^m_axis_0_tdest\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^oarg_rqt_enable_i\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \oarg_sw_length[31]_i_2_n_0\ : STD_LOGIC;
  signal \oarg_sw_length_we_i1__0\ : STD_LOGIC;
  signal \oarg_sw_length_we_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \oarg_sw_length_we_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \oarg_sw_length_we_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \oarg_sw_length_we_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \oarg_sw_length_we_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \oarg_sw_length_we_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \oarg_sw_length_we_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \oarg_sw_length_we_i[7]_i_1_n_0\ : STD_LOGIC;
  signal oarg_tdest_reg_we : STD_LOGIC_VECTOR ( 0 to 0 );
  signal or_reduce : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in18_in : STD_LOGIC;
  signal p_0_in24_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_0_in9_in : STD_LOGIC;
  signal rd_bank_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rd_data0 : STD_LOGIC;
  signal \rd_data[0]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_4_n_0\ : STD_LOGIC;
  signal rd_data_ce : STD_LOGIC;
  signal rd_data_vld_i_1_n_0 : STD_LOGIC;
  signal \^rd_data_vld_reg_0\ : STD_LOGIC;
  signal rd_reg_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_start : STD_LOGIC;
  signal reg_sel0 : STD_LOGIC;
  signal \reg_sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \reg_sel[10]_i_1_n_0\ : STD_LOGIC;
  signal \reg_sel[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_sel[12]_i_1_n_0\ : STD_LOGIC;
  signal \reg_sel[13]_i_1_n_0\ : STD_LOGIC;
  signal \reg_sel[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_sel[15]_i_4_n_0\ : STD_LOGIC;
  signal \reg_sel[15]_i_5_n_0\ : STD_LOGIC;
  signal \reg_sel[15]_i_6_n_0\ : STD_LOGIC;
  signal \reg_sel[15]_i_7_n_0\ : STD_LOGIC;
  signal \reg_sel[15]_i_8_n_0\ : STD_LOGIC;
  signal \reg_sel[15]_i_9_n_0\ : STD_LOGIC;
  signal \reg_sel[1]_i_1_n_0\ : STD_LOGIC;
  signal \reg_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \reg_sel[3]_i_1_n_0\ : STD_LOGIC;
  signal \reg_sel[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_sel[4]_i_1_n_0\ : STD_LOGIC;
  signal \reg_sel[5]_i_1_n_0\ : STD_LOGIC;
  signal \reg_sel_reg_n_0_[0]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal status_ap_done_clr0 : STD_LOGIC;
  signal status_ap_idle_clr0 : STD_LOGIC;
  signal status_ap_ready_clr0 : STD_LOGIC;
  signal status_ap_start_clr0 : STD_LOGIC;
  signal wr_addr_rdy : STD_LOGIC;
  signal \^wr_data_i_reg[23]_0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal wr_resp_vld_i_1_n_0 : STD_LOGIC;
  signal \^wr_resp_vld_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair11";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "idle:00,send_resp:11,write_regs:10,read_regs:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "idle:00,send_resp:11,write_regs:10,read_regs:01";
  attribute SOFT_HLUTNM of \OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_5\ : label is "soft_lutpair14";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of axi_rst1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of axi_rst1_reg : label is "yes";
  attribute ASYNC_REG_boolean of axi_rst_reg : label is std.standard.true;
  attribute KEEP of axi_rst_reg : label is "yes";
  attribute SOFT_HLUTNM of host_cmd_we_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_enable_reg[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \oarg_sw_length_we_i[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \oarg_sw_length_we_i[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \oarg_sw_length_we_i[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \oarg_sw_length_we_i[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rd_data[10]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rd_data[11]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rd_data[12]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rd_data[13]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rd_data[14]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rd_data[15]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rd_data[16]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rd_data[17]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rd_data[18]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rd_data[19]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rd_data[20]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rd_data[21]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rd_data[22]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rd_data[23]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rd_data[24]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rd_data[25]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rd_data[26]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rd_data[27]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rd_data[28]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rd_data[29]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rd_data[2]_i_16\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rd_data[30]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rd_data[31]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rd_data[31]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rd_data[31]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rd_data[3]_i_11\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rd_data[3]_i_12\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_data[3]_i_13\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rd_data[3]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rd_data[5]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rd_data[5]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rd_data[5]_i_4\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_data[6]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rd_data[7]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rd_data[8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rd_data[9]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \reg_sel[10]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \reg_sel[13]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \reg_sel[15]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \reg_sel[15]_i_7\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \reg_sel[15]_i_8\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \reg_sel[15]_i_9\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \reg_sel[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of status_ap_done_clr_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of status_ap_idle_clr_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of status_ap_ready_clr_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of status_ap_start_clr_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of wr_data_rdy_i_1 : label is "soft_lutpair6";
begin
  \IARG_RQT_ENABLE_GEN.reg_reg[2]_0\(2 downto 0) <= \^iarg_rqt_enable_gen.reg_reg[2]_0\(2 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  S_AXI_AWREADY <= \^s_axi_awready\;
  axi_ap_rst <= \^axi_ap_rst\;
  in0(0) <= \^in0\(0);
  m_axis_0_tdest(3 downto 0) <= \^m_axis_0_tdest\(3 downto 0);
  oarg_rqt_enable_i(0) <= \^oarg_rqt_enable_i\(0);
  rd_data_vld_reg_0 <= \^rd_data_vld_reg_0\;
  \wr_data_i_reg[23]_0\(17 downto 0) <= \^wr_data_i_reg[23]_0\(17 downto 0);
  wr_resp_vld_reg_0 <= \^wr_resp_vld_reg_0\;
\EN_STRM_TO_LITE_SYNC_GEN.XD_IARG_RQT_SYNC\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(0) => \ctrl_reg_reg_n_0_[4]\,
      \ctrl_reg_reg[4]\(0) => rd_data(4),
      \rd_data_reg[4]\ => \rd_data[5]_i_3_n_0\,
      \rd_data_reg[4]_0\ => \rd_data[31]_i_4_n_0\,
      \rd_data_reg[4]_1\(3 downto 0) => rd_reg_addr(3 downto 0),
      \rd_data_reg[4]_2\ => \rd_data[5]_i_2_n_0\,
      \rd_data_reg[4]_3\ => \rd_data[4]_i_6_n_0\,
      s_axi_aclk => s_axi_aclk
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"76FE"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => s_axi_arvalid,
      I3 => \FSM_sequential_state[1]_i_2_n_0\,
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67676767EFEEEEEE"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => s_axi_arvalid,
      I3 => s_axi_awvalid,
      I4 => s_axi_wvalid,
      I5 => \FSM_sequential_state[1]_i_2_n_0\,
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => \^rd_data_vld_reg_0\,
      I1 => s_axi_rready,
      I2 => \^wr_resp_vld_reg_0\,
      I3 => s_axi_bready,
      I4 => state(1),
      O => \FSM_sequential_state[1]_i_2_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => axi_rst,
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => axi_rst,
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => state(1)
    );
\IARGS_RST_GEN.reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => s_axi_wstrb(0),
      I2 => p_0_in18_in,
      I3 => \^s_axi_awready\,
      I4 => host_iarg_rst(0),
      O => \IARGS_RST_GEN.reg[0]_i_1_n_0\
    );
\IARGS_RST_GEN.reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => s_axi_wstrb(0),
      I2 => p_0_in18_in,
      I3 => \^s_axi_awready\,
      I4 => host_iarg_rst(1),
      O => \IARGS_RST_GEN.reg[1]_i_1_n_0\
    );
\IARGS_RST_GEN.reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => s_axi_wstrb(0),
      I2 => p_0_in18_in,
      I3 => \^s_axi_awready\,
      I4 => host_iarg_rst(2),
      O => \IARGS_RST_GEN.reg[2]_i_1_n_0\
    );
\IARGS_RST_GEN.reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => \IARGS_RST_GEN.reg[0]_i_1_n_0\,
      Q => host_iarg_rst(0)
    );
\IARGS_RST_GEN.reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => \IARGS_RST_GEN.reg[1]_i_1_n_0\,
      Q => host_iarg_rst(1)
    );
\IARGS_RST_GEN.reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => \IARGS_RST_GEN.reg[2]_i_1_n_0\,
      Q => host_iarg_rst(2)
    );
\IARG_RQT_ENABLE_GEN.reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => s_axi_wstrb(0),
      I2 => p_0_in14_in,
      I3 => \^s_axi_awready\,
      I4 => \^iarg_rqt_enable_gen.reg_reg[2]_0\(0),
      O => \IARG_RQT_ENABLE_GEN.reg[0]_i_1_n_0\
    );
\IARG_RQT_ENABLE_GEN.reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => s_axi_wstrb(0),
      I2 => p_0_in14_in,
      I3 => \^s_axi_awready\,
      I4 => \^iarg_rqt_enable_gen.reg_reg[2]_0\(1),
      O => \IARG_RQT_ENABLE_GEN.reg[1]_i_1_n_0\
    );
\IARG_RQT_ENABLE_GEN.reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => s_axi_wstrb(0),
      I2 => p_0_in14_in,
      I3 => \^s_axi_awready\,
      I4 => \^iarg_rqt_enable_gen.reg_reg[2]_0\(2),
      O => \IARG_RQT_ENABLE_GEN.reg[2]_i_1_n_0\
    );
\IARG_RQT_ENABLE_GEN.reg_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IARG_RQT_ENABLE_GEN.reg[0]_i_1_n_0\,
      PRE => \^axi_ap_rst\,
      Q => \^iarg_rqt_enable_gen.reg_reg[2]_0\(0)
    );
\IARG_RQT_ENABLE_GEN.reg_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IARG_RQT_ENABLE_GEN.reg[1]_i_1_n_0\,
      PRE => \^axi_ap_rst\,
      Q => \^iarg_rqt_enable_gen.reg_reg[2]_0\(1)
    );
\IARG_RQT_ENABLE_GEN.reg_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IARG_RQT_ENABLE_GEN.reg[2]_i_1_n_0\,
      PRE => \^axi_ap_rst\,
      Q => \^iarg_rqt_enable_gen.reg_reg[2]_0\(2)
    );
\OARGS_RST_GEN.reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => s_axi_wstrb(0),
      I2 => p_0_in16_in,
      I3 => \^s_axi_awready\,
      I4 => host_oarg_rst(0),
      O => \OARGS_RST_GEN.reg[0]_i_1_n_0\
    );
\OARGS_RST_GEN.reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => \OARGS_RST_GEN.reg[0]_i_1_n_0\,
      Q => host_oarg_rst(0)
    );
\OARG_RQT_ENABLE_GEN.reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => s_axi_wstrb(0),
      I2 => p_0_in12_in,
      I3 => \^s_axi_awready\,
      I4 => \^oarg_rqt_enable_i\(0),
      O => \OARG_RQT_ENABLE_GEN.reg[0]_i_1_n_0\
    );
\OARG_RQT_ENABLE_GEN.reg_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \OARG_RQT_ENABLE_GEN.reg[0]_i_1_n_0\,
      PRE => \^axi_ap_rst\,
      Q => \^oarg_rqt_enable_i\(0)
    );
\OARG_TDEST_GEN.oarg_tdest_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \OARG_TDEST_GEN.oarg_tdest_reg_we_reg_n_0_[0]\,
      CLR => \^axi_ap_rst\,
      D => s_axi_wdata(0),
      Q => \^m_axis_0_tdest\(0)
    );
\OARG_TDEST_GEN.oarg_tdest_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \OARG_TDEST_GEN.oarg_tdest_reg_we_reg_n_0_[0]\,
      CLR => \^axi_ap_rst\,
      D => s_axi_wdata(1),
      Q => \^m_axis_0_tdest\(1)
    );
\OARG_TDEST_GEN.oarg_tdest_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \OARG_TDEST_GEN.oarg_tdest_reg_we_reg_n_0_[0]\,
      CLR => \^axi_ap_rst\,
      D => s_axi_wdata(2),
      Q => \^m_axis_0_tdest\(2)
    );
\OARG_TDEST_GEN.oarg_tdest_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \OARG_TDEST_GEN.oarg_tdest_reg_we_reg_n_0_[0]\,
      CLR => \^axi_ap_rst\,
      D => s_axi_wdata(3),
      Q => \^m_axis_0_tdest\(3)
    );
\OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \reg_sel[10]_i_2_n_0\,
      I1 => \OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_2_n_0\,
      I2 => \OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_3_n_0\,
      I3 => \reg_sel[15]_i_9_n_0\,
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => oarg_tdest_reg_we(0)
    );
\OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => state(0),
      I3 => state(1),
      O => \OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_2_n_0\
    );
\OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => s_axi_awaddr(7),
      I1 => s_axi_araddr(7),
      I2 => s_axi_awaddr(6),
      I3 => s_axi_arvalid,
      I4 => s_axi_araddr(6),
      O => \OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_3_n_0\
    );
\OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(4),
      O => p_0_in(0)
    );
\OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(5),
      O => p_0_in(1)
    );
\OARG_TDEST_GEN.oarg_tdest_reg_we_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => oarg_tdest_reg_we(0),
      Q => \OARG_TDEST_GEN.oarg_tdest_reg_we_reg_n_0_[0]\
    );
\OARG_USE_SW_LENGTH_GEN.reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => s_axi_wstrb(0),
      I2 => p_0_in7_in,
      I3 => \^s_axi_awready\,
      I4 => \^in0\(0),
      O => \OARG_USE_SW_LENGTH_GEN.reg[0]_i_1_n_0\
    );
\OARG_USE_SW_LENGTH_GEN.reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => \OARG_USE_SW_LENGTH_GEN.reg[0]_i_1_n_0\,
      Q => \^in0\(0)
    );
ap_rst_fb_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      I1 => axi_rst,
      O => ap_rst_i
    );
ap_rst_fb_reg: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ap_rst_i,
      PRE => axi_rst,
      Q => \^axi_ap_rst\
    );
axi_rst1_reg: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => axi_rst_reg_0,
      Q => axi_rst1
    );
axi_rst_reg: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_rst1,
      PRE => axi_rst_reg_0,
      Q => axi_rst
    );
\ctrl_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \reg_sel_reg_n_0_[0]\,
      I2 => s_axi_wstrb(1),
      O => \ctrl_reg[15]_i_1_n_0\
    );
\ctrl_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \reg_sel_reg_n_0_[0]\,
      I2 => s_axi_wstrb(2),
      O => \ctrl_reg[23]_i_1_n_0\
    );
\ctrl_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \reg_sel_reg_n_0_[0]\,
      I2 => s_axi_wstrb(3),
      O => \ctrl_reg[31]_i_1_n_0\
    );
\ctrl_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s_axi_wstrb(0),
      I2 => \reg_sel_reg_n_0_[0]\,
      O => \ctrl_reg[7]_i_1_n_0\
    );
\ctrl_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[7]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(0),
      Q => \ctrl_reg_reg_n_0_[0]\
    );
\ctrl_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[15]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(10),
      Q => \ctrl_reg_reg_n_0_[10]\
    );
\ctrl_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[15]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(11),
      Q => \ctrl_reg_reg_n_0_[11]\
    );
\ctrl_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[15]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(12),
      Q => \ctrl_reg_reg_n_0_[12]\
    );
\ctrl_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[15]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(13),
      Q => \ctrl_reg_reg_n_0_[13]\
    );
\ctrl_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[15]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(14),
      Q => \ctrl_reg_reg_n_0_[14]\
    );
\ctrl_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[15]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(15),
      Q => \ctrl_reg_reg_n_0_[15]\
    );
\ctrl_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[23]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(16),
      Q => \ctrl_reg_reg_n_0_[16]\
    );
\ctrl_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[23]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(17),
      Q => \ctrl_reg_reg_n_0_[17]\
    );
\ctrl_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[23]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(18),
      Q => \ctrl_reg_reg_n_0_[18]\
    );
\ctrl_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[23]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(19),
      Q => \ctrl_reg_reg_n_0_[19]\
    );
\ctrl_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[7]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(1),
      Q => glb_int_en
    );
\ctrl_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[23]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(20),
      Q => \ctrl_reg_reg_n_0_[20]\
    );
\ctrl_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[23]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(21),
      Q => \ctrl_reg_reg_n_0_[21]\
    );
\ctrl_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[23]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(22),
      Q => \ctrl_reg_reg_n_0_[22]\
    );
\ctrl_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[23]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(23),
      Q => \ctrl_reg_reg_n_0_[23]\
    );
\ctrl_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[31]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(24),
      Q => \ctrl_reg_reg_n_0_[24]\
    );
\ctrl_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[31]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(25),
      Q => \ctrl_reg_reg_n_0_[25]\
    );
\ctrl_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[31]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(26),
      Q => \ctrl_reg_reg_n_0_[26]\
    );
\ctrl_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[31]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(27),
      Q => \ctrl_reg_reg_n_0_[27]\
    );
\ctrl_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[31]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(28),
      Q => \ctrl_reg_reg_n_0_[28]\
    );
\ctrl_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[31]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(29),
      Q => \ctrl_reg_reg_n_0_[29]\
    );
\ctrl_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[7]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(2),
      Q => \ctrl_reg_reg_n_0_[2]\
    );
\ctrl_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[31]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(30),
      Q => \ctrl_reg_reg_n_0_[30]\
    );
\ctrl_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[31]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(31),
      Q => \ctrl_reg_reg_n_0_[31]\
    );
\ctrl_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[7]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(3),
      Q => \ctrl_reg_reg_n_0_[3]\
    );
\ctrl_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[7]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(4),
      Q => \ctrl_reg_reg_n_0_[4]\
    );
\ctrl_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[7]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(5),
      Q => \ctrl_reg_reg_n_0_[5]\
    );
\ctrl_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[7]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(6),
      Q => \ctrl_reg_reg_n_0_[6]\
    );
\ctrl_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[7]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(7),
      Q => \ctrl_reg_reg_n_0_[7]\
    );
\ctrl_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[15]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(8),
      Q => \ctrl_reg_reg_n_0_[8]\
    );
\ctrl_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \ctrl_reg[15]_i_1_n_0\,
      CLR => axi_rst,
      D => s_axi_wdata(9),
      Q => \ctrl_reg_reg_n_0_[9]\
    );
\gic0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => host_cmd_we,
      I1 => \out\,
      O => E(0)
    );
host_cmd_we_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in11_in,
      I1 => \^s_axi_awready\,
      O => host_cmd_we0
    );
host_cmd_we_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => host_cmd_we0,
      Q => host_cmd_we
    );
\int_enable_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => p_0_in9_in,
      I2 => \^s_axi_awready\,
      I3 => int_enable_reg(0),
      O => \int_enable_reg[0]_i_1_n_0\
    );
\int_enable_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => \int_enable_reg[0]_i_1_n_0\,
      Q => int_enable_reg(0)
    );
\int_flag_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FF7070"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => p_0_in8_in,
      I2 => host_cmd_error,
      I3 => s_axi_wdata(0),
      I4 => int_flag_reg(0),
      O => \int_flag_reg[0]_i_1_n_0\
    );
\int_flag_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => \int_flag_reg[0]_i_1_n_0\,
      Q => int_flag_reg(0)
    );
interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => glb_int_en,
      I1 => int_flag_reg(0),
      I2 => int_enable_reg(0),
      O => interrupt0
    );
interrupt_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => interrupt0,
      Q => interrupt
    );
\oarg_sw_length[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(7),
      I3 => \^q\(0),
      I4 => \oarg_sw_length[31]_i_2_n_0\,
      O => or_reduce
    );
\oarg_sw_length[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(6),
      I3 => \^q\(5),
      O => \oarg_sw_length[31]_i_2_n_0\
    );
\oarg_sw_length_m2s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => \^wr_data_i_reg[23]_0\(0),
      Q => \oarg_sw_length_m2s_reg[31]_0\(0),
      R => '0'
    );
\oarg_sw_length_m2s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => host_iscalar_dout(10),
      Q => \oarg_sw_length_m2s_reg[31]_0\(10),
      R => '0'
    );
\oarg_sw_length_m2s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => host_iscalar_dout(11),
      Q => \oarg_sw_length_m2s_reg[31]_0\(11),
      R => '0'
    );
\oarg_sw_length_m2s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => \^wr_data_i_reg[23]_0\(6),
      Q => \oarg_sw_length_m2s_reg[31]_0\(12),
      R => '0'
    );
\oarg_sw_length_m2s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => \^wr_data_i_reg[23]_0\(7),
      Q => \oarg_sw_length_m2s_reg[31]_0\(13),
      R => '0'
    );
\oarg_sw_length_m2s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => \^wr_data_i_reg[23]_0\(8),
      Q => \oarg_sw_length_m2s_reg[31]_0\(14),
      R => '0'
    );
\oarg_sw_length_m2s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => \^wr_data_i_reg[23]_0\(9),
      Q => \oarg_sw_length_m2s_reg[31]_0\(15),
      R => '0'
    );
\oarg_sw_length_m2s_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => \^wr_data_i_reg[23]_0\(10),
      Q => \oarg_sw_length_m2s_reg[31]_0\(16),
      R => '0'
    );
\oarg_sw_length_m2s_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => \^wr_data_i_reg[23]_0\(11),
      Q => \oarg_sw_length_m2s_reg[31]_0\(17),
      R => '0'
    );
\oarg_sw_length_m2s_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => \^wr_data_i_reg[23]_0\(12),
      Q => \oarg_sw_length_m2s_reg[31]_0\(18),
      R => '0'
    );
\oarg_sw_length_m2s_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => \^wr_data_i_reg[23]_0\(13),
      Q => \oarg_sw_length_m2s_reg[31]_0\(19),
      R => '0'
    );
\oarg_sw_length_m2s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => \^wr_data_i_reg[23]_0\(1),
      Q => \oarg_sw_length_m2s_reg[31]_0\(1),
      R => '0'
    );
\oarg_sw_length_m2s_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => \^wr_data_i_reg[23]_0\(14),
      Q => \oarg_sw_length_m2s_reg[31]_0\(20),
      R => '0'
    );
\oarg_sw_length_m2s_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => \^wr_data_i_reg[23]_0\(15),
      Q => \oarg_sw_length_m2s_reg[31]_0\(21),
      R => '0'
    );
\oarg_sw_length_m2s_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => \^wr_data_i_reg[23]_0\(16),
      Q => \oarg_sw_length_m2s_reg[31]_0\(22),
      R => '0'
    );
\oarg_sw_length_m2s_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => \^wr_data_i_reg[23]_0\(17),
      Q => \oarg_sw_length_m2s_reg[31]_0\(23),
      R => '0'
    );
\oarg_sw_length_m2s_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => host_iscalar_dout(24),
      Q => \oarg_sw_length_m2s_reg[31]_0\(24),
      R => '0'
    );
\oarg_sw_length_m2s_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => host_iscalar_dout(25),
      Q => \oarg_sw_length_m2s_reg[31]_0\(25),
      R => '0'
    );
\oarg_sw_length_m2s_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => host_iscalar_dout(26),
      Q => \oarg_sw_length_m2s_reg[31]_0\(26),
      R => '0'
    );
\oarg_sw_length_m2s_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => host_iscalar_dout(27),
      Q => \oarg_sw_length_m2s_reg[31]_0\(27),
      R => '0'
    );
\oarg_sw_length_m2s_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => host_iscalar_dout(28),
      Q => \oarg_sw_length_m2s_reg[31]_0\(28),
      R => '0'
    );
\oarg_sw_length_m2s_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => host_iscalar_dout(29),
      Q => \oarg_sw_length_m2s_reg[31]_0\(29),
      R => '0'
    );
\oarg_sw_length_m2s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => \^wr_data_i_reg[23]_0\(2),
      Q => \oarg_sw_length_m2s_reg[31]_0\(2),
      R => '0'
    );
\oarg_sw_length_m2s_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => host_iscalar_dout(30),
      Q => \oarg_sw_length_m2s_reg[31]_0\(30),
      R => '0'
    );
\oarg_sw_length_m2s_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => host_iscalar_dout(31),
      Q => \oarg_sw_length_m2s_reg[31]_0\(31),
      R => '0'
    );
\oarg_sw_length_m2s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => \^wr_data_i_reg[23]_0\(3),
      Q => \oarg_sw_length_m2s_reg[31]_0\(3),
      R => '0'
    );
\oarg_sw_length_m2s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => \^wr_data_i_reg[23]_0\(4),
      Q => \oarg_sw_length_m2s_reg[31]_0\(4),
      R => '0'
    );
\oarg_sw_length_m2s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => \^wr_data_i_reg[23]_0\(5),
      Q => \oarg_sw_length_m2s_reg[31]_0\(5),
      R => '0'
    );
\oarg_sw_length_m2s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => host_iscalar_dout(6),
      Q => \oarg_sw_length_m2s_reg[31]_0\(6),
      R => '0'
    );
\oarg_sw_length_m2s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => host_iscalar_dout(7),
      Q => \oarg_sw_length_m2s_reg[31]_0\(7),
      R => '0'
    );
\oarg_sw_length_m2s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => host_iscalar_dout(8),
      Q => \oarg_sw_length_m2s_reg[31]_0\(8),
      R => '0'
    );
\oarg_sw_length_m2s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      D => host_iscalar_dout(9),
      Q => \oarg_sw_length_m2s_reg[31]_0\(9),
      R => '0'
    );
\oarg_sw_length_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => \^wr_data_i_reg[23]_0\(0),
      Q => \oarg_sw_length_reg[31]_0\(0)
    );
\oarg_sw_length_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => host_iscalar_dout(10),
      Q => \oarg_sw_length_reg[31]_0\(10)
    );
\oarg_sw_length_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => host_iscalar_dout(11),
      Q => \oarg_sw_length_reg[31]_0\(11)
    );
\oarg_sw_length_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => \^wr_data_i_reg[23]_0\(6),
      Q => \oarg_sw_length_reg[31]_0\(12)
    );
\oarg_sw_length_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => \^wr_data_i_reg[23]_0\(7),
      Q => \oarg_sw_length_reg[31]_0\(13)
    );
\oarg_sw_length_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => \^wr_data_i_reg[23]_0\(8),
      Q => \oarg_sw_length_reg[31]_0\(14)
    );
\oarg_sw_length_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => \^wr_data_i_reg[23]_0\(9),
      Q => \oarg_sw_length_reg[31]_0\(15)
    );
\oarg_sw_length_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => \^wr_data_i_reg[23]_0\(10),
      Q => \oarg_sw_length_reg[31]_0\(16)
    );
\oarg_sw_length_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => \^wr_data_i_reg[23]_0\(11),
      Q => \oarg_sw_length_reg[31]_0\(17)
    );
\oarg_sw_length_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => \^wr_data_i_reg[23]_0\(12),
      Q => \oarg_sw_length_reg[31]_0\(18)
    );
\oarg_sw_length_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => \^wr_data_i_reg[23]_0\(13),
      Q => \oarg_sw_length_reg[31]_0\(19)
    );
\oarg_sw_length_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => \^wr_data_i_reg[23]_0\(1),
      Q => \oarg_sw_length_reg[31]_0\(1)
    );
\oarg_sw_length_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => \^wr_data_i_reg[23]_0\(14),
      Q => \oarg_sw_length_reg[31]_0\(20)
    );
\oarg_sw_length_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => \^wr_data_i_reg[23]_0\(15),
      Q => \oarg_sw_length_reg[31]_0\(21)
    );
\oarg_sw_length_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => \^wr_data_i_reg[23]_0\(16),
      Q => \oarg_sw_length_reg[31]_0\(22)
    );
\oarg_sw_length_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => \^wr_data_i_reg[23]_0\(17),
      Q => \oarg_sw_length_reg[31]_0\(23)
    );
\oarg_sw_length_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => host_iscalar_dout(24),
      Q => \oarg_sw_length_reg[31]_0\(24)
    );
\oarg_sw_length_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => host_iscalar_dout(25),
      Q => \oarg_sw_length_reg[31]_0\(25)
    );
\oarg_sw_length_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => host_iscalar_dout(26),
      Q => \oarg_sw_length_reg[31]_0\(26)
    );
\oarg_sw_length_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => host_iscalar_dout(27),
      Q => \oarg_sw_length_reg[31]_0\(27)
    );
\oarg_sw_length_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => host_iscalar_dout(28),
      Q => \oarg_sw_length_reg[31]_0\(28)
    );
\oarg_sw_length_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => host_iscalar_dout(29),
      Q => \oarg_sw_length_reg[31]_0\(29)
    );
\oarg_sw_length_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => \^wr_data_i_reg[23]_0\(2),
      Q => \oarg_sw_length_reg[31]_0\(2)
    );
\oarg_sw_length_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => host_iscalar_dout(30),
      Q => \oarg_sw_length_reg[31]_0\(30)
    );
\oarg_sw_length_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => host_iscalar_dout(31),
      Q => \oarg_sw_length_reg[31]_0\(31)
    );
\oarg_sw_length_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => \^wr_data_i_reg[23]_0\(3),
      Q => \oarg_sw_length_reg[31]_0\(3)
    );
\oarg_sw_length_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => \^wr_data_i_reg[23]_0\(4),
      Q => \oarg_sw_length_reg[31]_0\(4)
    );
\oarg_sw_length_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => \^wr_data_i_reg[23]_0\(5),
      Q => \oarg_sw_length_reg[31]_0\(5)
    );
\oarg_sw_length_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => host_iscalar_dout(6),
      Q => \oarg_sw_length_reg[31]_0\(6)
    );
\oarg_sw_length_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => host_iscalar_dout(7),
      Q => \oarg_sw_length_reg[31]_0\(7)
    );
\oarg_sw_length_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => host_iscalar_dout(8),
      Q => \oarg_sw_length_reg[31]_0\(8)
    );
\oarg_sw_length_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => or_reduce,
      CLR => \^axi_ap_rst\,
      D => host_iscalar_dout(9),
      Q => \oarg_sw_length_reg[31]_0\(9)
    );
\oarg_sw_length_we_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47000000"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(1),
      I3 => \reg_sel[10]_i_2_n_0\,
      I4 => \oarg_sw_length_we_i1__0\,
      O => \oarg_sw_length_we_i[0]_i_1_n_0\
    );
\oarg_sw_length_we_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004440400000000"
    )
        port map (
      I0 => \reg_sel[15]_i_9_n_0\,
      I1 => \reg_sel[15]_i_8_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => s_axi_arvalid,
      I4 => s_axi_araddr(2),
      I5 => \oarg_sw_length_we_i1__0\,
      O => \oarg_sw_length_we_i[1]_i_1_n_0\
    );
\oarg_sw_length_we_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(1),
      I3 => \oarg_sw_length_we_i1__0\,
      I4 => \reg_sel[10]_i_2_n_0\,
      O => \oarg_sw_length_we_i[2]_i_1_n_0\
    );
\oarg_sw_length_we_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700000000000000"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(2),
      I3 => \reg_sel[15]_i_8_n_0\,
      I4 => \reg_sel[15]_i_9_n_0\,
      I5 => \oarg_sw_length_we_i1__0\,
      O => \oarg_sw_length_we_i[3]_i_1_n_0\
    );
\oarg_sw_length_we_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47000000"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(0),
      I3 => \reg_sel[13]_i_2_n_0\,
      I4 => \oarg_sw_length_we_i1__0\,
      O => \oarg_sw_length_we_i[4]_i_1_n_0\
    );
\oarg_sw_length_we_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(0),
      I3 => \reg_sel[13]_i_2_n_0\,
      I4 => \oarg_sw_length_we_i1__0\,
      O => \oarg_sw_length_we_i[5]_i_1_n_0\
    );
\oarg_sw_length_we_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000000000000"
    )
        port map (
      I0 => \reg_sel[15]_i_8_n_0\,
      I1 => s_axi_araddr(2),
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(2),
      I4 => \reg_sel[15]_i_9_n_0\,
      I5 => \oarg_sw_length_we_i1__0\,
      O => \oarg_sw_length_we_i[6]_i_1_n_0\
    );
\oarg_sw_length_we_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \reg_sel[15]_i_8_n_0\,
      I1 => s_axi_araddr(2),
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(2),
      I4 => \reg_sel[15]_i_9_n_0\,
      I5 => \oarg_sw_length_we_i1__0\,
      O => \oarg_sw_length_we_i[7]_i_1_n_0\
    );
\oarg_sw_length_we_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A200000000"
    )
        port map (
      I0 => \OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_3_n_0\,
      I1 => s_axi_awaddr(5),
      I2 => s_axi_arvalid,
      I3 => s_axi_araddr(5),
      I4 => p_0_in(0),
      I5 => \OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_2_n_0\,
      O => \oarg_sw_length_we_i1__0\
    );
\oarg_sw_length_we_i_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => \oarg_sw_length_we_i[0]_i_1_n_0\,
      Q => \^q\(0)
    );
\oarg_sw_length_we_i_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => \oarg_sw_length_we_i[1]_i_1_n_0\,
      Q => \^q\(1)
    );
\oarg_sw_length_we_i_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => \oarg_sw_length_we_i[2]_i_1_n_0\,
      Q => \^q\(2)
    );
\oarg_sw_length_we_i_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => \oarg_sw_length_we_i[3]_i_1_n_0\,
      Q => \^q\(3)
    );
\oarg_sw_length_we_i_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => \oarg_sw_length_we_i[4]_i_1_n_0\,
      Q => \^q\(4)
    );
\oarg_sw_length_we_i_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => \oarg_sw_length_we_i[5]_i_1_n_0\,
      Q => \^q\(5)
    );
\oarg_sw_length_we_i_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => \oarg_sw_length_we_i[6]_i_1_n_0\,
      Q => \^q\(6)
    );
\oarg_sw_length_we_i_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => \oarg_sw_length_we_i[7]_i_1_n_0\,
      Q => \^q\(7)
    );
rd_addr_rdy_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => s_axi_arvalid,
      O => rd_start
    );
rd_addr_rdy_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => axi_rst,
      D => rd_start,
      Q => s_axi_arready
    );
\rd_bank_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_start,
      D => s_axi_araddr(4),
      Q => rd_bank_addr(0),
      R => '0'
    );
\rd_bank_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_start,
      D => s_axi_araddr(5),
      Q => rd_bank_addr(1),
      R => '0'
    );
\rd_bank_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_start,
      D => s_axi_araddr(6),
      Q => rd_bank_addr(2),
      R => '0'
    );
\rd_bank_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_start,
      D => s_axi_araddr(7),
      Q => rd_bank_addr(3),
      R => '0'
    );
\rd_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rd_data[0]_i_2_n_0\,
      I1 => \rd_data[0]_i_3_n_0\,
      I2 => \rd_data[0]_i_4_n_0\,
      I3 => \rd_data[0]_i_5_n_0\,
      I4 => \rd_data[0]_i_6_n_0\,
      I5 => \rd_data[0]_i_7_n_0\,
      O => rd_data(0)
    );
\rd_data[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0C000000000"
    )
        port map (
      I0 => \rd_data[3]_i_5_0\(28),
      I1 => \rd_data[3]_i_5_0\(12),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[0]_i_10_n_0\
    );
\rd_data[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0C00000000"
    )
        port map (
      I0 => \rd_data[3]_i_5_0\(20),
      I1 => \rd_data[3]_i_5_0\(4),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[0]_i_11_n_0\
    );
\rd_data[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => host_oarg_rst(0),
      I1 => status_ap_start,
      I2 => rd_reg_addr(3),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(1),
      O => \rd_data[0]_i_12_n_0\
    );
\rd_data[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0000C00"
    )
        port map (
      I0 => \^in0\(0),
      I1 => \^oarg_rqt_enable_i\(0),
      I2 => rd_reg_addr(3),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(1),
      O => \rd_data[0]_i_13_n_0\
    );
\rd_data[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A0C0"
    )
        port map (
      I0 => \rd_data[3]_i_2_0\(24),
      I1 => \rd_data[3]_i_2_0\(8),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[0]_i_14_n_0\
    );
\rd_data[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \rd_data[3]_i_2_0\(16),
      I1 => \rd_data[3]_i_2_0\(0),
      I2 => rd_reg_addr(0),
      I3 => rd_reg_addr(3),
      I4 => rd_reg_addr(2),
      I5 => rd_reg_addr(1),
      O => \rd_data[0]_i_15_n_0\
    );
\rd_data[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0C000000000"
    )
        port map (
      I0 => \rd_data[3]_i_2_0\(28),
      I1 => \rd_data[3]_i_2_0\(12),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[0]_i_16_n_0\
    );
\rd_data[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0C00000000"
    )
        port map (
      I0 => \rd_data[3]_i_2_0\(20),
      I1 => \rd_data[3]_i_2_0\(4),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[0]_i_17_n_0\
    );
\rd_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \rd_data[31]_i_5_n_0\,
      I1 => rd_reg_addr(1),
      I2 => rd_reg_addr(2),
      I3 => rd_reg_addr(3),
      I4 => rd_reg_addr(0),
      I5 => \ctrl_reg_reg_n_0_[0]\,
      O => \rd_data[0]_i_2_n_0\
    );
\rd_data[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \rd_data[3]_i_13_n_0\,
      I1 => \rd_data[0]_i_8_n_0\,
      I2 => \rd_data[0]_i_9_n_0\,
      I3 => \rd_data[0]_i_10_n_0\,
      I4 => \rd_data[0]_i_11_n_0\,
      O => \rd_data[0]_i_3_n_0\
    );
\rd_data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => rd_bank_addr(3),
      I1 => rd_bank_addr(1),
      I2 => rd_bank_addr(2),
      I3 => rd_bank_addr(0),
      I4 => \rd_data[3]_i_11_n_0\,
      I5 => \^m_axis_0_tdest\(0),
      O => \rd_data[0]_i_4_n_0\
    );
\rd_data[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => rd_reg_addr(0),
      I1 => \rd_data[31]_i_5_n_0\,
      I2 => \rd_data[0]_i_12_n_0\,
      I3 => \rd_data[0]_i_13_n_0\,
      O => \rd_data[0]_i_5_n_0\
    );
\rd_data[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \rd_data[5]_i_3_n_0\,
      I1 => \rd_data[0]_i_14_n_0\,
      I2 => \rd_data[0]_i_15_n_0\,
      I3 => \rd_data[0]_i_16_n_0\,
      I4 => \rd_data[0]_i_17_n_0\,
      O => \rd_data[0]_i_6_n_0\
    );
\rd_data[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \rd_data[4]_i_6_n_0\,
      I1 => \^iarg_rqt_enable_gen.reg_reg[2]_0\(0),
      I2 => \rd_data[31]_i_5_n_0\,
      I3 => \rd_data[2]_i_16_n_0\,
      I4 => host_iarg_rst(0),
      O => \rd_data[0]_i_7_n_0\
    );
\rd_data[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A0C0"
    )
        port map (
      I0 => \rd_data[3]_i_5_0\(24),
      I1 => \rd_data[3]_i_5_0\(8),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[0]_i_8_n_0\
    );
\rd_data[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \rd_data[3]_i_5_0\(16),
      I1 => \rd_data[3]_i_5_0\(0),
      I2 => rd_reg_addr(0),
      I3 => rd_reg_addr(3),
      I4 => rd_reg_addr(2),
      I5 => rd_reg_addr(1),
      O => \rd_data[0]_i_9_n_0\
    );
\rd_data[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[10]\,
      O => rd_data(10)
    );
\rd_data[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[11]\,
      O => rd_data(11)
    );
\rd_data[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[12]\,
      O => rd_data(12)
    );
\rd_data[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[13]\,
      O => rd_data(13)
    );
\rd_data[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[14]\,
      O => rd_data(14)
    );
\rd_data[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[15]\,
      O => rd_data(15)
    );
\rd_data[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[16]\,
      O => rd_data(16)
    );
\rd_data[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[17]\,
      O => rd_data(17)
    );
\rd_data[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[18]\,
      O => rd_data(18)
    );
\rd_data[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[19]\,
      O => rd_data(19)
    );
\rd_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rd_data[1]_i_2_n_0\,
      I1 => \rd_data[1]_i_3_n_0\,
      I2 => \rd_data[1]_i_4_n_0\,
      I3 => \rd_data[1]_i_5_n_0\,
      I4 => \rd_data[1]_i_6_n_0\,
      I5 => \rd_data[1]_i_7_n_0\,
      O => rd_data(1)
    );
\rd_data[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0C000000000"
    )
        port map (
      I0 => \rd_data[3]_i_5_0\(29),
      I1 => \rd_data[3]_i_5_0\(13),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[1]_i_10_n_0\
    );
\rd_data[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0C00000000"
    )
        port map (
      I0 => \rd_data[3]_i_5_0\(21),
      I1 => \rd_data[3]_i_5_0\(5),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[1]_i_11_n_0\
    );
\rd_data[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A0C0"
    )
        port map (
      I0 => \rd_data[3]_i_2_0\(25),
      I1 => \rd_data[3]_i_2_0\(9),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[1]_i_12_n_0\
    );
\rd_data[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \rd_data[3]_i_2_0\(17),
      I1 => \rd_data[3]_i_2_0\(1),
      I2 => rd_reg_addr(0),
      I3 => rd_reg_addr(3),
      I4 => rd_reg_addr(2),
      I5 => rd_reg_addr(1),
      O => \rd_data[1]_i_13_n_0\
    );
\rd_data[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0C000000000"
    )
        port map (
      I0 => \rd_data[3]_i_2_0\(29),
      I1 => \rd_data[3]_i_2_0\(13),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[1]_i_14_n_0\
    );
\rd_data[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0C00000000"
    )
        port map (
      I0 => \rd_data[3]_i_2_0\(21),
      I1 => \rd_data[3]_i_2_0\(5),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[1]_i_15_n_0\
    );
\rd_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \rd_data[31]_i_5_n_0\,
      I1 => rd_reg_addr(1),
      I2 => rd_reg_addr(2),
      I3 => rd_reg_addr(3),
      I4 => rd_reg_addr(0),
      I5 => glb_int_en,
      O => \rd_data[1]_i_2_n_0\
    );
\rd_data[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \rd_data[3]_i_13_n_0\,
      I1 => \rd_data[1]_i_8_n_0\,
      I2 => \rd_data[1]_i_9_n_0\,
      I3 => \rd_data[1]_i_10_n_0\,
      I4 => \rd_data[1]_i_11_n_0\,
      O => \rd_data[1]_i_3_n_0\
    );
\rd_data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => rd_bank_addr(3),
      I1 => rd_bank_addr(1),
      I2 => rd_bank_addr(2),
      I3 => rd_bank_addr(0),
      I4 => \rd_data[3]_i_11_n_0\,
      I5 => \^m_axis_0_tdest\(1),
      O => \rd_data[1]_i_4_n_0\
    );
\rd_data[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^iarg_rqt_enable_gen.reg_reg[2]_0\(1),
      I1 => rd_reg_addr(1),
      I2 => rd_reg_addr(2),
      I3 => rd_reg_addr(3),
      I4 => rd_reg_addr(0),
      I5 => \rd_data[31]_i_5_n_0\,
      O => \rd_data[1]_i_5_n_0\
    );
\rd_data[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \rd_data[5]_i_3_n_0\,
      I1 => \rd_data[1]_i_12_n_0\,
      I2 => \rd_data[1]_i_13_n_0\,
      I3 => \rd_data[1]_i_14_n_0\,
      I4 => \rd_data[1]_i_15_n_0\,
      O => \rd_data[1]_i_6_n_0\
    );
\rd_data[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \rd_data[2]_i_16_n_0\,
      I1 => host_iarg_rst(1),
      I2 => \rd_data[31]_i_5_n_0\,
      I3 => \rd_data[3]_i_12_n_0\,
      I4 => status_ap_done,
      O => \rd_data[1]_i_7_n_0\
    );
\rd_data[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A0C0"
    )
        port map (
      I0 => \rd_data[3]_i_5_0\(25),
      I1 => \rd_data[3]_i_5_0\(9),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[1]_i_8_n_0\
    );
\rd_data[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \rd_data[3]_i_5_0\(17),
      I1 => \rd_data[3]_i_5_0\(1),
      I2 => rd_reg_addr(0),
      I3 => rd_reg_addr(3),
      I4 => rd_reg_addr(2),
      I5 => rd_reg_addr(1),
      O => \rd_data[1]_i_9_n_0\
    );
\rd_data[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[20]\,
      O => rd_data(20)
    );
\rd_data[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[21]\,
      O => rd_data(21)
    );
\rd_data[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[22]\,
      O => rd_data(22)
    );
\rd_data[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[23]\,
      O => rd_data(23)
    );
\rd_data[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[24]\,
      O => rd_data(24)
    );
\rd_data[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[25]\,
      O => rd_data(25)
    );
\rd_data[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[26]\,
      O => rd_data(26)
    );
\rd_data[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[27]\,
      O => rd_data(27)
    );
\rd_data[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[28]\,
      O => rd_data(28)
    );
\rd_data[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[29]\,
      O => rd_data(29)
    );
\rd_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rd_data[2]_i_2_n_0\,
      I1 => \rd_data[2]_i_3_n_0\,
      I2 => \rd_data[2]_i_4_n_0\,
      I3 => \rd_data[2]_i_5_n_0\,
      I4 => \rd_data[2]_i_6_n_0\,
      I5 => \rd_data[2]_i_7_n_0\,
      O => rd_data(2)
    );
\rd_data[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0C000000000"
    )
        port map (
      I0 => \rd_data[3]_i_5_0\(30),
      I1 => \rd_data[3]_i_5_0\(14),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[2]_i_10_n_0\
    );
\rd_data[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0C00000000"
    )
        port map (
      I0 => \rd_data[3]_i_5_0\(22),
      I1 => \rd_data[3]_i_5_0\(6),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[2]_i_11_n_0\
    );
\rd_data[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A0C0"
    )
        port map (
      I0 => \rd_data[3]_i_2_0\(26),
      I1 => \rd_data[3]_i_2_0\(10),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[2]_i_12_n_0\
    );
\rd_data[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \rd_data[3]_i_2_0\(18),
      I1 => \rd_data[3]_i_2_0\(2),
      I2 => rd_reg_addr(0),
      I3 => rd_reg_addr(3),
      I4 => rd_reg_addr(2),
      I5 => rd_reg_addr(1),
      O => \rd_data[2]_i_13_n_0\
    );
\rd_data[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0C000000000"
    )
        port map (
      I0 => \rd_data[3]_i_2_0\(30),
      I1 => \rd_data[3]_i_2_0\(14),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[2]_i_14_n_0\
    );
\rd_data[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0C00000000"
    )
        port map (
      I0 => \rd_data[3]_i_2_0\(22),
      I1 => \rd_data[3]_i_2_0\(6),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[2]_i_15_n_0\
    );
\rd_data[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rd_reg_addr(1),
      I1 => rd_reg_addr(2),
      I2 => rd_reg_addr(3),
      I3 => rd_reg_addr(0),
      O => \rd_data[2]_i_16_n_0\
    );
\rd_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \rd_data[31]_i_5_n_0\,
      I1 => rd_reg_addr(1),
      I2 => rd_reg_addr(2),
      I3 => rd_reg_addr(3),
      I4 => rd_reg_addr(0),
      I5 => \ctrl_reg_reg_n_0_[2]\,
      O => \rd_data[2]_i_2_n_0\
    );
\rd_data[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \rd_data[3]_i_13_n_0\,
      I1 => \rd_data[2]_i_8_n_0\,
      I2 => \rd_data[2]_i_9_n_0\,
      I3 => \rd_data[2]_i_10_n_0\,
      I4 => \rd_data[2]_i_11_n_0\,
      O => \rd_data[2]_i_3_n_0\
    );
\rd_data[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => rd_bank_addr(3),
      I1 => rd_bank_addr(1),
      I2 => rd_bank_addr(2),
      I3 => rd_bank_addr(0),
      I4 => \rd_data[3]_i_11_n_0\,
      I5 => \^m_axis_0_tdest\(2),
      O => \rd_data[2]_i_4_n_0\
    );
\rd_data[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^iarg_rqt_enable_gen.reg_reg[2]_0\(2),
      I1 => rd_reg_addr(1),
      I2 => rd_reg_addr(2),
      I3 => rd_reg_addr(3),
      I4 => rd_reg_addr(0),
      I5 => \rd_data[31]_i_5_n_0\,
      O => \rd_data[2]_i_5_n_0\
    );
\rd_data[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \rd_data[5]_i_3_n_0\,
      I1 => \rd_data[2]_i_12_n_0\,
      I2 => \rd_data[2]_i_13_n_0\,
      I3 => \rd_data[2]_i_14_n_0\,
      I4 => \rd_data[2]_i_15_n_0\,
      O => \rd_data[2]_i_6_n_0\
    );
\rd_data[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \rd_data[2]_i_16_n_0\,
      I1 => host_iarg_rst(2),
      I2 => \rd_data[31]_i_5_n_0\,
      I3 => \rd_data[3]_i_12_n_0\,
      I4 => status_ap_idle,
      O => \rd_data[2]_i_7_n_0\
    );
\rd_data[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A0C0"
    )
        port map (
      I0 => \rd_data[3]_i_5_0\(26),
      I1 => \rd_data[3]_i_5_0\(10),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[2]_i_8_n_0\
    );
\rd_data[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \rd_data[3]_i_5_0\(18),
      I1 => \rd_data[3]_i_5_0\(2),
      I2 => rd_reg_addr(0),
      I3 => rd_reg_addr(3),
      I4 => rd_reg_addr(2),
      I5 => rd_reg_addr(1),
      O => \rd_data[2]_i_9_n_0\
    );
\rd_data[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[30]\,
      O => rd_data(30)
    );
\rd_data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \^rd_data_vld_reg_0\,
      I2 => axi_rst,
      O => rd_data0
    );
\rd_data[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => rd_data_ce
    );
\rd_data[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[31]\,
      O => rd_data(31)
    );
\rd_data[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rd_data[31]_i_5_n_0\,
      I1 => rd_reg_addr(0),
      I2 => rd_reg_addr(3),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(1),
      O => \rd_data[31]_i_4_n_0\
    );
\rd_data[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rd_bank_addr(3),
      I1 => rd_bank_addr(1),
      I2 => rd_bank_addr(2),
      I3 => rd_bank_addr(0),
      O => \rd_data[31]_i_5_n_0\
    );
\rd_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \rd_data[3]_i_2_n_0\,
      I1 => \^m_axis_0_tdest\(3),
      I2 => \rd_data[3]_i_3_n_0\,
      I3 => \rd_data[3]_i_4_n_0\,
      I4 => \rd_data[3]_i_5_n_0\,
      I5 => \rd_data[3]_i_6_n_0\,
      O => rd_data(3)
    );
\rd_data[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0C00000000"
    )
        port map (
      I0 => \rd_data[3]_i_2_0\(23),
      I1 => \rd_data[3]_i_2_0\(7),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[3]_i_10_n_0\
    );
\rd_data[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rd_reg_addr(1),
      I1 => rd_reg_addr(2),
      I2 => rd_reg_addr(3),
      I3 => rd_reg_addr(0),
      O => \rd_data[3]_i_11_n_0\
    );
\rd_data[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => rd_reg_addr(1),
      I1 => rd_reg_addr(2),
      I2 => rd_reg_addr(3),
      I3 => rd_reg_addr(0),
      O => \rd_data[3]_i_12_n_0\
    );
\rd_data[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => rd_bank_addr(3),
      I1 => rd_bank_addr(2),
      I2 => rd_bank_addr(1),
      I3 => rd_bank_addr(0),
      O => \rd_data[3]_i_13_n_0\
    );
\rd_data[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A0C0"
    )
        port map (
      I0 => \rd_data[3]_i_5_0\(27),
      I1 => \rd_data[3]_i_5_0\(11),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[3]_i_14_n_0\
    );
\rd_data[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \rd_data[3]_i_5_0\(19),
      I1 => \rd_data[3]_i_5_0\(3),
      I2 => rd_reg_addr(0),
      I3 => rd_reg_addr(3),
      I4 => rd_reg_addr(2),
      I5 => rd_reg_addr(1),
      O => \rd_data[3]_i_15_n_0\
    );
\rd_data[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0C000000000"
    )
        port map (
      I0 => \rd_data[3]_i_5_0\(31),
      I1 => \rd_data[3]_i_5_0\(15),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[3]_i_16_n_0\
    );
\rd_data[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0C00000000"
    )
        port map (
      I0 => \rd_data[3]_i_5_0\(23),
      I1 => \rd_data[3]_i_5_0\(7),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[3]_i_17_n_0\
    );
\rd_data[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \rd_data[5]_i_3_n_0\,
      I1 => \rd_data[3]_i_7_n_0\,
      I2 => \rd_data[3]_i_8_n_0\,
      I3 => \rd_data[3]_i_9_n_0\,
      I4 => \rd_data[3]_i_10_n_0\,
      O => \rd_data[3]_i_2_n_0\
    );
\rd_data[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \rd_data[3]_i_11_n_0\,
      I1 => rd_bank_addr(0),
      I2 => rd_bank_addr(2),
      I3 => rd_bank_addr(1),
      I4 => rd_bank_addr(3),
      O => \rd_data[3]_i_3_n_0\
    );
\rd_data[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => status_ap_ready,
      I1 => \rd_data[3]_i_12_n_0\,
      I2 => rd_bank_addr(0),
      I3 => rd_bank_addr(2),
      I4 => rd_bank_addr(1),
      I5 => rd_bank_addr(3),
      O => \rd_data[3]_i_4_n_0\
    );
\rd_data[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \rd_data[3]_i_13_n_0\,
      I1 => \rd_data[3]_i_14_n_0\,
      I2 => \rd_data[3]_i_15_n_0\,
      I3 => \rd_data[3]_i_16_n_0\,
      I4 => \rd_data[3]_i_17_n_0\,
      O => \rd_data[3]_i_5_n_0\
    );
\rd_data[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \rd_data[31]_i_5_n_0\,
      I1 => rd_reg_addr(1),
      I2 => rd_reg_addr(2),
      I3 => rd_reg_addr(3),
      I4 => rd_reg_addr(0),
      I5 => \ctrl_reg_reg_n_0_[3]\,
      O => \rd_data[3]_i_6_n_0\
    );
\rd_data[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A0C0"
    )
        port map (
      I0 => \rd_data[3]_i_2_0\(27),
      I1 => \rd_data[3]_i_2_0\(11),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[3]_i_7_n_0\
    );
\rd_data[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \rd_data[3]_i_2_0\(19),
      I1 => \rd_data[3]_i_2_0\(3),
      I2 => rd_reg_addr(0),
      I3 => rd_reg_addr(3),
      I4 => rd_reg_addr(2),
      I5 => rd_reg_addr(1),
      O => \rd_data[3]_i_8_n_0\
    );
\rd_data[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0C000000000"
    )
        port map (
      I0 => \rd_data[3]_i_2_0\(31),
      I1 => \rd_data[3]_i_2_0\(15),
      I2 => rd_reg_addr(1),
      I3 => rd_reg_addr(2),
      I4 => rd_reg_addr(3),
      I5 => rd_reg_addr(0),
      O => \rd_data[3]_i_9_n_0\
    );
\rd_data[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rd_reg_addr(1),
      I1 => rd_reg_addr(2),
      I2 => rd_reg_addr(3),
      I3 => rd_reg_addr(0),
      O => \rd_data[4]_i_6_n_0\
    );
\rd_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8888F8888888"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[5]\,
      I2 => \rd_data_reg[5]_0\(0),
      I3 => \rd_data[5]_i_2_n_0\,
      I4 => \rd_data[5]_i_3_n_0\,
      I5 => \rd_data[5]_i_4_n_0\,
      O => rd_data(5)
    );
\rd_data[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rd_reg_addr(0),
      I1 => rd_reg_addr(3),
      I2 => rd_reg_addr(2),
      I3 => rd_reg_addr(1),
      O => \rd_data[5]_i_2_n_0\
    );
\rd_data[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => rd_bank_addr(3),
      I1 => rd_bank_addr(1),
      I2 => rd_bank_addr(2),
      I3 => rd_bank_addr(0),
      O => \rd_data[5]_i_3_n_0\
    );
\rd_data[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => rd_reg_addr(0),
      I1 => rd_reg_addr(3),
      I2 => rd_reg_addr(2),
      I3 => rd_reg_addr(1),
      I4 => \rd_data_reg[5]_0\(1),
      O => \rd_data[5]_i_4_n_0\
    );
\rd_data[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[6]\,
      O => rd_data(6)
    );
\rd_data[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[7]\,
      O => rd_data(7)
    );
\rd_data[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[8]\,
      O => rd_data(8)
    );
\rd_data[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rd_data[31]_i_4_n_0\,
      I1 => \ctrl_reg_reg_n_0_[9]\,
      O => rd_data(9)
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(0),
      Q => s_axi_rdata(0),
      R => rd_data0
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(10),
      Q => s_axi_rdata(10),
      R => rd_data0
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(11),
      Q => s_axi_rdata(11),
      R => rd_data0
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(12),
      Q => s_axi_rdata(12),
      R => rd_data0
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(13),
      Q => s_axi_rdata(13),
      R => rd_data0
    );
\rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(14),
      Q => s_axi_rdata(14),
      R => rd_data0
    );
\rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(15),
      Q => s_axi_rdata(15),
      R => rd_data0
    );
\rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(16),
      Q => s_axi_rdata(16),
      R => rd_data0
    );
\rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(17),
      Q => s_axi_rdata(17),
      R => rd_data0
    );
\rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(18),
      Q => s_axi_rdata(18),
      R => rd_data0
    );
\rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(19),
      Q => s_axi_rdata(19),
      R => rd_data0
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(1),
      Q => s_axi_rdata(1),
      R => rd_data0
    );
\rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(20),
      Q => s_axi_rdata(20),
      R => rd_data0
    );
\rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(21),
      Q => s_axi_rdata(21),
      R => rd_data0
    );
\rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(22),
      Q => s_axi_rdata(22),
      R => rd_data0
    );
\rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(23),
      Q => s_axi_rdata(23),
      R => rd_data0
    );
\rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(24),
      Q => s_axi_rdata(24),
      R => rd_data0
    );
\rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(25),
      Q => s_axi_rdata(25),
      R => rd_data0
    );
\rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(26),
      Q => s_axi_rdata(26),
      R => rd_data0
    );
\rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(27),
      Q => s_axi_rdata(27),
      R => rd_data0
    );
\rd_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(28),
      Q => s_axi_rdata(28),
      R => rd_data0
    );
\rd_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(29),
      Q => s_axi_rdata(29),
      R => rd_data0
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(2),
      Q => s_axi_rdata(2),
      R => rd_data0
    );
\rd_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(30),
      Q => s_axi_rdata(30),
      R => rd_data0
    );
\rd_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(31),
      Q => s_axi_rdata(31),
      R => rd_data0
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(3),
      Q => s_axi_rdata(3),
      R => rd_data0
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(4),
      Q => s_axi_rdata(4),
      R => rd_data0
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(5),
      Q => s_axi_rdata(5),
      R => rd_data0
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(6),
      Q => s_axi_rdata(6),
      R => rd_data0
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(7),
      Q => s_axi_rdata(7),
      R => rd_data0
    );
\rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(8),
      Q => s_axi_rdata(8),
      R => rd_data0
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_data_ce,
      D => rd_data(9),
      Q => s_axi_rdata(9),
      R => rd_data0
    );
rd_data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700FFFFFF00FF00"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \^wr_resp_vld_reg_0\,
      I2 => s_axi_rready,
      I3 => \^rd_data_vld_reg_0\,
      I4 => state(1),
      I5 => state(0),
      O => rd_data_vld_i_1_n_0
    );
rd_data_vld_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => axi_rst,
      D => rd_data_vld_i_1_n_0,
      Q => \^rd_data_vld_reg_0\
    );
\rd_reg_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_start,
      D => s_axi_araddr(0),
      Q => rd_reg_addr(0),
      R => '0'
    );
\rd_reg_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_start,
      D => s_axi_araddr(1),
      Q => rd_reg_addr(1),
      R => '0'
    );
\rd_reg_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_start,
      D => s_axi_araddr(2),
      Q => rd_reg_addr(2),
      R => '0'
    );
\rd_reg_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => rd_start,
      D => s_axi_araddr(3),
      Q => rd_reg_addr(3),
      R => '0'
    );
\reg_sel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(1),
      I3 => s_axi_araddr(3),
      I4 => s_axi_awaddr(3),
      I5 => \reg_sel[10]_i_2_n_0\,
      O => \reg_sel[0]_i_1_n_0\
    );
\reg_sel[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B830880000000000"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(1),
      I3 => s_axi_araddr(3),
      I4 => s_axi_awaddr(3),
      I5 => \reg_sel[10]_i_2_n_0\,
      O => \reg_sel[10]_i_1_n_0\
    );
\reg_sel[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_araddr(2),
      I2 => s_axi_awaddr(0),
      I3 => s_axi_arvalid,
      I4 => s_axi_araddr(0),
      O => \reg_sel[10]_i_2_n_0\
    );
\reg_sel[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(0),
      I3 => s_axi_araddr(3),
      I4 => s_axi_awaddr(3),
      I5 => \reg_sel[13]_i_2_n_0\,
      O => \reg_sel[12]_i_1_n_0\
    );
\reg_sel[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B830880000000000"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(0),
      I3 => s_axi_araddr(3),
      I4 => s_axi_awaddr(3),
      I5 => \reg_sel[13]_i_2_n_0\,
      O => \reg_sel[13]_i_1_n_0\
    );
\reg_sel[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_araddr(2),
      I2 => s_axi_awaddr(1),
      I3 => s_axi_arvalid,
      I4 => s_axi_araddr(1),
      O => \reg_sel[13]_i_2_n_0\
    );
\reg_sel[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^rd_data_vld_reg_0\,
      I2 => axi_rst,
      O => reg_sel0
    );
\reg_sel[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A200A000000000"
    )
        port map (
      I0 => \reg_sel[15]_i_4_n_0\,
      I1 => s_axi_awaddr(7),
      I2 => s_axi_arvalid,
      I3 => s_axi_araddr(7),
      I4 => \reg_sel[15]_i_5_n_0\,
      I5 => \reg_sel[15]_i_6_n_0\,
      O => gp_reg_start
    );
\reg_sel[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \reg_sel[15]_i_7_n_0\,
      I1 => s_axi_araddr(2),
      I2 => s_axi_arvalid,
      I3 => s_axi_awaddr(2),
      I4 => \reg_sel[15]_i_8_n_0\,
      I5 => \reg_sel[15]_i_9_n_0\,
      O => host_ioscalar_re_i
    );
\reg_sel[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => \reg_sel[15]_i_4_n_0\
    );
\reg_sel[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      O => \reg_sel[15]_i_5_n_0\
    );
\reg_sel[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(6),
      I3 => s_axi_araddr(4),
      I4 => s_axi_awaddr(4),
      I5 => p_0_in(1),
      O => \reg_sel[15]_i_6_n_0\
    );
\reg_sel[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(3),
      O => \reg_sel[15]_i_7_n_0\
    );
\reg_sel[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(0),
      O => \reg_sel[15]_i_8_n_0\
    );
\reg_sel[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(1),
      O => \reg_sel[15]_i_9_n_0\
    );
\reg_sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(1),
      I3 => s_axi_araddr(3),
      I4 => s_axi_awaddr(3),
      I5 => \reg_sel[3]_i_2_n_0\,
      O => \reg_sel[1]_i_1_n_0\
    );
\reg_sel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(3),
      I3 => s_axi_araddr(1),
      I4 => s_axi_awaddr(1),
      I5 => \reg_sel[10]_i_2_n_0\,
      O => \reg_sel[2]_i_1_n_0\
    );
\reg_sel[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(3),
      I3 => s_axi_araddr(1),
      I4 => s_axi_awaddr(1),
      I5 => \reg_sel[3]_i_2_n_0\,
      O => \reg_sel[3]_i_1_n_0\
    );
\reg_sel[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_araddr(0),
      I2 => s_axi_awaddr(2),
      I3 => s_axi_arvalid,
      I4 => s_axi_araddr(2),
      O => \reg_sel[3]_i_2_n_0\
    );
\reg_sel[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(0),
      I3 => s_axi_araddr(3),
      I4 => s_axi_awaddr(3),
      I5 => \reg_sel[13]_i_2_n_0\,
      O => \reg_sel[4]_i_1_n_0\
    );
\reg_sel[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(3),
      I3 => s_axi_araddr(0),
      I4 => s_axi_awaddr(0),
      I5 => \reg_sel[13]_i_2_n_0\,
      O => \reg_sel[5]_i_1_n_0\
    );
\reg_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => gp_reg_start,
      D => \reg_sel[0]_i_1_n_0\,
      Q => \reg_sel_reg_n_0_[0]\,
      R => reg_sel0
    );
\reg_sel_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => gp_reg_start,
      D => \reg_sel[10]_i_1_n_0\,
      Q => p_0_in11_in,
      R => reg_sel0
    );
\reg_sel_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => gp_reg_start,
      D => \reg_sel[12]_i_1_n_0\,
      Q => p_0_in9_in,
      R => reg_sel0
    );
\reg_sel_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => gp_reg_start,
      D => \reg_sel[13]_i_1_n_0\,
      Q => p_0_in8_in,
      R => reg_sel0
    );
\reg_sel_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => gp_reg_start,
      D => host_ioscalar_re_i,
      Q => p_0_in7_in,
      R => reg_sel0
    );
\reg_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => gp_reg_start,
      D => \reg_sel[1]_i_1_n_0\,
      Q => p_0_in24_in,
      R => reg_sel0
    );
\reg_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => gp_reg_start,
      D => \reg_sel[2]_i_1_n_0\,
      Q => p_0_in18_in,
      R => reg_sel0
    );
\reg_sel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => gp_reg_start,
      D => \reg_sel[3]_i_1_n_0\,
      Q => p_0_in16_in,
      R => reg_sel0
    );
\reg_sel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => gp_reg_start,
      D => \reg_sel[4]_i_1_n_0\,
      Q => p_0_in14_in,
      R => reg_sel0
    );
\reg_sel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => gp_reg_start,
      D => \reg_sel[5]_i_1_n_0\,
      Q => p_0_in12_in,
      R => reg_sel0
    );
status_ap_done_clr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_0_in24_in,
      I1 => s_axi_wstrb(0),
      I2 => \^s_axi_awready\,
      I3 => s_axi_wdata(1),
      O => status_ap_done_clr0
    );
status_ap_done_clr_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => status_ap_done_clr0,
      Q => status_ap_done_clr
    );
status_ap_idle_clr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_0_in24_in,
      I1 => s_axi_wstrb(0),
      I2 => \^s_axi_awready\,
      I3 => s_axi_wdata(2),
      O => status_ap_idle_clr0
    );
status_ap_idle_clr_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => status_ap_idle_clr0,
      Q => status_ap_idle_clr
    );
status_ap_ready_clr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_0_in24_in,
      I1 => s_axi_wstrb(0),
      I2 => \^s_axi_awready\,
      I3 => s_axi_wdata(3),
      O => status_ap_ready_clr0
    );
status_ap_ready_clr_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => status_ap_ready_clr0,
      Q => status_ap_ready_clr
    );
status_ap_start_clr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_0_in24_in,
      I1 => s_axi_wstrb(0),
      I2 => \^s_axi_awready\,
      I3 => s_axi_wdata(0),
      O => status_ap_start_clr0
    );
status_ap_start_clr_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^axi_ap_rst\,
      D => status_ap_start_clr0,
      Q => status_ap_start_clr
    );
\wr_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(0),
      Q => \^wr_data_i_reg[23]_0\(0),
      R => '0'
    );
\wr_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(10),
      Q => host_iscalar_dout(10),
      R => '0'
    );
\wr_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(11),
      Q => host_iscalar_dout(11),
      R => '0'
    );
\wr_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(12),
      Q => \^wr_data_i_reg[23]_0\(6),
      R => '0'
    );
\wr_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(13),
      Q => \^wr_data_i_reg[23]_0\(7),
      R => '0'
    );
\wr_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(14),
      Q => \^wr_data_i_reg[23]_0\(8),
      R => '0'
    );
\wr_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(15),
      Q => \^wr_data_i_reg[23]_0\(9),
      R => '0'
    );
\wr_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(16),
      Q => \^wr_data_i_reg[23]_0\(10),
      R => '0'
    );
\wr_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(17),
      Q => \^wr_data_i_reg[23]_0\(11),
      R => '0'
    );
\wr_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(18),
      Q => \^wr_data_i_reg[23]_0\(12),
      R => '0'
    );
\wr_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(19),
      Q => \^wr_data_i_reg[23]_0\(13),
      R => '0'
    );
\wr_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(1),
      Q => \^wr_data_i_reg[23]_0\(1),
      R => '0'
    );
\wr_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(20),
      Q => \^wr_data_i_reg[23]_0\(14),
      R => '0'
    );
\wr_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(21),
      Q => \^wr_data_i_reg[23]_0\(15),
      R => '0'
    );
\wr_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(22),
      Q => \^wr_data_i_reg[23]_0\(16),
      R => '0'
    );
\wr_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(23),
      Q => \^wr_data_i_reg[23]_0\(17),
      R => '0'
    );
\wr_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(24),
      Q => host_iscalar_dout(24),
      R => '0'
    );
\wr_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(25),
      Q => host_iscalar_dout(25),
      R => '0'
    );
\wr_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(26),
      Q => host_iscalar_dout(26),
      R => '0'
    );
\wr_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(27),
      Q => host_iscalar_dout(27),
      R => '0'
    );
\wr_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(28),
      Q => host_iscalar_dout(28),
      R => '0'
    );
\wr_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(29),
      Q => host_iscalar_dout(29),
      R => '0'
    );
\wr_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(2),
      Q => \^wr_data_i_reg[23]_0\(2),
      R => '0'
    );
\wr_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(30),
      Q => host_iscalar_dout(30),
      R => '0'
    );
\wr_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(31),
      Q => host_iscalar_dout(31),
      R => '0'
    );
\wr_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(3),
      Q => \^wr_data_i_reg[23]_0\(3),
      R => '0'
    );
\wr_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(4),
      Q => \^wr_data_i_reg[23]_0\(4),
      R => '0'
    );
\wr_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(5),
      Q => \^wr_data_i_reg[23]_0\(5),
      R => '0'
    );
\wr_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(6),
      Q => host_iscalar_dout(6),
      R => '0'
    );
\wr_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(7),
      Q => host_iscalar_dout(7),
      R => '0'
    );
\wr_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(8),
      Q => host_iscalar_dout(8),
      R => '0'
    );
\wr_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(9),
      Q => host_iscalar_dout(9),
      R => '0'
    );
wr_data_rdy_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      I2 => s_axi_wvalid,
      I3 => state(0),
      I4 => state(1),
      O => wr_addr_rdy
    );
wr_data_rdy_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => axi_rst,
      D => wr_addr_rdy,
      Q => \^s_axi_awready\
    );
wr_resp_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFFCCCCCCCC"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \^wr_resp_vld_reg_0\,
      I2 => s_axi_rready,
      I3 => \^rd_data_vld_reg_0\,
      I4 => state(0),
      I5 => state(1),
      O => wr_resp_vld_i_1_n_0
    );
wr_resp_vld_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => axi_rst,
      D => wr_resp_vld_i_1_n_0,
      Q => \^wr_resp_vld_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs is
  port (
    \rd_pntr_bin_reg[0]_0\ : out STD_LOGIC;
    \NEW_INTRO.next_rd_gray_reg[0]\ : out STD_LOGIC;
    \NEW_INTRO.MB1.pntr_dist_reg[0]\ : out STD_LOGIC;
    \rd_pntr_bin_reg[0]_1\ : out STD_LOGIC;
    \wr_pntr_gc_reg[0]_0\ : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    \Q_reg_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \rd_pntr_gc_reg[0]_0\ : in STD_LOGIC;
    s_axis_0_tlast : in STD_LOGIC;
    s_axis_0_tvalid : in STD_LOGIC;
    \NEW_INTRO.MB1.pntr_dist_reg[0]_0\ : in STD_LOGIC;
    \NEW_INTRO.empty_n_reg\ : in STD_LOGIC;
    mb_pop_ok : in STD_LOGIC;
    mb_iarg_rdy_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.MB1.pntr_dist_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_bins : in STD_LOGIC;
    \NEW_INTRO.full_n_reg\ : in STD_LOGIC;
    \NEW_INTRO.full_n_reg_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs is
  signal p_0_in : STD_LOGIC;
  signal rd_pntr_bin : STD_LOGIC;
  signal rd_pntr_gc : STD_LOGIC;
  signal \rd_q[1]_1\ : STD_LOGIC;
  signal \rd_q[2]_3\ : STD_LOGIC;
  signal \rd_q[3]_5\ : STD_LOGIC;
  signal \rd_q[4]_6\ : STD_LOGIC;
  signal wr_pntr_bin : STD_LOGIC;
  signal wr_pntr_gc : STD_LOGIC;
  signal \wr_q[1]_0\ : STD_LOGIC;
  signal \wr_q[2]_2\ : STD_LOGIC;
  signal \wr_q[3]_4\ : STD_LOGIC;
begin
\NEW_INTRO.MB1.pntr_dist[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40007FFF7FFF4000"
    )
        port map (
      I0 => \NEW_INTRO.MB1.pntr_dist_reg[0]_1\(0),
      I1 => \NEW_INTRO.MB1.pntr_dist_reg[0]_0\,
      I2 => s_axis_0_tvalid,
      I3 => s_axis_0_tlast,
      I4 => wr_bins,
      I5 => rd_pntr_bin,
      O => \NEW_INTRO.MB1.pntr_dist_reg[0]\
    );
\NEW_INTRO.empty_n_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70BF7FB0"
    )
        port map (
      I0 => \NEW_INTRO.empty_n_reg\,
      I1 => mb_pop_ok,
      I2 => mb_iarg_rdy_i(0),
      I3 => wr_pntr_bin,
      I4 => \rd_pntr_gc_reg[0]_0\,
      O => \NEW_INTRO.next_rd_gray_reg[0]\
    );
\NEW_INTRO.full_n_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007FFFBFFFBF00"
    )
        port map (
      I0 => rd_pntr_bin,
      I1 => s_axis_0_tlast,
      I2 => s_axis_0_tvalid,
      I3 => \NEW_INTRO.MB1.pntr_dist_reg[0]_0\,
      I4 => \NEW_INTRO.full_n_reg\,
      I5 => \NEW_INTRO.full_n_reg_0\,
      O => \rd_pntr_bin_reg[0]_1\
    );
\NEW_INTRO.status_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09999999"
    )
        port map (
      I0 => rd_pntr_bin,
      I1 => \wr_pntr_gc_reg[0]_0\,
      I2 => s_axis_0_tlast,
      I3 => s_axis_0_tvalid,
      I4 => \NEW_INTRO.MB1.pntr_dist_reg[0]_0\,
      O => \rd_pntr_bin_reg[0]_0\
    );
\gsync_stage[1].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_95
     port map (
      \Q_reg_reg[0]_0\ => \out\,
      aclk => aclk,
      \out\ => \wr_q[1]_0\,
      wr_pntr_gc => wr_pntr_gc
    );
\gsync_stage[1].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_96
     port map (
      \Q_reg_reg[0]_0\ => \Q_reg_reg[0]\,
      \out\ => \rd_q[1]_1\,
      rd_pntr_gc => rd_pntr_gc,
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[2].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_97
     port map (
      \Q_reg_reg[0]_0\ => \wr_q[1]_0\,
      \Q_reg_reg[0]_1\ => \out\,
      aclk => aclk,
      \out\ => \wr_q[2]_2\
    );
\gsync_stage[2].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_98
     port map (
      \Q_reg_reg[0]_0\ => \rd_q[1]_1\,
      \Q_reg_reg[0]_1\ => \Q_reg_reg[0]\,
      \out\ => \rd_q[2]_3\,
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[3].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_99
     port map (
      \Q_reg_reg[0]_0\ => \wr_q[2]_2\,
      \Q_reg_reg[0]_1\ => \out\,
      aclk => aclk,
      \out\ => \wr_q[3]_4\
    );
\gsync_stage[3].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_100
     port map (
      \Q_reg_reg[0]_0\ => \rd_q[2]_3\,
      \Q_reg_reg[0]_1\ => \Q_reg_reg[0]\,
      \out\ => \rd_q[3]_5\,
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[4].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_101
     port map (
      \Q_reg_reg[0]_0\ => \wr_q[3]_4\,
      \Q_reg_reg[0]_1\ => \out\,
      aclk => aclk,
      \out\ => p_0_in
    );
\gsync_stage[4].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_102
     port map (
      \Q_reg_reg[0]_0\ => \rd_q[3]_5\,
      \Q_reg_reg[0]_1\ => \Q_reg_reg[0]\,
      \out\ => \rd_q[4]_6\,
      s_axis_aclk => s_axis_aclk
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \rd_q[4]_6\,
      Q => rd_pntr_bin
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \rd_pntr_gc_reg[0]_0\,
      Q => rd_pntr_gc
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => p_0_in,
      Q => wr_pntr_bin
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \wr_pntr_gc_reg[0]_0\,
      Q => wr_pntr_gc
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs_77 is
  port (
    \rd_pntr_bin_reg[0]_0\ : out STD_LOGIC;
    \wr_pntr_gc_reg[0]_0\ : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    \Q_reg_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \rd_pntr_gc_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs_77 : entity is "axis_accelerator_adapter_v2_1_16_clk_x_pntrs";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs_77 is
  signal \rd_pntr_gc_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_q[1]_8\ : STD_LOGIC;
  signal \rd_q[2]_10\ : STD_LOGIC;
  signal \rd_q[3]_12\ : STD_LOGIC;
  signal \rd_q[4]_13\ : STD_LOGIC;
  signal \wr_pntr_gc_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_q[1]_7\ : STD_LOGIC;
  signal \wr_q[2]_9\ : STD_LOGIC;
  signal \wr_q[3]_11\ : STD_LOGIC;
begin
\gsync_stage[1].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_87
     port map (
      \Q_reg_reg[0]_0\ => \wr_pntr_gc_reg_n_0_[0]\,
      \Q_reg_reg[0]_1\ => \out\,
      aclk => aclk,
      \out\ => \wr_q[1]_7\
    );
\gsync_stage[1].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_88
     port map (
      \Q_reg_reg[0]_0\ => \rd_pntr_gc_reg_n_0_[0]\,
      \Q_reg_reg[0]_1\ => \Q_reg_reg[0]\,
      \out\ => \rd_q[1]_8\,
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[2].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_89
     port map (
      \Q_reg_reg[0]_0\ => \wr_q[1]_7\,
      \Q_reg_reg[0]_1\ => \out\,
      aclk => aclk,
      \out\ => \wr_q[2]_9\
    );
\gsync_stage[2].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_90
     port map (
      \Q_reg_reg[0]_0\ => \rd_q[1]_8\,
      \Q_reg_reg[0]_1\ => \Q_reg_reg[0]\,
      \out\ => \rd_q[2]_10\,
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[3].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_91
     port map (
      \Q_reg_reg[0]_0\ => \wr_q[2]_9\,
      \Q_reg_reg[0]_1\ => \out\,
      aclk => aclk,
      \out\ => \wr_q[3]_11\
    );
\gsync_stage[3].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_92
     port map (
      \Q_reg_reg[0]_0\ => \rd_q[2]_10\,
      \Q_reg_reg[0]_1\ => \Q_reg_reg[0]\,
      \out\ => \rd_q[3]_12\,
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[4].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_93
     port map (
      \Q_reg_reg[0]_0\ => \out\,
      aclk => aclk,
      \out\ => \wr_q[3]_11\
    );
\gsync_stage[4].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_94
     port map (
      \Q_reg_reg[0]_0\ => \rd_q[3]_12\,
      \Q_reg_reg[0]_1\ => \Q_reg_reg[0]\,
      \out\ => \rd_q[4]_13\,
      s_axis_aclk => s_axis_aclk
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \rd_q[4]_13\,
      Q => \rd_pntr_bin_reg[0]_0\
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \rd_pntr_gc_reg[0]_0\,
      Q => \rd_pntr_gc_reg_n_0_[0]\
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \wr_pntr_gc_reg[0]_0\,
      Q => \wr_pntr_gc_reg_n_0_[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs_78 is
  port (
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    \Q_reg_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs_78 : entity is "axis_accelerator_adapter_v2_1_16_clk_x_pntrs";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs_78 is
  signal \rd_q[1]_15\ : STD_LOGIC;
  signal \rd_q[2]_17\ : STD_LOGIC;
  signal \rd_q[3]_19\ : STD_LOGIC;
  signal \wr_q[1]_14\ : STD_LOGIC;
  signal \wr_q[2]_16\ : STD_LOGIC;
  signal \wr_q[3]_18\ : STD_LOGIC;
begin
\gsync_stage[1].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_79
     port map (
      \Q_reg_reg[0]_0\ => \out\,
      aclk => aclk,
      \out\ => \wr_q[1]_14\
    );
\gsync_stage[1].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_80
     port map (
      \Q_reg_reg[0]_0\ => \Q_reg_reg[0]\,
      \out\ => \rd_q[1]_15\,
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[2].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_81
     port map (
      \Q_reg_reg[0]_0\ => \wr_q[1]_14\,
      \Q_reg_reg[0]_1\ => \out\,
      aclk => aclk,
      \out\ => \wr_q[2]_16\
    );
\gsync_stage[2].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_82
     port map (
      \Q_reg_reg[0]_0\ => \rd_q[1]_15\,
      \Q_reg_reg[0]_1\ => \Q_reg_reg[0]\,
      \out\ => \rd_q[2]_17\,
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[3].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_83
     port map (
      \Q_reg_reg[0]_0\ => \wr_q[2]_16\,
      \Q_reg_reg[0]_1\ => \out\,
      aclk => aclk,
      \out\ => \wr_q[3]_18\
    );
\gsync_stage[3].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_84
     port map (
      \Q_reg_reg[0]_0\ => \rd_q[2]_17\,
      \Q_reg_reg[0]_1\ => \Q_reg_reg[0]\,
      \out\ => \rd_q[3]_19\,
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[4].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_85
     port map (
      \Q_reg_reg[0]_0\ => \out\,
      aclk => aclk,
      \out\ => \wr_q[3]_18\
    );
\gsync_stage[4].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_86
     port map (
      \Q_reg_reg[0]_0\ => \Q_reg_reg[0]\,
      \out\ => \rd_q[3]_19\,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized0\ is
  port (
    s_axis_1_tlast_0 : out STD_LOGIC;
    \NEW_INTRO.empty_n_reg\ : out STD_LOGIC;
    s_axis_1_tlast_1 : out STD_LOGIC;
    s_axis_1_tlast : in STD_LOGIC;
    s_axis_1_tvalid : in STD_LOGIC;
    \NEW_INTRO.full_n_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mb_iarg_rdy_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.empty_n_reg_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_pntr_gc_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \NEW_INTRO.full_n_reg_0\ : in STD_LOGIC;
    \NEW_INTRO.full_n_reg_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized0\ : entity is "axis_accelerator_adapter_v2_1_16_clk_x_pntrs";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized0\ is
  signal \NEW_INTRO.empty_n_i_3_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.status_empty_i_i_2_n_0\ : STD_LOGIC;
  signal bin2gray : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal eqOp1_out : STD_LOGIC;
  signal eqOp4_out : STD_LOGIC;
  signal gray2bin : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_pntr_bin[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_pntr_bin[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_pntr_bin_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_pntr_bin_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_pntr_bin_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_pntr_gc[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_pntr_gc[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_pntr_gc_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_pntr_gc_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_pntr_gc_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_q[1]_22\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rd_q[2]_24\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rd_q[3]_26\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rd_q[4]_28\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wr_pntr_bin_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_pntr_bin_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_pntr_bin_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_pntr_gc_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_pntr_gc_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_pntr_gc_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_q[1]_21\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wr_q[2]_23\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wr_q[3]_25\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wr_q[4]_27\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_bin[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rd_pntr_bin[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rd_pntr_gc[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \wr_pntr_bin[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \wr_pntr_bin[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair42";
begin
\NEW_INTRO.empty_n_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F70"
    )
        port map (
      I0 => eqOp1_out,
      I1 => E(0),
      I2 => mb_iarg_rdy_i(0),
      I3 => \NEW_INTRO.empty_n_i_3_n_0\,
      O => \NEW_INTRO.empty_n_reg\
    );
\NEW_INTRO.empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \NEW_INTRO.empty_n_reg_0\(0),
      I1 => \wr_pntr_bin_reg_n_0_[0]\,
      I2 => \wr_pntr_bin_reg_n_0_[2]\,
      I3 => \NEW_INTRO.empty_n_reg_0\(2),
      I4 => \wr_pntr_bin_reg_n_0_[1]\,
      I5 => \NEW_INTRO.empty_n_reg_0\(1),
      O => eqOp1_out
    );
\NEW_INTRO.empty_n_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(0),
      I1 => \wr_pntr_bin_reg_n_0_[0]\,
      I2 => \wr_pntr_bin_reg_n_0_[2]\,
      I3 => Q(2),
      I4 => \wr_pntr_bin_reg_n_0_[1]\,
      I5 => Q(1),
      O => \NEW_INTRO.empty_n_i_3_n_0\
    );
\NEW_INTRO.full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7F00"
    )
        port map (
      I0 => eqOp4_out,
      I1 => s_axis_1_tlast,
      I2 => s_axis_1_tvalid,
      I3 => \NEW_INTRO.full_n_reg\,
      I4 => \NEW_INTRO.full_n_reg_0\,
      O => s_axis_1_tlast_1
    );
\NEW_INTRO.full_n_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \NEW_INTRO.full_n_reg_1\(0),
      I1 => \rd_pntr_bin_reg_n_0_[0]\,
      I2 => \rd_pntr_bin_reg_n_0_[2]\,
      I3 => \NEW_INTRO.full_n_reg_1\(2),
      I4 => \rd_pntr_bin_reg_n_0_[1]\,
      I5 => \NEW_INTRO.full_n_reg_1\(1),
      O => eqOp4_out
    );
\NEW_INTRO.status_empty_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \NEW_INTRO.status_empty_i_i_2_n_0\,
      I1 => s_axis_1_tlast,
      I2 => s_axis_1_tvalid,
      I3 => \NEW_INTRO.full_n_reg\,
      O => s_axis_1_tlast_0
    );
\NEW_INTRO.status_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rd_pntr_bin_reg_n_0_[0]\,
      I1 => \wr_pntr_gc_reg[2]_0\(0),
      I2 => \wr_pntr_gc_reg[2]_0\(2),
      I3 => \rd_pntr_bin_reg_n_0_[2]\,
      I4 => \wr_pntr_gc_reg[2]_0\(1),
      I5 => \rd_pntr_bin_reg_n_0_[1]\,
      O => \NEW_INTRO.status_empty_i_i_2_n_0\
    );
\gsync_stage[1].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_69\
     port map (
      D(2 downto 0) => \wr_q[1]_21\(2 downto 0),
      Q(2) => \wr_pntr_gc_reg_n_0_[2]\,
      Q(1) => \wr_pntr_gc_reg_n_0_[1]\,
      Q(0) => \wr_pntr_gc_reg_n_0_[0]\,
      aclk => aclk,
      \out\ => \out\
    );
\gsync_stage[1].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_70\
     port map (
      AR(0) => AR(0),
      D(2 downto 0) => \rd_q[1]_22\(2 downto 0),
      Q(2) => \rd_pntr_gc_reg_n_0_[2]\,
      Q(1) => \rd_pntr_gc_reg_n_0_[1]\,
      Q(0) => \rd_pntr_gc_reg_n_0_[0]\,
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[2].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_71\
     port map (
      D(2 downto 0) => \wr_q[2]_23\(2 downto 0),
      \Q_reg_reg[2]_0\(2 downto 0) => \wr_q[1]_21\(2 downto 0),
      aclk => aclk,
      \out\ => \out\
    );
\gsync_stage[2].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_72\
     port map (
      AR(0) => AR(0),
      D(2 downto 0) => \rd_q[2]_24\(2 downto 0),
      \Q_reg_reg[2]_0\(2 downto 0) => \rd_q[1]_22\(2 downto 0),
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[3].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_73\
     port map (
      D(2 downto 0) => \wr_q[3]_25\(2 downto 0),
      \Q_reg_reg[2]_0\(2 downto 0) => \wr_q[2]_23\(2 downto 0),
      aclk => aclk,
      \out\ => \out\
    );
\gsync_stage[3].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_74\
     port map (
      AR(0) => AR(0),
      D(2 downto 0) => \rd_q[3]_26\(2 downto 0),
      \Q_reg_reg[2]_0\(2 downto 0) => \rd_q[2]_24\(2 downto 0),
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[4].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_75\
     port map (
      D(2 downto 0) => \wr_q[3]_25\(2 downto 0),
      \Q_reg_reg[2]_0\ => \out\,
      aclk => aclk,
      \out\(2 downto 0) => \wr_q[4]_27\(2 downto 0)
    );
\gsync_stage[4].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_76\
     port map (
      AR(0) => AR(0),
      D(2 downto 0) => \rd_q[3]_26\(2 downto 0),
      \out\(2 downto 0) => \rd_q[4]_28\(2 downto 0),
      s_axis_aclk => s_axis_aclk
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rd_q[4]_28\(0),
      I1 => \rd_q[4]_28\(2),
      I2 => \rd_q[4]_28\(1),
      O => \rd_pntr_bin[0]_i_1_n_0\
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_q[4]_28\(1),
      I1 => \rd_q[4]_28\(2),
      O => \rd_pntr_bin[1]_i_1_n_0\
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \rd_pntr_bin[0]_i_1_n_0\,
      Q => \rd_pntr_bin_reg_n_0_[0]\
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \rd_pntr_bin[1]_i_1_n_0\,
      Q => \rd_pntr_bin_reg_n_0_[1]\
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \rd_q[4]_28\(2),
      Q => \rd_pntr_bin_reg_n_0_[2]\
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \rd_pntr_gc[0]_i_1_n_0\
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \rd_pntr_gc[1]_i_1_n_0\
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \rd_pntr_gc[0]_i_1_n_0\,
      Q => \rd_pntr_gc_reg_n_0_[0]\
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \rd_pntr_gc[1]_i_1_n_0\,
      Q => \rd_pntr_gc_reg_n_0_[1]\
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(2),
      Q => \rd_pntr_gc_reg_n_0_[2]\
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wr_q[4]_27\(0),
      I1 => \wr_q[4]_27\(2),
      I2 => \wr_q[4]_27\(1),
      O => gray2bin(0)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_q[4]_27\(1),
      I1 => \wr_q[4]_27\(2),
      O => gray2bin(1)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(0),
      Q => \wr_pntr_bin_reg_n_0_[0]\
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(1),
      Q => \wr_pntr_bin_reg_n_0_[1]\
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \wr_q[4]_27\(2),
      Q => \wr_pntr_bin_reg_n_0_[2]\
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_pntr_gc_reg[2]_0\(1),
      I1 => \wr_pntr_gc_reg[2]_0\(0),
      O => bin2gray(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_pntr_gc_reg[2]_0\(2),
      I1 => \wr_pntr_gc_reg[2]_0\(1),
      O => bin2gray(1)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(0),
      Q => \wr_pntr_gc_reg_n_0_[0]\
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(1),
      Q => \wr_pntr_gc_reg_n_0_[1]\
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \wr_pntr_gc_reg[2]_0\(2),
      Q => \wr_pntr_gc_reg_n_0_[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized0_54\ is
  port (
    \NEW_INTRO.wr_gray_ahead_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rd_pntr_gc_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized0_54\ : entity is "axis_accelerator_adapter_v2_1_16_clk_x_pntrs";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized0_54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized0_54\ is
  signal bin2gray : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_pntr_bin[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_pntr_bin[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_pntr_bin_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_pntr_bin_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_pntr_bin_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_pntr_gc[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_pntr_gc[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_pntr_gc_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_pntr_gc_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_pntr_gc_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_q[1]_30\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rd_q[2]_32\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rd_q[3]_34\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rd_q[4]_36\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wr_pntr_gc_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_pntr_gc_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_pntr_gc_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_q[1]_29\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wr_q[2]_31\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wr_q[3]_33\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_bin[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rd_pntr_bin[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rd_pntr_gc[0]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1__0\ : label is "soft_lutpair45";
begin
\NEW_INTRO.full_n_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(0),
      I1 => \rd_pntr_bin_reg_n_0_[0]\,
      I2 => \rd_pntr_bin_reg_n_0_[2]\,
      I3 => Q(2),
      I4 => \rd_pntr_bin_reg_n_0_[1]\,
      I5 => Q(1),
      O => \NEW_INTRO.wr_gray_ahead_reg[0]\
    );
\gsync_stage[1].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0\
     port map (
      D(2 downto 0) => \wr_q[1]_29\(2 downto 0),
      Q(2) => \wr_pntr_gc_reg_n_0_[2]\,
      Q(1) => \wr_pntr_gc_reg_n_0_[1]\,
      Q(0) => \wr_pntr_gc_reg_n_0_[0]\,
      aclk => aclk,
      \out\ => \out\
    );
\gsync_stage[1].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_62\
     port map (
      AR(0) => AR(0),
      D(2 downto 0) => \rd_q[1]_30\(2 downto 0),
      Q(2) => \rd_pntr_gc_reg_n_0_[2]\,
      Q(1) => \rd_pntr_gc_reg_n_0_[1]\,
      Q(0) => \rd_pntr_gc_reg_n_0_[0]\,
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[2].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_63\
     port map (
      D(2 downto 0) => \wr_q[2]_31\(2 downto 0),
      \Q_reg_reg[2]_0\(2 downto 0) => \wr_q[1]_29\(2 downto 0),
      aclk => aclk,
      \out\ => \out\
    );
\gsync_stage[2].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_64\
     port map (
      AR(0) => AR(0),
      D(2 downto 0) => \rd_q[2]_32\(2 downto 0),
      \Q_reg_reg[2]_0\(2 downto 0) => \rd_q[1]_30\(2 downto 0),
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[3].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_65\
     port map (
      D(2 downto 0) => \wr_q[3]_33\(2 downto 0),
      \Q_reg_reg[2]_0\(2 downto 0) => \wr_q[2]_31\(2 downto 0),
      aclk => aclk,
      \out\ => \out\
    );
\gsync_stage[3].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_66\
     port map (
      AR(0) => AR(0),
      D(2 downto 0) => \rd_q[3]_34\(2 downto 0),
      \Q_reg_reg[2]_0\(2 downto 0) => \rd_q[2]_32\(2 downto 0),
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[4].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_67\
     port map (
      D(2 downto 0) => \wr_q[3]_33\(2 downto 0),
      aclk => aclk,
      \out\ => \out\
    );
\gsync_stage[4].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_68\
     port map (
      AR(0) => AR(0),
      D(2 downto 0) => \rd_q[3]_34\(2 downto 0),
      \out\(2 downto 0) => \rd_q[4]_36\(2 downto 0),
      s_axis_aclk => s_axis_aclk
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rd_q[4]_36\(0),
      I1 => \rd_q[4]_36\(2),
      I2 => \rd_q[4]_36\(1),
      O => \rd_pntr_bin[0]_i_1_n_0\
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_q[4]_36\(1),
      I1 => \rd_q[4]_36\(2),
      O => \rd_pntr_bin[1]_i_1_n_0\
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \rd_pntr_bin[0]_i_1_n_0\,
      Q => \rd_pntr_bin_reg_n_0_[0]\
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \rd_pntr_bin[1]_i_1_n_0\,
      Q => \rd_pntr_bin_reg_n_0_[1]\
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \rd_q[4]_36\(2),
      Q => \rd_pntr_bin_reg_n_0_[2]\
    );
\rd_pntr_gc[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_pntr_gc_reg[2]_0\(1),
      I1 => \rd_pntr_gc_reg[2]_0\(0),
      O => \rd_pntr_gc[0]_i_1__0_n_0\
    );
\rd_pntr_gc[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_pntr_gc_reg[2]_0\(2),
      I1 => \rd_pntr_gc_reg[2]_0\(1),
      O => \rd_pntr_gc[1]_i_1__0_n_0\
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \rd_pntr_gc[0]_i_1__0_n_0\,
      Q => \rd_pntr_gc_reg_n_0_[0]\
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \rd_pntr_gc[1]_i_1__0_n_0\,
      Q => \rd_pntr_gc_reg_n_0_[1]\
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \rd_pntr_gc_reg[2]_0\(2),
      Q => \rd_pntr_gc_reg_n_0_[2]\
    );
\wr_pntr_gc[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => bin2gray(0)
    );
\wr_pntr_gc[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => bin2gray(1)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(0),
      Q => \wr_pntr_gc_reg_n_0_[0]\
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(1),
      Q => \wr_pntr_gc_reg_n_0_[1]\
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => \wr_pntr_gc_reg_n_0_[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.rd_pntr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.MBn.pntr_dist_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_pntr_gc_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \NEW_INTRO.MBn.pntr_dist_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \NEW_INTRO.MBn.pntr_dist_reg[1]_0\ : in STD_LOGIC;
    s_axis_1_tvalid : in STD_LOGIC;
    s_axis_1_tlast : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized1\ : entity is "axis_accelerator_adapter_v2_1_16_clk_x_pntrs";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized1\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NEW_INTRO.MBn.pntr_dist[1]_i_2_n_0\ : STD_LOGIC;
  signal \^new_intro.rd_pntr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gsync_stage[4].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \rd_pntr_bin_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_pntr_bin_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_pntr_gc_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_pntr_gc_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_q[1]_38\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_q[2]_40\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_q[3]_42\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_q[4]_44\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \wr_pntr_gc_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_pntr_gc_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_q[1]_37\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wr_q[2]_39\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wr_q[3]_41\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \NEW_INTRO.MBn.pntr_dist[1]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \NEW_INTRO.wr_pntr[1]_i_2\ : label is "soft_lutpair46";
begin
  D(0) <= \^d\(0);
  \NEW_INTRO.rd_pntr_reg[1]\(0) <= \^new_intro.rd_pntr_reg[1]\(0);
\NEW_INTRO.MBn.pntr_dist[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40007FFF7FFF4000"
    )
        port map (
      I0 => \NEW_INTRO.MBn.pntr_dist_reg[1]\(0),
      I1 => \NEW_INTRO.MBn.pntr_dist_reg[1]_0\,
      I2 => s_axis_1_tvalid,
      I3 => s_axis_1_tlast,
      I4 => Q(0),
      I5 => \rd_pntr_bin_reg_n_0_[0]\,
      O => \NEW_INTRO.MBn.pntr_dist_reg[0]\(0)
    );
\NEW_INTRO.MBn.pntr_dist[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFFFF60000000"
    )
        port map (
      I0 => \NEW_INTRO.MBn.pntr_dist_reg[1]\(0),
      I1 => \NEW_INTRO.MBn.pntr_dist_reg[1]\(1),
      I2 => \NEW_INTRO.MBn.pntr_dist_reg[1]_0\,
      I3 => s_axis_1_tvalid,
      I4 => s_axis_1_tlast,
      I5 => \NEW_INTRO.MBn.pntr_dist[1]_i_2_n_0\,
      O => \NEW_INTRO.MBn.pntr_dist_reg[0]\(1)
    );
\NEW_INTRO.MBn.pntr_dist[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \rd_pntr_bin_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \rd_pntr_bin_reg_n_0_[1]\,
      I3 => Q(1),
      O => \NEW_INTRO.MBn.pntr_dist[1]_i_2_n_0\
    );
\NEW_INTRO.rd_pntr[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_pntr_gc_reg[1]_0\(1),
      I1 => \rd_pntr_gc_reg[1]_0\(0),
      O => \^new_intro.rd_pntr_reg[1]\(0)
    );
\NEW_INTRO.wr_pntr[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \^d\(0)
    );
\gsync_stage[1].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1\
     port map (
      D(1 downto 0) => \wr_q[1]_37\(1 downto 0),
      Q(1) => \wr_pntr_gc_reg_n_0_[1]\,
      Q(0) => \wr_pntr_gc_reg_n_0_[0]\,
      aclk => aclk,
      \out\ => \out\
    );
\gsync_stage[1].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_55\
     port map (
      AR(0) => AR(0),
      D(1 downto 0) => \rd_q[1]_38\(1 downto 0),
      Q(1) => \rd_pntr_gc_reg_n_0_[1]\,
      Q(0) => \rd_pntr_gc_reg_n_0_[0]\,
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[2].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_56\
     port map (
      D(1 downto 0) => \wr_q[2]_39\(1 downto 0),
      \Q_reg_reg[1]_0\(1 downto 0) => \wr_q[1]_37\(1 downto 0),
      aclk => aclk,
      \out\ => \out\
    );
\gsync_stage[2].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_57\
     port map (
      AR(0) => AR(0),
      D(1 downto 0) => \rd_q[2]_40\(1 downto 0),
      \Q_reg_reg[1]_0\(1 downto 0) => \rd_q[1]_38\(1 downto 0),
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[3].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_58\
     port map (
      D(1 downto 0) => \wr_q[3]_41\(1 downto 0),
      \Q_reg_reg[1]_0\(1 downto 0) => \wr_q[2]_39\(1 downto 0),
      aclk => aclk,
      \out\ => \out\
    );
\gsync_stage[3].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_59\
     port map (
      AR(0) => AR(0),
      D(1 downto 0) => \rd_q[3]_42\(1 downto 0),
      \Q_reg_reg[1]_0\(1 downto 0) => \rd_q[2]_40\(1 downto 0),
      s_axis_aclk => s_axis_aclk
    );
\gsync_stage[4].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_60\
     port map (
      D(1 downto 0) => \wr_q[3]_41\(1 downto 0),
      aclk => aclk,
      \out\ => \out\
    );
\gsync_stage[4].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_61\
     port map (
      AR(0) => AR(0),
      D(1) => \rd_q[4]_44\(1),
      D(0) => \gsync_stage[4].wr_stg_inst_n_1\,
      \Q_reg_reg[1]_0\(1 downto 0) => \rd_q[3]_42\(1 downto 0),
      s_axis_aclk => s_axis_aclk
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gsync_stage[4].wr_stg_inst_n_1\,
      Q => \rd_pntr_bin_reg_n_0_[0]\
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \rd_q[4]_44\(1),
      Q => \rd_pntr_bin_reg_n_0_[1]\
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \^new_intro.rd_pntr_reg[1]\(0),
      Q => \rd_pntr_gc_reg_n_0_[0]\
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \rd_pntr_gc_reg[1]_0\(1),
      Q => \rd_pntr_gc_reg_n_0_[1]\
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \^d\(0),
      Q => \wr_pntr_gc_reg_n_0_[0]\
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => \wr_pntr_gc_reg_n_0_[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper
     port map (
      D(17 downto 0) => D(17 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      E(0) => E(0),
      S_AXIS_TDATA(17 downto 0) => S_AXIS_TDATA(17 downto 0),
      aclk => aclk,
      \out\ => \out\,
      s_axis_aclk => s_axis_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      D(17 downto 0) => D(17 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      E(0) => E(0),
      S_AXIS_TDATA(17 downto 0) => S_AXIS_TDATA(17 downto 0),
      aclk => aclk,
      \out\ => \out\,
      s_axis_aclk => s_axis_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      D(17 downto 0) => D(17 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      E(0) => E(0),
      S_AXIS_TDATA(17 downto 0) => S_AXIS_TDATA(17 downto 0),
      aclk => aclk,
      \out\ => \out\,
      s_axis_aclk => s_axis_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      D(9 downto 0) => D(9 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      DIADI(10 downto 0) => DIADI(10 downto 0),
      E(0) => E(0),
      aclk => aclk,
      \out\ => \out\,
      s_axis_aclk => s_axis_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      D(17 downto 0) => D(17 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      E(0) => E(0),
      Q(17 downto 0) => Q(17 downto 0),
      aclk => aclk,
      m_axis_aclk => m_axis_aclk,
      \out\ => \out\,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      D(17 downto 0) => D(17 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      E(0) => E(0),
      Q(17 downto 0) => Q(17 downto 0),
      aclk => aclk,
      m_axis_aclk => m_axis_aclk,
      \out\ => \out\,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      D(17 downto 0) => D(17 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      E(0) => E(0),
      Q(17 downto 0) => Q(17 downto 0),
      aclk => aclk,
      m_axis_aclk => m_axis_aclk,
      \out\ => \out\,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tap_0_vld : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      D(11 downto 0) => D(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      DIADI(10 downto 0) => DIADI(10 downto 0),
      E(0) => E(0),
      aclk => aclk,
      ap_done => ap_done,
      m_axis_aclk => m_axis_aclk,
      \out\ => \out\,
      state(1 downto 0) => state(1 downto 0),
      tap_0_vld => tap_0_vld,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs is
  port (
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gnxpm_cdc.rd_pntr_gc_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gmux.gm[5].gms.ms\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gnxpm_cdc.wr_pntr_gc_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]\ : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs is
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bin2gray : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_10\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_2\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_3\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_4\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_5\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_6\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_7\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_8\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_9\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_10\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_4\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_6\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_7\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_8\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_9\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[9]_i_1_n_0\ : STD_LOGIC;
  signal gray2bin0 : STD_LOGIC;
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rd_q[1]_54\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rd_q[2]_56\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rd_q[3]_58\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rd_q[4]_60\ : STD_LOGIC_VECTOR ( 10 to 10 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^wr_pntr_rd_1\ : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \wr_q[1]_53\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \wr_q[2]_55\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \wr_q[3]_57\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \wr_q[4]_59\ : STD_LOGIC_VECTOR ( 10 to 10 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[2]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[4]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[5]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[6]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[8]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[9]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[5]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[6]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[8]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[9]_i_1\ : label is "soft_lutpair73";
begin
  WR_PNTR_RD(1 downto 0) <= \^wr_pntr_rd\(1 downto 0);
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => Q(0),
      I2 => \^rd_pntr_wr\(1),
      I3 => Q(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => \gmux.gm[4].gms.ms\(0),
      I2 => \^rd_pntr_wr\(1),
      I3 => \gmux.gm[4].gms.ms\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(0),
      I2 => \^wr_pntr_rd\(1),
      I3 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => Q(2),
      I2 => \^rd_pntr_wr\(3),
      I3 => Q(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gmux.gm[4].gms.ms\(2),
      I2 => \^rd_pntr_wr\(3),
      I3 => \gmux.gm[4].gms.ms\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd_1\(2),
      I1 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(2),
      I2 => \^wr_pntr_rd_1\(3),
      I3 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd_1\(2),
      I1 => \gmux.gm[5].gms.ms\(0),
      I2 => \^wr_pntr_rd_1\(3),
      I3 => \gmux.gm[5].gms.ms\(1),
      O => v1_reg_2(0)
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => Q(4),
      I2 => \^rd_pntr_wr\(5),
      I3 => Q(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => \gmux.gm[4].gms.ms\(4),
      I2 => \^rd_pntr_wr\(5),
      I3 => \gmux.gm[4].gms.ms\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd_1\(4),
      I1 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(4),
      I2 => \^wr_pntr_rd_1\(5),
      I3 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd_1\(4),
      I1 => \gmux.gm[5].gms.ms\(2),
      I2 => \^wr_pntr_rd_1\(5),
      I3 => \gmux.gm[5].gms.ms\(3),
      O => v1_reg_2(1)
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(6),
      I1 => Q(6),
      I2 => \^rd_pntr_wr\(7),
      I3 => Q(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(6),
      I1 => \gmux.gm[4].gms.ms\(6),
      I2 => \^rd_pntr_wr\(7),
      I3 => \gmux.gm[4].gms.ms\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd_1\(6),
      I1 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(6),
      I2 => \^wr_pntr_rd_1\(7),
      I3 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd_1\(6),
      I1 => \gmux.gm[5].gms.ms\(4),
      I2 => \^wr_pntr_rd_1\(7),
      I3 => \gmux.gm[5].gms.ms\(5),
      O => v1_reg_2(2)
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(8),
      I1 => Q(8),
      I2 => \^rd_pntr_wr\(9),
      I3 => Q(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(8),
      I1 => \gmux.gm[4].gms.ms\(8),
      I2 => \^rd_pntr_wr\(9),
      I3 => \gmux.gm[4].gms.ms\(9),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd_1\(8),
      I1 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(8),
      I2 => \^wr_pntr_rd_1\(9),
      I3 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(9),
      O => v1_reg_1(4)
    );
\gmux.gm[4].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd_1\(8),
      I1 => \gmux.gm[5].gms.ms\(6),
      I2 => \^wr_pntr_rd_1\(9),
      I3 => \gmux.gm[5].gms.ms\(7),
      O => v1_reg_2(3)
    );
\gmux.gm[5].gms.ms_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd_1\(10),
      I1 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(10),
      O => v1_reg_1(5)
    );
\gmux.gm[5].gms.ms_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd_1\(10),
      I1 => \gmux.gm[5].gms.ms\(8),
      O => v1_reg_2(4)
    );
\gnxpm_cdc.gsync_stage[1].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff
     port map (
      D(10 downto 0) => \wr_q[1]_53\(10 downto 0),
      Q(10 downto 0) => wr_pntr_gc(10 downto 0),
      m_axis_aclk => m_axis_aclk,
      \out\ => \out\
    );
\gnxpm_cdc.gsync_stage[1].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_27
     port map (
      D(10 downto 0) => \rd_q[1]_54\(10 downto 0),
      Q(10 downto 0) => rd_pntr_gc(10 downto 0),
      \Q_reg_reg[10]_0\ => \Q_reg_reg[0]\,
      aclk => aclk
    );
\gnxpm_cdc.gsync_stage[2].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_28
     port map (
      D(10 downto 0) => \wr_q[2]_55\(10 downto 0),
      \Q_reg_reg[10]_0\(10 downto 0) => \wr_q[1]_53\(10 downto 0),
      m_axis_aclk => m_axis_aclk,
      \out\ => \out\
    );
\gnxpm_cdc.gsync_stage[2].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_29
     port map (
      D(10 downto 0) => \rd_q[2]_56\(10 downto 0),
      \Q_reg_reg[0]_0\ => \Q_reg_reg[0]\,
      \Q_reg_reg[10]_0\(10 downto 0) => \rd_q[1]_54\(10 downto 0),
      aclk => aclk
    );
\gnxpm_cdc.gsync_stage[3].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_30
     port map (
      D(10 downto 0) => \wr_q[3]_57\(10 downto 0),
      \Q_reg_reg[10]_0\(10 downto 0) => \wr_q[2]_55\(10 downto 0),
      m_axis_aclk => m_axis_aclk,
      \out\ => \out\
    );
\gnxpm_cdc.gsync_stage[3].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_31
     port map (
      D(10 downto 0) => \rd_q[3]_58\(10 downto 0),
      \Q_reg_reg[10]_0\(10 downto 0) => \rd_q[2]_56\(10 downto 0),
      \Q_reg_reg[10]_1\ => \Q_reg_reg[0]\,
      aclk => aclk
    );
\gnxpm_cdc.gsync_stage[4].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_32
     port map (
      D(10 downto 0) => \wr_q[3]_57\(10 downto 0),
      \Q_reg_reg[0]_0\ => \out\,
      \Q_reg_reg[10]_0\(9) => gray2bin0,
      \Q_reg_reg[10]_0\(8) => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_2\,
      \Q_reg_reg[10]_0\(7) => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_3\,
      \Q_reg_reg[10]_0\(6) => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_4\,
      \Q_reg_reg[10]_0\(5) => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_5\,
      \Q_reg_reg[10]_0\(4) => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_6\,
      \Q_reg_reg[10]_0\(3) => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_7\,
      \Q_reg_reg[10]_0\(2) => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_8\,
      \Q_reg_reg[10]_0\(1) => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_9\,
      \Q_reg_reg[10]_0\(0) => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_10\,
      m_axis_aclk => m_axis_aclk,
      \out\(0) => \wr_q[4]_59\(10)
    );
\gnxpm_cdc.gsync_stage[4].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_33
     port map (
      D(10 downto 0) => \rd_q[3]_58\(10 downto 0),
      \Q_reg_reg[0]_0\ => \Q_reg_reg[0]\,
      \Q_reg_reg[10]_0\(9) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_1\,
      \Q_reg_reg[10]_0\(8) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_2\,
      \Q_reg_reg[10]_0\(7) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_3\,
      \Q_reg_reg[10]_0\(6) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_4\,
      \Q_reg_reg[10]_0\(5) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5\,
      \Q_reg_reg[10]_0\(4) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_6\,
      \Q_reg_reg[10]_0\(3) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_7\,
      \Q_reg_reg[10]_0\(2) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_8\,
      \Q_reg_reg[10]_0\(1) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_9\,
      \Q_reg_reg[10]_0\(0) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_10\,
      aclk => aclk,
      \out\(0) => \rd_q[4]_60\(10)
    );
\gnxpm_cdc.rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_10\,
      Q => \^rd_pntr_wr\(0)
    );
\gnxpm_cdc.rd_pntr_bin_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \rd_q[4]_60\(10),
      Q => RD_PNTR_WR(0)
    );
\gnxpm_cdc.rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_9\,
      Q => \^rd_pntr_wr\(1)
    );
\gnxpm_cdc.rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_8\,
      Q => \^rd_pntr_wr\(2)
    );
\gnxpm_cdc.rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_7\,
      Q => \^rd_pntr_wr\(3)
    );
\gnxpm_cdc.rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_6\,
      Q => \^rd_pntr_wr\(4)
    );
\gnxpm_cdc.rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5\,
      Q => \^rd_pntr_wr\(5)
    );
\gnxpm_cdc.rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_4\,
      Q => \^rd_pntr_wr\(6)
    );
\gnxpm_cdc.rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_3\,
      Q => \^rd_pntr_wr\(7)
    );
\gnxpm_cdc.rd_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_2\,
      Q => \^rd_pntr_wr\(8)
    );
\gnxpm_cdc.rd_pntr_bin_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_1\,
      Q => \^rd_pntr_wr\(9)
    );
\gnxpm_cdc.rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(1),
      I1 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(0),
      O => \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(2),
      I1 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(1),
      O => \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(3),
      I1 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(2),
      O => \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(4),
      I1 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(3),
      O => \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(5),
      I1 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(4),
      O => \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(6),
      I1 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(5),
      O => \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(7),
      I1 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(6),
      O => \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(8),
      I1 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(7),
      O => \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(9),
      I1 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(8),
      O => \gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(10),
      I1 => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(9),
      O => \gnxpm_cdc.rd_pntr_gc[9]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\,
      Q => rd_pntr_gc(0)
    );
\gnxpm_cdc.rd_pntr_gc_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(10),
      Q => rd_pntr_gc(10)
    );
\gnxpm_cdc.rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\,
      Q => rd_pntr_gc(1)
    );
\gnxpm_cdc.rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\,
      Q => rd_pntr_gc(2)
    );
\gnxpm_cdc.rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\,
      Q => rd_pntr_gc(3)
    );
\gnxpm_cdc.rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\,
      Q => rd_pntr_gc(4)
    );
\gnxpm_cdc.rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\,
      Q => rd_pntr_gc(5)
    );
\gnxpm_cdc.rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\,
      Q => rd_pntr_gc(6)
    );
\gnxpm_cdc.rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0\,
      Q => rd_pntr_gc(7)
    );
\gnxpm_cdc.rd_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0\,
      Q => rd_pntr_gc(8)
    );
\gnxpm_cdc.rd_pntr_gc_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[9]_i_1_n_0\,
      Q => rd_pntr_gc(9)
    );
\gnxpm_cdc.wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_10\,
      Q => \^wr_pntr_rd\(0)
    );
\gnxpm_cdc.wr_pntr_bin_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \wr_q[4]_59\(10),
      Q => \^wr_pntr_rd_1\(10)
    );
\gnxpm_cdc.wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_9\,
      Q => \^wr_pntr_rd\(1)
    );
\gnxpm_cdc.wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_8\,
      Q => \^wr_pntr_rd_1\(2)
    );
\gnxpm_cdc.wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_7\,
      Q => \^wr_pntr_rd_1\(3)
    );
\gnxpm_cdc.wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_6\,
      Q => \^wr_pntr_rd_1\(4)
    );
\gnxpm_cdc.wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_5\,
      Q => \^wr_pntr_rd_1\(5)
    );
\gnxpm_cdc.wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_4\,
      Q => \^wr_pntr_rd_1\(6)
    );
\gnxpm_cdc.wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_3\,
      Q => \^wr_pntr_rd_1\(7)
    );
\gnxpm_cdc.wr_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_2\,
      Q => \^wr_pntr_rd_1\(8)
    );
\gnxpm_cdc.wr_pntr_bin_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => \out\,
      D => gray2bin0,
      Q => \^wr_pntr_rd_1\(9)
    );
\gnxpm_cdc.wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(1),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(0),
      O => bin2gray(0)
    );
\gnxpm_cdc.wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(2),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(1),
      O => bin2gray(1)
    );
\gnxpm_cdc.wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(3),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(2),
      O => bin2gray(2)
    );
\gnxpm_cdc.wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(4),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(3),
      O => bin2gray(3)
    );
\gnxpm_cdc.wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(5),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(4),
      O => bin2gray(4)
    );
\gnxpm_cdc.wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(6),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(5),
      O => bin2gray(5)
    );
\gnxpm_cdc.wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(7),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(6),
      O => bin2gray(6)
    );
\gnxpm_cdc.wr_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(8),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(7),
      O => bin2gray(7)
    );
\gnxpm_cdc.wr_pntr_gc[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(9),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(8),
      O => bin2gray(8)
    );
\gnxpm_cdc.wr_pntr_gc[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(10),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(9),
      O => bin2gray(9)
    );
\gnxpm_cdc.wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => bin2gray(0),
      Q => wr_pntr_gc(0)
    );
\gnxpm_cdc.wr_pntr_gc_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(10),
      Q => wr_pntr_gc(10)
    );
\gnxpm_cdc.wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => bin2gray(1),
      Q => wr_pntr_gc(1)
    );
\gnxpm_cdc.wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => bin2gray(2),
      Q => wr_pntr_gc(2)
    );
\gnxpm_cdc.wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => bin2gray(3),
      Q => wr_pntr_gc(3)
    );
\gnxpm_cdc.wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => bin2gray(4),
      Q => wr_pntr_gc(4)
    );
\gnxpm_cdc.wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => bin2gray(5),
      Q => wr_pntr_gc(5)
    );
\gnxpm_cdc.wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => bin2gray(6),
      Q => wr_pntr_gc(6)
    );
\gnxpm_cdc.wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => bin2gray(7),
      Q => wr_pntr_gc(7)
    );
\gnxpm_cdc.wr_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => bin2gray(8),
      Q => wr_pntr_gc(8)
    );
\gnxpm_cdc.wr_pntr_gc_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => bin2gray(9),
      Q => wr_pntr_gc(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs_34 is
  port (
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 9 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gmux.gm[5].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gnxpm_cdc.wr_pntr_gc_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs_34 : entity is "fifo_generator_v13_1_4_clk_x_pntrs";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs_34 is
  signal bin2gray : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_10\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_2\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_3\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_4\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_5\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_6\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_7\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_8\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_9\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_10\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_4\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_6\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_7\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_8\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_9\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[9]_i_1_n_0\ : STD_LOGIC;
  signal gray2bin0 : STD_LOGIC;
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rd_q[1]_46\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rd_q[2]_48\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rd_q[3]_50\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rd_q[4]_52\ : STD_LOGIC_VECTOR ( 10 to 10 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \wr_q[1]_45\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \wr_q[2]_47\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \wr_q[3]_49\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \wr_q[4]_51\ : STD_LOGIC_VECTOR ( 10 to 10 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[7]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[8]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[9]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[6]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[9]_i_1\ : label is "soft_lutpair55";
begin
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => \gmux.gm[4].gms.ms\(0),
      I2 => \^rd_pntr_wr\(1),
      I3 => \gmux.gm[4].gms.ms\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => \gmux.gm[4].gms.ms_0\(0),
      I2 => \^rd_pntr_wr\(1),
      I3 => \gmux.gm[4].gms.ms_0\(1),
      O => v1_reg_2(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gmux.gm[4].gms.ms\(2),
      I2 => \^rd_pntr_wr\(3),
      I3 => \gmux.gm[4].gms.ms\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gmux.gm[4].gms.ms_0\(2),
      I2 => \^rd_pntr_wr\(3),
      I3 => \gmux.gm[4].gms.ms_0\(3),
      O => v1_reg_2(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => \gmux.gm[4].gms.ms\(4),
      I2 => \^rd_pntr_wr\(5),
      I3 => \gmux.gm[4].gms.ms\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => \gmux.gm[4].gms.ms_0\(4),
      I2 => \^rd_pntr_wr\(5),
      I3 => \gmux.gm[4].gms.ms_0\(5),
      O => v1_reg_2(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(6),
      I1 => \gmux.gm[4].gms.ms\(6),
      I2 => \^rd_pntr_wr\(7),
      I3 => \gmux.gm[4].gms.ms\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(6),
      I1 => \gmux.gm[4].gms.ms_0\(6),
      I2 => \^rd_pntr_wr\(7),
      I3 => \gmux.gm[4].gms.ms_0\(7),
      O => v1_reg_2(3)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(8),
      I1 => \gmux.gm[4].gms.ms\(8),
      I2 => \^rd_pntr_wr\(9),
      I3 => \gmux.gm[4].gms.ms\(9),
      O => v1_reg_1(4)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(8),
      I1 => \gmux.gm[4].gms.ms_0\(8),
      I2 => \^rd_pntr_wr\(9),
      I3 => \gmux.gm[4].gms.ms_0\(9),
      O => v1_reg_2(4)
    );
\gmux.gm[5].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(10),
      I1 => Q(10),
      O => v1_reg(0)
    );
\gmux.gm[5].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(10),
      I1 => \gmux.gm[5].gms.ms\(0),
      O => v1_reg_0(0)
    );
\gnxpm_cdc.gsync_stage[1].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_46
     port map (
      D(10 downto 0) => \wr_q[1]_45\(10 downto 0),
      Q(10 downto 0) => wr_pntr_gc(10 downto 0),
      aclk => aclk,
      \out\ => \out\
    );
\gnxpm_cdc.gsync_stage[1].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_47
     port map (
      AR(0) => AR(0),
      D(10 downto 0) => \rd_q[1]_46\(10 downto 0),
      Q(10 downto 0) => rd_pntr_gc(10 downto 0),
      s_axis_aclk => s_axis_aclk
    );
\gnxpm_cdc.gsync_stage[2].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_48
     port map (
      D(10 downto 0) => \wr_q[2]_47\(10 downto 0),
      \Q_reg_reg[10]_0\(10 downto 0) => \wr_q[1]_45\(10 downto 0),
      aclk => aclk,
      \out\ => \out\
    );
\gnxpm_cdc.gsync_stage[2].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_49
     port map (
      AR(0) => AR(0),
      D(10 downto 0) => \rd_q[2]_48\(10 downto 0),
      \Q_reg_reg[10]_0\(10 downto 0) => \rd_q[1]_46\(10 downto 0),
      s_axis_aclk => s_axis_aclk
    );
\gnxpm_cdc.gsync_stage[3].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_50
     port map (
      D(10 downto 0) => \wr_q[3]_49\(10 downto 0),
      \Q_reg_reg[10]_0\(10 downto 0) => \wr_q[2]_47\(10 downto 0),
      aclk => aclk,
      \out\ => \out\
    );
\gnxpm_cdc.gsync_stage[3].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_51
     port map (
      AR(0) => AR(0),
      D(10 downto 0) => \rd_q[3]_50\(10 downto 0),
      \Q_reg_reg[10]_0\(10 downto 0) => \rd_q[2]_48\(10 downto 0),
      s_axis_aclk => s_axis_aclk
    );
\gnxpm_cdc.gsync_stage[4].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_52
     port map (
      D(10 downto 0) => \wr_q[3]_49\(10 downto 0),
      \Q_reg_reg[0]_0\ => \out\,
      \Q_reg_reg[10]_0\(9) => gray2bin0,
      \Q_reg_reg[10]_0\(8) => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_2\,
      \Q_reg_reg[10]_0\(7) => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_3\,
      \Q_reg_reg[10]_0\(6) => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_4\,
      \Q_reg_reg[10]_0\(5) => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_5\,
      \Q_reg_reg[10]_0\(4) => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_6\,
      \Q_reg_reg[10]_0\(3) => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_7\,
      \Q_reg_reg[10]_0\(2) => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_8\,
      \Q_reg_reg[10]_0\(1) => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_9\,
      \Q_reg_reg[10]_0\(0) => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_10\,
      aclk => aclk,
      \out\(0) => \wr_q[4]_51\(10)
    );
\gnxpm_cdc.gsync_stage[4].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_53
     port map (
      AR(0) => AR(0),
      D(10 downto 0) => \rd_q[3]_50\(10 downto 0),
      \Q_reg_reg[10]_0\(9) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_1\,
      \Q_reg_reg[10]_0\(8) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_2\,
      \Q_reg_reg[10]_0\(7) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_3\,
      \Q_reg_reg[10]_0\(6) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_4\,
      \Q_reg_reg[10]_0\(5) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5\,
      \Q_reg_reg[10]_0\(4) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_6\,
      \Q_reg_reg[10]_0\(3) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_7\,
      \Q_reg_reg[10]_0\(2) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_8\,
      \Q_reg_reg[10]_0\(1) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_9\,
      \Q_reg_reg[10]_0\(0) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_10\,
      \out\(0) => \rd_q[4]_52\(10),
      s_axis_aclk => s_axis_aclk
    );
\gnxpm_cdc.rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_10\,
      Q => \^rd_pntr_wr\(0)
    );
\gnxpm_cdc.rd_pntr_bin_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \rd_q[4]_52\(10),
      Q => RD_PNTR_WR(0)
    );
\gnxpm_cdc.rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_9\,
      Q => \^rd_pntr_wr\(1)
    );
\gnxpm_cdc.rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_8\,
      Q => \^rd_pntr_wr\(2)
    );
\gnxpm_cdc.rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_7\,
      Q => \^rd_pntr_wr\(3)
    );
\gnxpm_cdc.rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_6\,
      Q => \^rd_pntr_wr\(4)
    );
\gnxpm_cdc.rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5\,
      Q => \^rd_pntr_wr\(5)
    );
\gnxpm_cdc.rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_4\,
      Q => \^rd_pntr_wr\(6)
    );
\gnxpm_cdc.rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_3\,
      Q => \^rd_pntr_wr\(7)
    );
\gnxpm_cdc.rd_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_2\,
      Q => \^rd_pntr_wr\(8)
    );
\gnxpm_cdc.rd_pntr_bin_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_1\,
      Q => \^rd_pntr_wr\(9)
    );
\gnxpm_cdc.rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      O => \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      O => \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      O => \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      O => \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      O => \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => Q(7),
      O => \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      O => \gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => Q(9),
      O => \gnxpm_cdc.rd_pntr_gc[9]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\,
      Q => rd_pntr_gc(0)
    );
\gnxpm_cdc.rd_pntr_gc_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => Q(10),
      Q => rd_pntr_gc(10)
    );
\gnxpm_cdc.rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\,
      Q => rd_pntr_gc(1)
    );
\gnxpm_cdc.rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\,
      Q => rd_pntr_gc(2)
    );
\gnxpm_cdc.rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\,
      Q => rd_pntr_gc(3)
    );
\gnxpm_cdc.rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\,
      Q => rd_pntr_gc(4)
    );
\gnxpm_cdc.rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\,
      Q => rd_pntr_gc(5)
    );
\gnxpm_cdc.rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\,
      Q => rd_pntr_gc(6)
    );
\gnxpm_cdc.rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0\,
      Q => rd_pntr_gc(7)
    );
\gnxpm_cdc.rd_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0\,
      Q => rd_pntr_gc(8)
    );
\gnxpm_cdc.rd_pntr_gc_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[9]_i_1_n_0\,
      Q => rd_pntr_gc(9)
    );
\gnxpm_cdc.wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_10\,
      Q => WR_PNTR_RD(0)
    );
\gnxpm_cdc.wr_pntr_bin_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \wr_q[4]_51\(10),
      Q => \^wr_pntr_rd\(10)
    );
\gnxpm_cdc.wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_9\,
      Q => WR_PNTR_RD(1)
    );
\gnxpm_cdc.wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_8\,
      Q => WR_PNTR_RD(2)
    );
\gnxpm_cdc.wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_7\,
      Q => WR_PNTR_RD(3)
    );
\gnxpm_cdc.wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_6\,
      Q => WR_PNTR_RD(4)
    );
\gnxpm_cdc.wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_5\,
      Q => WR_PNTR_RD(5)
    );
\gnxpm_cdc.wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_4\,
      Q => WR_PNTR_RD(6)
    );
\gnxpm_cdc.wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_3\,
      Q => WR_PNTR_RD(7)
    );
\gnxpm_cdc.wr_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_2\,
      Q => WR_PNTR_RD(8)
    );
\gnxpm_cdc.wr_pntr_bin_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => gray2bin0,
      Q => WR_PNTR_RD(9)
    );
\gnxpm_cdc.wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(1),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(0),
      O => bin2gray(0)
    );
\gnxpm_cdc.wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(2),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(1),
      O => bin2gray(1)
    );
\gnxpm_cdc.wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(3),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(2),
      O => bin2gray(2)
    );
\gnxpm_cdc.wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(4),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(3),
      O => bin2gray(3)
    );
\gnxpm_cdc.wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(5),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(4),
      O => bin2gray(4)
    );
\gnxpm_cdc.wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(6),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(5),
      O => bin2gray(5)
    );
\gnxpm_cdc.wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(7),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(6),
      O => bin2gray(6)
    );
\gnxpm_cdc.wr_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(8),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(7),
      O => bin2gray(7)
    );
\gnxpm_cdc.wr_pntr_gc[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(9),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(8),
      O => bin2gray(8)
    );
\gnxpm_cdc.wr_pntr_gc[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(10),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(9),
      O => bin2gray(9)
    );
\gnxpm_cdc.wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(0),
      Q => wr_pntr_gc(0)
    );
\gnxpm_cdc.wr_pntr_gc_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(10),
      Q => wr_pntr_gc(10)
    );
\gnxpm_cdc.wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(1),
      Q => wr_pntr_gc(1)
    );
\gnxpm_cdc.wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(2),
      Q => wr_pntr_gc(2)
    );
\gnxpm_cdc.wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(3),
      Q => wr_pntr_gc(3)
    );
\gnxpm_cdc.wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(4),
      Q => wr_pntr_gc(4)
    );
\gnxpm_cdc.wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(5),
      Q => wr_pntr_gc(5)
    );
\gnxpm_cdc.wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(6),
      Q => wr_pntr_gc(6)
    );
\gnxpm_cdc.wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(7),
      Q => wr_pntr_gc(7)
    );
\gnxpm_cdc.wr_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(8),
      Q => wr_pntr_gc(8)
    );
\gnxpm_cdc.wr_pntr_gc_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(9),
      Q => wr_pntr_gc(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs__parameterized0\ is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_i_3_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gnxpm_cdc.wr_pntr_gc_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs__parameterized0\ : entity is "fifo_generator_v13_1_4_clk_x_pntrs";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs__parameterized0\ is
  signal bin2gray : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_6\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6\ : STD_LOGIC;
  signal \gray2bin0__0\ : STD_LOGIC;
  signal \gray2bin0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \gray2bin0_inferred__3/i__n_0\ : STD_LOGIC;
  signal \gray2bin0_inferred__4/i__n_0\ : STD_LOGIC;
  signal gray2bin0_n_0 : STD_LOGIC;
  signal ram_empty_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_i_i_5_n_0 : STD_LOGIC;
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rd_q[1]_62\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rd_q[2]_64\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_rd : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wr_q[1]_61\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wr_q[2]_63\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of gray2bin0 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gray2bin0_inferred__0/i_\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gray2bin0_inferred__3/i_\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gray2bin0_inferred__4/i_\ : label is "soft_lutpair93";
begin
\gnxpm_cdc.gsync_stage[1].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0\
     port map (
      D(4 downto 0) => \wr_q[1]_61\(4 downto 0),
      Q(4 downto 0) => wr_pntr_gc(4 downto 0),
      \Q_reg_reg[0]_0\ => \Q_reg_reg[0]\,
      aclk => aclk
    );
\gnxpm_cdc.gsync_stage[1].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_18\
     port map (
      AR(0) => AR(0),
      D(4 downto 0) => \rd_q[1]_62\(4 downto 0),
      Q(4 downto 0) => rd_pntr_gc(4 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\gnxpm_cdc.gsync_stage[2].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_19\
     port map (
      D(1) => \gray2bin0__0\,
      D(0) => \gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_6\,
      \Q_reg_reg[0]_0\ => \Q_reg_reg[0]\,
      \Q_reg_reg[4]_0\(4 downto 0) => \wr_q[1]_61\(4 downto 0),
      aclk => aclk,
      \out\(4 downto 0) => \wr_q[2]_63\(4 downto 0)
    );
\gnxpm_cdc.gsync_stage[2].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_20\
     port map (
      AR(0) => AR(0),
      D(1) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5\,
      D(0) => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6\,
      \Q_reg_reg[4]_0\(4 downto 0) => \rd_q[1]_62\(4 downto 0),
      \out\(4 downto 0) => \rd_q[2]_64\(4 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\gnxpm_cdc.rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gray2bin0_inferred__3/i__n_0\,
      Q => \gnxpm_cdc.rd_pntr_bin_reg[4]_0\(0)
    );
\gnxpm_cdc.rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gray2bin0_inferred__4/i__n_0\,
      Q => \gnxpm_cdc.rd_pntr_bin_reg[4]_0\(1)
    );
\gnxpm_cdc.rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6\,
      Q => \gnxpm_cdc.rd_pntr_bin_reg[4]_0\(2)
    );
\gnxpm_cdc.rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5\,
      Q => \gnxpm_cdc.rd_pntr_bin_reg[4]_0\(3)
    );
\gnxpm_cdc.rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \rd_q[2]_64\(4),
      Q => \gnxpm_cdc.rd_pntr_bin_reg[4]_0\(4)
    );
\gnxpm_cdc.rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => D(0),
      Q => rd_pntr_gc(0)
    );
\gnxpm_cdc.rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => D(1),
      Q => rd_pntr_gc(1)
    );
\gnxpm_cdc.rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => D(2),
      Q => rd_pntr_gc(2)
    );
\gnxpm_cdc.rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => D(3),
      Q => rd_pntr_gc(3)
    );
\gnxpm_cdc.rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => Q(4),
      Q => rd_pntr_gc(4)
    );
\gnxpm_cdc.wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => gray2bin0_n_0,
      Q => wr_pntr_rd(0)
    );
\gnxpm_cdc.wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \gray2bin0_inferred__0/i__n_0\,
      Q => wr_pntr_rd(1)
    );
\gnxpm_cdc.wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_6\,
      Q => wr_pntr_rd(2)
    );
\gnxpm_cdc.wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \gray2bin0__0\,
      Q => wr_pntr_rd(3)
    );
\gnxpm_cdc.wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \wr_q[2]_63\(4),
      Q => wr_pntr_rd(4)
    );
\gnxpm_cdc.wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[4]_0\(1),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[4]_0\(0),
      O => bin2gray(0)
    );
\gnxpm_cdc.wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[4]_0\(2),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[4]_0\(1),
      O => bin2gray(1)
    );
\gnxpm_cdc.wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[4]_0\(3),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[4]_0\(2),
      O => bin2gray(2)
    );
\gnxpm_cdc.wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_gc_reg[4]_0\(4),
      I1 => \gnxpm_cdc.wr_pntr_gc_reg[4]_0\(3),
      O => bin2gray(3)
    );
\gnxpm_cdc.wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(0),
      Q => wr_pntr_gc(0)
    );
\gnxpm_cdc.wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(1),
      Q => wr_pntr_gc(1)
    );
\gnxpm_cdc.wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(2),
      Q => wr_pntr_gc(2)
    );
\gnxpm_cdc.wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(3),
      Q => wr_pntr_gc(3)
    );
\gnxpm_cdc.wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.wr_pntr_gc_reg[4]_0\(4),
      Q => wr_pntr_gc(4)
    );
gray2bin0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \wr_q[2]_63\(4),
      I1 => \wr_q[2]_63\(1),
      I2 => \wr_q[2]_63\(0),
      I3 => \wr_q[2]_63\(3),
      I4 => \wr_q[2]_63\(2),
      O => gray2bin0_n_0
    );
\gray2bin0_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wr_q[2]_63\(3),
      I1 => \wr_q[2]_63\(4),
      I2 => \wr_q[2]_63\(1),
      I3 => \wr_q[2]_63\(2),
      O => \gray2bin0_inferred__0/i__n_0\
    );
\gray2bin0_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \rd_q[2]_64\(4),
      I1 => \rd_q[2]_64\(1),
      I2 => \rd_q[2]_64\(0),
      I3 => \rd_q[2]_64\(3),
      I4 => \rd_q[2]_64\(2),
      O => \gray2bin0_inferred__3/i__n_0\
    );
\gray2bin0_inferred__4/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \rd_q[2]_64\(3),
      I1 => \rd_q[2]_64\(4),
      I2 => \rd_q[2]_64\(1),
      I3 => \rd_q[2]_64\(2),
      O => \gray2bin0_inferred__4/i__n_0\
    );
ram_empty_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => wr_pntr_rd(1),
      I1 => Q(1),
      I2 => wr_pntr_rd(0),
      I3 => Q(0),
      I4 => ram_empty_i_i_4_n_0,
      O => comp0
    );
ram_empty_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => wr_pntr_rd(1),
      I1 => ram_empty_i_i_3_0(1),
      I2 => wr_pntr_rd(0),
      I3 => ram_empty_i_i_3_0(0),
      I4 => ram_empty_i_i_5_n_0,
      O => comp1
    );
ram_empty_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_rd(3),
      I1 => Q(3),
      I2 => wr_pntr_rd(2),
      I3 => Q(2),
      I4 => Q(4),
      I5 => wr_pntr_rd(4),
      O => ram_empty_i_i_4_n_0
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_rd(3),
      I1 => ram_empty_i_i_3_0(3),
      I2 => wr_pntr_rd(2),
      I3 => ram_empty_i_i_3_0(2),
      I4 => ram_empty_i_i_3_0(4),
      I5 => wr_pntr_rd(4),
      O => ram_empty_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized1\ is
  port (
    empty_fwft_i_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    mb_pop_ok : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[16]_0\ : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC;
    \NEW_INTRO.next_rd_gray_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC;
    run_continous_reg : in STD_LOGIC;
    iarg_mask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mb_iarg_rdy_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC;
    \iarg_mask_reg[1]\ : in STD_LOGIC;
    \NEW_INTRO.next_rd_gray_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    host_cmd_data : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \goreg_dm.dout_i_reg[19]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized1\ : entity is "memory";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized1\ is
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[2]\ : STD_LOGIC;
  signal \NEW_INTRO.empty_n_i_3__0_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.rd_pntr[1]_i_3_n_0\ : STD_LOGIC;
  signal command : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \iarg_mask[1]_i_2_n_0\ : STD_LOGIC;
  signal \iarg_mask[1]_i_3_n_0\ : STD_LOGIC;
  signal \^mb_pop_ok\ : STD_LOGIC;
  signal run_continous_i_2_n_0 : STD_LOGIC;
  signal run_continous_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of run_continous_i_2 : label is "soft_lutpair103";
begin
  \FSM_sequential_state_reg[2]\ <= \^fsm_sequential_state_reg[2]\;
  mb_pop_ok <= \^mb_pop_ok\;
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF4000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[2]_i_2_n_0\,
      I3 => \FSM_sequential_state_reg[2]_0\,
      I4 => \state__0\(2),
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222220222"
    )
        port map (
      I0 => run_continous_reg,
      I1 => \out\,
      I2 => command(16),
      I3 => command(18),
      I4 => command(17),
      I5 => command(19),
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
        port map (
      I0 => \out\,
      I1 => command(16),
      I2 => command(17),
      I3 => command(18),
      I4 => command(19),
      I5 => \state__0\(1),
      O => empty_fwft_i_reg
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => command(16),
      I1 => command(18),
      I2 => command(17),
      I3 => command(19),
      O => \goreg_dm.dout_i_reg[16]_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      O => \^fsm_sequential_state_reg[2]\
    );
\NEW_INTRO.empty_n_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200000220000"
    )
        port map (
      I0 => mb_iarg_rdy_i(0),
      I1 => \state__0\(2),
      I2 => iarg_mask(0),
      I3 => \state__0\(0),
      I4 => \NEW_INTRO.empty_n_i_3__0_n_0\,
      I5 => \state__0\(1),
      O => \^mb_pop_ok\
    );
\NEW_INTRO.empty_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => command(19),
      I1 => command(0),
      I2 => command(18),
      I3 => command(16),
      I4 => command(17),
      I5 => \out\,
      O => \NEW_INTRO.empty_n_i_3__0_n_0\
    );
\NEW_INTRO.next_rd_gray[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^mb_pop_ok\,
      I1 => \NEW_INTRO.next_rd_gray_reg[0]_0\,
      O => \NEW_INTRO.next_rd_gray_reg[0]\
    );
\NEW_INTRO.rd_pntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200000220000"
    )
        port map (
      I0 => mb_iarg_rdy_i(1),
      I1 => \state__0\(2),
      I2 => iarg_mask(1),
      I3 => \state__0\(0),
      I4 => \NEW_INTRO.rd_pntr[1]_i_3_n_0\,
      I5 => \state__0\(1),
      O => E(0)
    );
\NEW_INTRO.rd_pntr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => command(19),
      I1 => command(1),
      I2 => command(18),
      I3 => command(16),
      I4 => command(17),
      I5 => \out\,
      O => \NEW_INTRO.rd_pntr[1]_i_3_n_0\
    );
\gdm.dm_gen.dm\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem
     port map (
      Q(4 downto 0) => Q(4 downto 0),
      aclk => aclk,
      \gpr1.dout_i_reg[0]_0\(0) => \gpr1.dout_i_reg[0]_0\(0),
      \gpr1.dout_i_reg[0]_1\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[19]_0\(5) => \gdm.dm_gen.dm_n_0\,
      \gpr1.dout_i_reg[19]_0\(4) => \gdm.dm_gen.dm_n_1\,
      \gpr1.dout_i_reg[19]_0\(3) => \gdm.dm_gen.dm_n_2\,
      \gpr1.dout_i_reg[19]_0\(2) => \gdm.dm_gen.dm_n_3\,
      \gpr1.dout_i_reg[19]_0\(1) => \gdm.dm_gen.dm_n_4\,
      \gpr1.dout_i_reg[19]_0\(0) => \gdm.dm_gen.dm_n_5\,
      \gpr1.dout_i_reg[1]_0\(0) => \gpr1.dout_i_reg[1]\(0),
      \gpr1.dout_i_reg[1]_1\(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      host_cmd_data(17 downto 0) => host_cmd_data(17 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_dm.dout_i_reg[19]_0\(0),
      CLR => \gpr1.dout_i_reg[0]\,
      D => \gdm.dm_gen.dm_n_5\,
      Q => command(0)
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_dm.dout_i_reg[19]_0\(0),
      CLR => \gpr1.dout_i_reg[0]\,
      D => \gdm.dm_gen.dm_n_3\,
      Q => command(16)
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_dm.dout_i_reg[19]_0\(0),
      CLR => \gpr1.dout_i_reg[0]\,
      D => \gdm.dm_gen.dm_n_2\,
      Q => command(17)
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_dm.dout_i_reg[19]_0\(0),
      CLR => \gpr1.dout_i_reg[0]\,
      D => \gdm.dm_gen.dm_n_1\,
      Q => command(18)
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_dm.dout_i_reg[19]_0\(0),
      CLR => \gpr1.dout_i_reg[0]\,
      D => \gdm.dm_gen.dm_n_0\,
      Q => command(19)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_dm.dout_i_reg[19]_0\(0),
      CLR => \gpr1.dout_i_reg[0]\,
      D => \gdm.dm_gen.dm_n_4\,
      Q => command(1)
    );
\iarg_mask[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF01FF00"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \iarg_mask[1]_i_2_n_0\,
      I3 => iarg_mask(0),
      I4 => command(0),
      I5 => \iarg_mask[1]_i_3_n_0\,
      O => \FSM_sequential_state_reg[0]\
    );
\iarg_mask[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF01FF00"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \iarg_mask[1]_i_2_n_0\,
      I3 => iarg_mask(1),
      I4 => command(1),
      I5 => \iarg_mask[1]_i_3_n_0\,
      O => \FSM_sequential_state_reg[0]_0\
    );
\iarg_mask[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \out\,
      I2 => command(18),
      I3 => command(16),
      I4 => command(17),
      I5 => command(19),
      O => \iarg_mask[1]_i_2_n_0\
    );
\iarg_mask[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEFEAEAEAEAE"
    )
        port map (
      I0 => \gpr1.dout_i_reg[0]\,
      I1 => \iarg_mask_reg[1]\,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => run_continous_i_3_n_0,
      O => \iarg_mask[1]_i_3_n_0\
    );
run_continous_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07F700000404"
    )
        port map (
      I0 => \out\,
      I1 => run_continous_i_2_n_0,
      I2 => \state__0\(0),
      I3 => run_continous_i_3_n_0,
      I4 => \^fsm_sequential_state_reg[2]\,
      I5 => run_continous_reg,
      O => empty_fwft_i_reg_0
    );
run_continous_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => command(19),
      I1 => command(18),
      I2 => command(16),
      I3 => command(17),
      I4 => \out\,
      O => run_continous_i_2_n_0
    );
run_continous_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => command(18),
      I1 => command(16),
      I2 => command(17),
      I3 => command(19),
      I4 => run_continous_reg,
      I5 => \out\,
      O => run_continous_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_start_i : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gc0.count_reg[1]\ : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\ : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[19]\ : in STD_LOGIC;
    \global_start__2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized0\ : entity is "rd_logic";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized0\ is
  signal empty_fb_i : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_1\ : STD_LOGIC;
  signal ram_rd_en : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft
     port map (
      E(0) => E(0),
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state_reg[1]\,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state_reg[1]_0\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\,
      aclk => aclk,
      ap_start_i => ap_start_i,
      comp0 => comp0,
      comp1 => comp1,
      empty_fwft_i_reg_0 => empty_fwft_i_reg,
      \global_start__2\ => \global_start__2\,
      \goreg_dm.dout_i_reg[19]\ => \goreg_dm.dout_i_reg[19]\,
      \gpregsm1.curr_fwft_state_reg[1]_0\(0) => \gpregsm1.curr_fwft_state_reg[1]\(0),
      \gpregsm1.curr_fwft_state_reg[1]_1\ => empty_fb_i,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_reg[1]\,
      \out\ => \out\,
      prmry_in_xored => prmry_in_xored,
      ram_empty_fb_i_reg => \gr1.gr1_int.rfwft_n_1\,
      ram_empty_fb_i_reg_0(0) => ram_rd_en,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
\gras.rsts\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized0\
     port map (
      aclk => aclk,
      \out\ => empty_fb_i,
      ram_empty_fb_i_reg_0 => \gc0.count_reg[1]\,
      ram_empty_i_reg_0 => \gr1.gr1_int.rfwft_n_1\
    );
rpntr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized0\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => ram_rd_en,
      Q(4 downto 0) => Q(4 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_reg[1]_0\ => \gc0.count_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as is
  port (
    \out\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC;
    ram_empty_fb_i_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as is
  signal c1_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_25
     port map (
      comp0 => comp0,
      v1_reg(5 downto 0) => v1_reg(5 downto 0)
    );
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_26
     port map (
      comp0 => comp0,
      \gpregsm1.curr_fwft_state_reg[1]\ => c1_n_0,
      \out\ => ram_empty_fb_i,
      ram_empty_fb_i_reg(4 downto 0) => ram_empty_fb_i_reg_0(4 downto 0),
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_1,
      ram_empty_fb_i_reg_1(0) => ram_empty_fb_i_reg_2(0),
      v1_reg_0(0) => v1_reg_0(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => c1_n_0,
      PRE => ram_empty_i_reg_0,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => c1_n_0,
      PRE => ram_empty_i_reg_0,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_42 is
  port (
    \out\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ap_fifo_iarg_2_read : in STD_LOGIC;
    ram_empty_fb_i_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_42 : entity is "rd_status_flags_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_42 is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_44
     port map (
      ap_fifo_iarg_2_read => ap_fifo_iarg_2_read,
      comp1 => comp1,
      \out\ => ram_empty_fb_i,
      ram_empty_fb_i_reg => c0_n_0,
      ram_empty_fb_i_reg_0(0) => ram_empty_fb_i_reg_0(0),
      ram_empty_fb_i_reg_1(1 downto 0) => ram_empty_fb_i_reg_2(1 downto 0),
      v1_reg(4 downto 0) => v1_reg(4 downto 0)
    );
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_45
     port map (
      comp1 => comp1,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg_1(0),
      v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c0_n_0,
      PRE => ram_empty_i_reg_0,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c0_n_0,
      PRE => ram_empty_i_reg_0,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized0\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized0\ : entity is "wr_logic";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized0\ is
  signal wpntr_n_0 : STD_LOGIC;
begin
\gwas.wsts\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized0\
     port map (
      AR(0) => AR(0),
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      ram_full_i_reg_0 => wpntr_n_0,
      s_axi_aclk => s_axi_aclk
    );
wpntr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized0\
     port map (
      AR(0) => AR(0),
      Q(4 downto 0) => Q(4 downto 0),
      \gic0.gc0.count_reg[4]_0\(0) => \gic0.gc0.count_reg[4]\(0),
      \gnxpm_cdc.rd_pntr_bin_reg[0]\ => wpntr_n_0,
      ram_full_i_reg(4 downto 0) => ram_full_i_reg(4 downto 0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_SAME_WIDTH_GEN.state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_fifo_oarg_0_full_n : out STD_LOGIC;
    ap_done_0 : out STD_LOGIC;
    ap_done_1 : out STD_LOGIC;
    ap_start_i_reg : out STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\ : out STD_LOGIC;
    \gmux.gm[5].gms.ms\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    tap_0_vld : in STD_LOGIC;
    ap_fifo_oarg_0_write : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : in STD_LOGIC;
    ap_start_one_shot : in STD_LOGIC;
    mb_oarg_rdy_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_din_vld : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_SAME_WIDTH_GEN.state[1]_i_2_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.ap_arg_rqt_i_2_n_0\ : STD_LOGIC;
  signal c1_n_0 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  signal \tap_0_we1__0\ : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  E(0) <= \^e\(0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028282808"
    )
        port map (
      I0 => tap_0_vld,
      I1 => state(1),
      I2 => state(0),
      I3 => ap_done,
      I4 => ap_fifo_oarg_0_write,
      I5 => ram_full_fb_i,
      O => \^e\(0)
    );
\FSM_sequential_SAME_WIDTH_GEN.state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFA800"
    )
        port map (
      I0 => state(0),
      I1 => ap_fifo_oarg_0_write,
      I2 => ram_full_i,
      I3 => \FSM_sequential_SAME_WIDTH_GEN.state[1]_i_2_n_0\,
      I4 => state(1),
      O => \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\
    );
\FSM_sequential_SAME_WIDTH_GEN.state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FFFAA003F00AA"
    )
        port map (
      I0 => ap_start_one_shot,
      I1 => tap_0_vld,
      I2 => ram_full_i,
      I3 => state(0),
      I4 => state(1),
      I5 => ap_done,
      O => \FSM_sequential_SAME_WIDTH_GEN.state[1]_i_2_n_0\
    );
\SAME_WIDTH_GEN.ap_arg_rqt_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFBF0F000000"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.ap_arg_rqt_i_2_n_0\,
      I1 => ap_done,
      I2 => state(0),
      I3 => state(1),
      I4 => \tap_0_we1__0\,
      I5 => mb_oarg_rdy_i(0),
      O => ap_done_1
    );
\SAME_WIDTH_GEN.ap_arg_rqt_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_fifo_oarg_0_write,
      I1 => ram_full_i,
      O => \SAME_WIDTH_GEN.ap_arg_rqt_i_2_n_0\
    );
\SAME_WIDTH_GEN.ap_arg_rqt_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_full_i,
      I1 => tap_0_vld,
      O => \tap_0_we1__0\
    );
\SAME_WIDTH_GEN.tap_0[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04440000"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => tap_0_vld,
      I3 => ram_full_i,
      I4 => ap_fifo_oarg_0_write,
      O => \FSM_sequential_SAME_WIDTH_GEN.state_reg[1]\(0)
    );
\SAME_WIDTH_GEN.tap_0_start_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF3FF00002222"
    )
        port map (
      I0 => ap_start_one_shot,
      I1 => state(0),
      I2 => ram_full_i,
      I3 => fifo_din_vld,
      I4 => state(1),
      I5 => DIADI(0),
      O => ap_start_i_reg
    );
\SAME_WIDTH_GEN.tap_0_vld_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0DF00C000C0"
    )
        port map (
      I0 => ap_done,
      I1 => ap_fifo_oarg_0_write,
      I2 => state(0),
      I3 => state(1),
      I4 => ram_full_i,
      I5 => tap_0_vld,
      O => ap_done_0
    );
ap_fifo_oarg_0_full_n_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => state(1),
      I1 => ram_full_i,
      I2 => tap_0_vld,
      I3 => state(0),
      O => ap_fifo_oarg_0_full_n
    );
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare
     port map (
      E(0) => \^e\(0),
      \SAME_WIDTH_GEN.tap_0_vld_reg\ => c1_n_0,
      comp2 => comp2,
      \gmux.gm[5].gms.ms_0\(4 downto 0) => \gmux.gm[5].gms.ms\(4 downto 0),
      v1_reg(0) => v1_reg(0)
    );
c2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_23
     port map (
      comp2 => comp2,
      \gmux.gm[5].gms.ms_0\(4 downto 0) => \gmux.gm[5].gms.ms_0\(4 downto 0),
      v1_reg_0(0) => v1_reg_0(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => ram_full_i_reg_0,
      D => c1_n_0,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => ram_full_i_reg_0,
      D => c1_n_0,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_37 is
  port (
    s_axis_2_tready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[5].gms.ms\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_2_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_37 : entity is "wr_status_flags_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_37 is
  signal c1_n_0 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_2_tvalid,
      I1 => ram_full_fb_i,
      O => E(0)
    );
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_39
     port map (
      comp2 => comp2,
      \gmux.gm[5].gms.ms_0\(4 downto 0) => \gmux.gm[5].gms.ms\(4 downto 0),
      \out\ => ram_full_fb_i,
      s_axis_2_tvalid => s_axis_2_tvalid,
      s_axis_2_tvalid_0 => c1_n_0,
      v1_reg(0) => v1_reg(0)
    );
c2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_40
     port map (
      comp2 => comp2,
      \gmux.gm[5].gms.ms_0\(4 downto 0) => \gmux.gm[5].gms.ms_0\(4 downto 0),
      v1_reg_0(0) => v1_reg_0(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => c1_n_0,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => c1_n_0,
      Q => ram_full_i
    );
s_axis_2_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => s_axis_2_tready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank is
  port (
    ap_iarg_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    ap_iarg_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_0_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ap_iarg_addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank is
begin
ARG_MEM_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank_v6
     port map (
      Q(6 downto 0) => Q(6 downto 0),
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      ap_iarg_addr(9 downto 0) => ap_iarg_addr(9 downto 0),
      ap_iarg_ce(0) => ap_iarg_ce(0),
      ap_iarg_dout(7 downto 0) => ap_iarg_dout(7 downto 0),
      \out\ => \out\,
      s_axis_0_tvalid => s_axis_0_tvalid,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank__parameterized0\ is
  port (
    ap_iarg_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    aclk : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    ap_iarg_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_1_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_iarg_1_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_iarg_1_we : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank__parameterized0\ : entity is "arg_mem_bank";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank__parameterized0\ is
begin
ARG_MEM_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank_v6__parameterized0\
     port map (
      ADDRARDADDR(12 downto 0) => ADDRARDADDR(12 downto 0),
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      addr_b(12 downto 11) => Q(1 downto 0),
      addr_b(10 downto 0) => \ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I\(10 downto 0),
      ap_iarg_1_din(63 downto 0) => ap_iarg_1_din(63 downto 0),
      ap_iarg_1_we(0) => ap_iarg_1_we(0),
      ap_iarg_ce(0) => ap_iarg_ce(0),
      ap_iarg_dout(63 downto 0) => ap_iarg_dout(63 downto 0),
      \out\ => \out\,
      s_axis_1_tvalid => s_axis_1_tvalid,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_2_tlast : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      D(17 downto 0) => D(17 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      E(0) => E(0),
      S_AXIS_TDATA(17 downto 0) => S_AXIS_TDATA(17 downto 0),
      aclk => aclk,
      \out\ => \out\,
      s_axis_aclk => s_axis_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      D(17 downto 0) => D(35 downto 18),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      E(0) => E(0),
      S_AXIS_TDATA(17 downto 0) => S_AXIS_TDATA(35 downto 18),
      aclk => aclk,
      \out\ => \out\,
      s_axis_aclk => s_axis_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      D(17 downto 0) => D(53 downto 36),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      E(0) => E(0),
      S_AXIS_TDATA(17 downto 0) => S_AXIS_TDATA(53 downto 36),
      aclk => aclk,
      \out\ => \out\,
      s_axis_aclk => s_axis_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      D(9 downto 0) => D(63 downto 54),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      DIADI(10) => s_axis_2_tlast,
      DIADI(9 downto 0) => S_AXIS_TDATA(63 downto 54),
      E(0) => E(0),
      aclk => aclk,
      \out\ => \out\,
      s_axis_aclk => s_axis_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 65 downto 0 );
    aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    tap_0_vld : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      D(17 downto 0) => D(17 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      E(0) => E(0),
      Q(17 downto 0) => Q(17 downto 0),
      aclk => aclk,
      m_axis_aclk => m_axis_aclk,
      \out\ => \out\,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      D(17 downto 0) => D(35 downto 18),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      E(0) => E(0),
      Q(17 downto 0) => Q(35 downto 18),
      aclk => aclk,
      m_axis_aclk => m_axis_aclk,
      \out\ => \out\,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      D(17 downto 0) => D(53 downto 36),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      E(0) => E(0),
      Q(17 downto 0) => Q(53 downto 36),
      aclk => aclk,
      m_axis_aclk => m_axis_aclk,
      \out\ => \out\,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      D(11 downto 0) => D(65 downto 54),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      DIADI(10) => DIADI(0),
      DIADI(9 downto 0) => Q(63 downto 54),
      E(0) => E(0),
      aclk => aclk,
      ap_done => ap_done,
      m_axis_aclk => m_axis_aclk,
      \out\ => \out\,
      state(1 downto 0) => state(1 downto 0),
      tap_0_vld => tap_0_vld,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    mb_pop_ok : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : out STD_LOGIC;
    ap_start_i : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC;
    \NEW_INTRO.next_rd_gray_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    empty_fwft_i_reg_1 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    run_continous_reg : in STD_LOGIC;
    iarg_mask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mb_iarg_rdy_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\ : in STD_LOGIC;
    \iarg_mask_reg[1]\ : in STD_LOGIC;
    \global_start__2\ : in STD_LOGIC;
    \gic0.gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.next_rd_gray_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : in STD_LOGIC;
    host_cmd_data : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized1\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_9\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_6\ : STD_LOGIC;
  signal \gras.rsts/comp0\ : STD_LOGIC;
  signal \gras.rsts/comp1\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_regout_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs__parameterized0\
     port map (
      AR(0) => AR(0),
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_9\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_10\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_11\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_12\,
      Q(4 downto 0) => rd_pntr(4 downto 0),
      \Q_reg_reg[0]\ => \gpr1.dout_i_reg[0]\,
      aclk => aclk,
      comp0 => \gras.rsts/comp0\,
      comp1 => \gras.rsts/comp1\,
      \gnxpm_cdc.rd_pntr_bin_reg[4]_0\(4 downto 0) => rd_pntr_wr(4 downto 0),
      \gnxpm_cdc.wr_pntr_gc_reg[4]_0\(4 downto 0) => wr_pntr(4 downto 0),
      ram_empty_i_i_3_0(4 downto 0) => rd_pntr_plus1(4 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized0\
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_9\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_10\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_11\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_12\,
      E(0) => ram_rd_en_i,
      \FSM_sequential_state_reg[1]\ => run_continous_reg,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state_reg[2]\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\ => \gntv_or_sync_fifo.mem_n_6\,
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      aclk => aclk,
      ap_start_i => ap_start_i,
      comp0 => \gras.rsts/comp0\,
      comp1 => \gras.rsts/comp1\,
      empty_fwft_i_reg => empty_fwft_i_reg_1,
      \gc0.count_d1_reg[4]\(4 downto 0) => rd_pntr(4 downto 0),
      \gc0.count_reg[1]\ => \gpr1.dout_i_reg[0]\,
      \global_start__2\ => \global_start__2\,
      \goreg_dm.dout_i_reg[19]\ => \gntv_or_sync_fifo.mem_n_1\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => ram_regout_en,
      \out\ => \^out\,
      prmry_in_xored => prmry_in_xored,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized0\
     port map (
      AR(0) => AR(0),
      Q(4 downto 0) => wr_pntr(4 downto 0),
      \gic0.gc0.count_reg[4]\(0) => \gic0.gc0.count_reg[4]\(0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg(4 downto 0) => rd_pntr_wr(4 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\gntv_or_sync_fifo.mem\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized1\
     port map (
      E(0) => E(0),
      \FSM_sequential_state_reg[0]\ => \FSM_sequential_state_reg[0]\,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state_reg[1]\,
      \FSM_sequential_state_reg[2]\ => \gntv_or_sync_fifo.mem_n_1\,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state_reg[2]\,
      \NEW_INTRO.next_rd_gray_reg[0]\ => \NEW_INTRO.next_rd_gray_reg[0]\,
      \NEW_INTRO.next_rd_gray_reg[0]_0\ => \NEW_INTRO.next_rd_gray_reg[0]_0\,
      Q(4 downto 0) => wr_pntr(4 downto 0),
      aclk => aclk,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      \goreg_dm.dout_i_reg[16]_0\ => \gntv_or_sync_fifo.mem_n_6\,
      \goreg_dm.dout_i_reg[19]_0\(0) => ram_regout_en,
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[0]_0\(0) => ram_rd_en_i,
      \gpr1.dout_i_reg[1]\(0) => \gic0.gc0.count_reg[4]\(0),
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => rd_pntr(4 downto 0),
      host_cmd_data(17 downto 0) => host_cmd_data(17 downto 0),
      iarg_mask(1 downto 0) => iarg_mask(1 downto 0),
      \iarg_mask_reg[1]\ => \iarg_mask_reg[1]\,
      mb_iarg_rdy_i(1 downto 0) => mb_iarg_rdy_i(1 downto 0),
      mb_pop_ok => mb_pop_ok,
      \out\ => \^out\,
      run_continous_reg => run_continous_reg,
      s_axi_aclk => s_axi_aclk,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    m_axis_0_tready_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_0_tready_1 : out STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ : out STD_LOGIC;
    \gc0.count_reg[10]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_d1_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[10]_0\ : in STD_LOGIC;
    \SAME_WIDTH_GEN.apply_sw_length_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axis_state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SAME_WIDTH_GEN.apply_sw_length_reg_0\ : in STD_LOGIC;
    m_axis_0_tready : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_data_reg[0]\ : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fb_i : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_0\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_3\ : STD_LOGIC;
  signal ram_rd_en : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_24
     port map (
      E(0) => E(0),
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\ => \gr1.gr1_int.rfwft_n_3\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\,
      Q(0) => Q(0),
      \SAME_WIDTH_GEN.apply_sw_length_reg\(0) => \SAME_WIDTH_GEN.apply_sw_length_reg\(0),
      \SAME_WIDTH_GEN.apply_sw_length_reg_0\ => \SAME_WIDTH_GEN.apply_sw_length_reg_0\,
      \SAME_WIDTH_GEN.axis_data_reg[0]\ => \SAME_WIDTH_GEN.axis_data_reg[0]\,
      aempty_fwft_i_reg_0 => empty_fb_i,
      \axis_state__0\(1 downto 0) => \axis_state__0\(1 downto 0),
      empty_fwft_i_reg_0 => \out\,
      empty_fwft_i_reg_1 => empty_fwft_i_reg,
      \gpregsm1.curr_fwft_state_reg[1]_0\(0) => ram_rd_en,
      \gpregsm1.curr_fwft_state_reg[1]_1\ => \gc0.count_d1_reg[10]_0\,
      m_axis_0_tready => m_axis_0_tready,
      m_axis_0_tready_0 => m_axis_0_tready_0,
      m_axis_0_tready_1 => m_axis_0_tready_1,
      m_axis_aclk => m_axis_aclk,
      \out\(0) => \gr1.gr1_int.rfwft_n_0\,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\gras.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as
     port map (
      m_axis_aclk => m_axis_aclk,
      \out\ => empty_fb_i,
      ram_empty_fb_i_reg_0(4 downto 0) => ram_empty_fb_i_reg(4 downto 0),
      ram_empty_fb_i_reg_1 => \gr1.gr1_int.rfwft_n_3\,
      ram_empty_fb_i_reg_2(0) => \gr1.gr1_int.rfwft_n_0\,
      ram_empty_i_reg_0 => \gc0.count_d1_reg[10]_0\,
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      v1_reg_0(0) => \c1/v1_reg\(0)
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
     port map (
      E(0) => ram_rd_en,
      Q(8 downto 0) => \gc0.count_reg[10]\(8 downto 0),
      WR_PNTR_RD(1 downto 0) => WR_PNTR_RD(1 downto 0),
      \gc0.count_d1_reg[10]_0\(10 downto 0) => \gc0.count_d1_reg[10]\(10 downto 0),
      \gc0.count_d1_reg[10]_1\ => \gc0.count_d1_reg[10]_0\,
      m_axis_aclk => m_axis_aclk,
      v1_reg(0) => \c1/v1_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_35 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \gc0.count_d1_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_fifo_iarg_2_empty_n : out STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ap_fifo_iarg_2_read : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_35 : entity is "rd_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_35 is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty_fb_i : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_rd_en : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_41
     port map (
      E(0) => E(0),
      aclk => aclk,
      ap_fifo_iarg_2_empty_n => ap_fifo_iarg_2_empty_n,
      ap_fifo_iarg_2_read => ap_fifo_iarg_2_read,
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \out\,
      \gpregsm1.curr_fwft_state_reg[1]_1\ => empty_fb_i,
      \out\(1) => \gr1.gr1_int.rfwft_n_0\,
      \out\(0) => p_0_in(0),
      ram_empty_fb_i_reg(0) => ram_rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\gras.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_42
     port map (
      aclk => aclk,
      ap_fifo_iarg_2_read => ap_fifo_iarg_2_read,
      \out\ => empty_fb_i,
      ram_empty_fb_i_reg_0(0) => ram_empty_fb_i_reg(0),
      ram_empty_fb_i_reg_1(0) => ram_empty_fb_i_reg_0(0),
      ram_empty_fb_i_reg_2(1) => \gr1.gr1_int.rfwft_n_0\,
      ram_empty_fb_i_reg_2(0) => p_0_in(0),
      ram_empty_i_reg_0 => \out\,
      v1_reg(4 downto 0) => \c0/v1_reg\(4 downto 0),
      v1_reg_0(4 downto 0) => \c1/v1_reg\(4 downto 0)
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_43
     port map (
      E(0) => ram_rd_en,
      Q(0) => Q(0),
      WR_PNTR_RD(9 downto 0) => WR_PNTR_RD(9 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[10]_0\(10 downto 0) => \gc0.count_d1_reg[10]\(10 downto 0),
      \out\ => \out\,
      v1_reg(4 downto 0) => \c0/v1_reg\(4 downto 0),
      v1_reg_0(4 downto 0) => \c1/v1_reg\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_SAME_WIDTH_GEN.state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gic0.gc0.count_d1_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_fifo_oarg_0_full_n : out STD_LOGIC;
    ap_done_0 : out STD_LOGIC;
    ap_done_1 : out STD_LOGIC;
    ap_start_i_reg : out STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \gmux.gm[5].gms.ms\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    aclk : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    tap_0_vld : in STD_LOGIC;
    ap_fifo_oarg_0_write : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : in STD_LOGIC;
    ap_start_one_shot : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mb_oarg_rdy_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_din_vld : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 5 to 5 );
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as
     port map (
      DIADI(0) => DIADI(0),
      E(0) => \^e\(0),
      \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\ => \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\,
      \FSM_sequential_SAME_WIDTH_GEN.state_reg[1]\(0) => \FSM_sequential_SAME_WIDTH_GEN.state_reg[1]\(0),
      aclk => aclk,
      ap_done => ap_done,
      ap_done_0 => ap_done_0,
      ap_done_1 => ap_done_1,
      ap_fifo_oarg_0_full_n => ap_fifo_oarg_0_full_n,
      ap_fifo_oarg_0_write => ap_fifo_oarg_0_write,
      ap_start_i_reg => ap_start_i_reg,
      ap_start_one_shot => ap_start_one_shot,
      fifo_din_vld => fifo_din_vld,
      \gmux.gm[5].gms.ms\(4 downto 0) => \gmux.gm[5].gms.ms\(4 downto 0),
      \gmux.gm[5].gms.ms_0\(4 downto 0) => \gmux.gm[5].gms.ms_0\(4 downto 0),
      mb_oarg_rdy_i(0) => mb_oarg_rdy_i(0),
      ram_full_i_reg_0 => \gic0.gc0.count_d1_reg[0]\,
      state(1 downto 0) => state(1 downto 0),
      tap_0_vld => tap_0_vld,
      v1_reg(0) => \c1/v1_reg\(5),
      v1_reg_0(0) => \c2/v1_reg\(5)
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
     port map (
      E(0) => \^e\(0),
      Q(9 downto 0) => Q(9 downto 0),
      RD_PNTR_WR(0) => RD_PNTR_WR(0),
      aclk => aclk,
      \gic0.gc0.count_d1_reg[0]_0\ => \gic0.gc0.count_d1_reg[0]\,
      \gic0.gc0.count_d1_reg[9]_0\(9 downto 0) => \gic0.gc0.count_d1_reg[9]\(9 downto 0),
      \gic0.gc0.count_d2_reg[10]_0\(10 downto 0) => \gic0.gc0.count_d2_reg[10]\(10 downto 0),
      v1_reg(0) => \c1/v1_reg\(5),
      v1_reg_0(0) => \c2/v1_reg\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_36 is
  port (
    s_axis_2_tready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gic0.gc0.count_d1_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gic0.gc0.count_d2_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \gmux.gm[5].gms.ms\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_2_tvalid : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_36 : entity is "wr_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_36 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 5 to 5 );
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_37
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      \gmux.gm[5].gms.ms\(4 downto 0) => \gmux.gm[5].gms.ms\(4 downto 0),
      \gmux.gm[5].gms.ms_0\(4 downto 0) => \gmux.gm[5].gms.ms_0\(4 downto 0),
      s_axis_2_tready => s_axis_2_tready,
      s_axis_2_tvalid => s_axis_2_tvalid,
      s_axis_aclk => s_axis_aclk,
      v1_reg(0) => \c1/v1_reg\(5),
      v1_reg_0(0) => \c2/v1_reg\(5)
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_38
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(9 downto 0) => Q(9 downto 0),
      RD_PNTR_WR(0) => RD_PNTR_WR(0),
      \gic0.gc0.count_d1_reg[9]_0\(9 downto 0) => \gic0.gc0.count_d1_reg[9]\(9 downto 0),
      \gic0.gc0.count_d2_reg[10]_0\(10 downto 0) => \gic0.gc0.count_d2_reg[10]\(10 downto 0),
      s_axis_aclk => s_axis_aclk,
      v1_reg(0) => \c1/v1_reg\(5),
      v1_reg_0(0) => \c2/v1_reg\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_memory_dc is
  port (
    ap_iarg_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \NEW_INTRO.next_rd_gray_reg[0]_0\ : out STD_LOGIC;
    \NEW_INTRO.full_n_reg_0\ : out STD_LOGIC;
    mb_iarg_rdy_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.status_empty_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.MB1.pntr_dist_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.full_n_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    ap_iarg_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_0_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ap_iarg_addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Q_reg_reg[0]\ : in STD_LOGIC;
    \NEW_INTRO.next_rd_gray_reg[0]_1\ : in STD_LOGIC;
    s_axis_0_tlast : in STD_LOGIC;
    mb_pop_ok : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_memory_dc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_memory_dc is
  signal \^new_intro.mb1.pntr_dist_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NEW_INTRO.MB1.wr_bins[0]_i_1_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.clkx_1_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.clkx_1_n_1\ : STD_LOGIC;
  signal \NEW_INTRO.clkx_1_n_2\ : STD_LOGIC;
  signal \NEW_INTRO.clkx_1_n_3\ : STD_LOGIC;
  signal \NEW_INTRO.clkx_2_n_0\ : STD_LOGIC;
  signal \^new_intro.full_n_reg_0\ : STD_LOGIC;
  signal \^new_intro.next_rd_gray_reg[0]_0\ : STD_LOGIC;
  signal \NEW_INTRO.rd_gray[0]_i_1_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.rd_gray_reg_n_0_[0]\ : STD_LOGIC;
  signal \NEW_INTRO.wr_gray[0]_i_1_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.wr_gray_ahead[0]_i_1_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.wr_gray_ahead_reg_n_0_[0]\ : STD_LOGIC;
  signal \NEW_INTRO.wr_gray_reg_n_0_[0]\ : STD_LOGIC;
  signal \^mb_iarg_rdy_i\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wr_bins : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \NEW_INTRO.MB1.wr_bins[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \NEW_INTRO.wr_gray[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \NEW_INTRO.wr_gray_ahead[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \addr_cnt[6]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \addr_cnt[6]_i_2\ : label is "soft_lutpair34";
begin
  \NEW_INTRO.MB1.pntr_dist_reg[0]_0\(0) <= \^new_intro.mb1.pntr_dist_reg[0]_0\(0);
  \NEW_INTRO.full_n_reg_0\ <= \^new_intro.full_n_reg_0\;
  \NEW_INTRO.next_rd_gray_reg[0]_0\ <= \^new_intro.next_rd_gray_reg[0]_0\;
  mb_iarg_rdy_i(0) <= \^mb_iarg_rdy_i\(0);
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^new_intro.full_n_reg_0\,
      O => \NEW_INTRO.full_n_reg_1\(0)
    );
\LINEAR_BANK_GEN.MEM_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank
     port map (
      Q(6 downto 0) => Q(6 downto 0),
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      ap_iarg_addr(9 downto 0) => ap_iarg_addr(9 downto 0),
      ap_iarg_ce(0) => ap_iarg_ce(0),
      ap_iarg_dout(7 downto 0) => ap_iarg_dout(7 downto 0),
      \out\ => \out\,
      s_axis_0_tvalid => s_axis_0_tvalid,
      s_axis_aclk => s_axis_aclk
    );
\NEW_INTRO.MB1.pntr_dist_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \NEW_INTRO.clkx_1_n_2\,
      Q => \^new_intro.mb1.pntr_dist_reg[0]_0\(0)
    );
\NEW_INTRO.MB1.wr_bins[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => s_axis_0_tlast,
      I1 => s_axis_0_tvalid,
      I2 => \^new_intro.full_n_reg_0\,
      I3 => wr_bins,
      O => \NEW_INTRO.MB1.wr_bins[0]_i_1_n_0\
    );
\NEW_INTRO.MB1.wr_bins_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \NEW_INTRO.MB1.wr_bins[0]_i_1_n_0\,
      Q => wr_bins
    );
\NEW_INTRO.clkx_1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs
     port map (
      \NEW_INTRO.MB1.pntr_dist_reg[0]\ => \NEW_INTRO.clkx_1_n_2\,
      \NEW_INTRO.MB1.pntr_dist_reg[0]_0\ => \^new_intro.full_n_reg_0\,
      \NEW_INTRO.MB1.pntr_dist_reg[0]_1\(0) => \^new_intro.mb1.pntr_dist_reg[0]_0\(0),
      \NEW_INTRO.empty_n_reg\ => \^new_intro.next_rd_gray_reg[0]_0\,
      \NEW_INTRO.full_n_reg\ => \NEW_INTRO.clkx_2_n_0\,
      \NEW_INTRO.full_n_reg_0\ => \NEW_INTRO.wr_gray_ahead_reg_n_0_[0]\,
      \NEW_INTRO.next_rd_gray_reg[0]\ => \NEW_INTRO.clkx_1_n_1\,
      \Q_reg_reg[0]\ => \Q_reg_reg[0]\,
      aclk => aclk,
      mb_iarg_rdy_i(0) => \^mb_iarg_rdy_i\(0),
      mb_pop_ok => mb_pop_ok,
      \out\ => \out\,
      \rd_pntr_bin_reg[0]_0\ => \NEW_INTRO.clkx_1_n_0\,
      \rd_pntr_bin_reg[0]_1\ => \NEW_INTRO.clkx_1_n_3\,
      \rd_pntr_gc_reg[0]_0\ => \NEW_INTRO.rd_gray_reg_n_0_[0]\,
      s_axis_0_tlast => s_axis_0_tlast,
      s_axis_0_tvalid => s_axis_0_tvalid,
      s_axis_aclk => s_axis_aclk,
      wr_bins => wr_bins,
      \wr_pntr_gc_reg[0]_0\ => \NEW_INTRO.wr_gray_reg_n_0_[0]\
    );
\NEW_INTRO.clkx_2\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs_77
     port map (
      \Q_reg_reg[0]\ => \Q_reg_reg[0]\,
      aclk => aclk,
      \out\ => \out\,
      \rd_pntr_bin_reg[0]_0\ => \NEW_INTRO.clkx_2_n_0\,
      \rd_pntr_gc_reg[0]_0\ => \^new_intro.next_rd_gray_reg[0]_0\,
      s_axis_aclk => s_axis_aclk,
      \wr_pntr_gc_reg[0]_0\ => \NEW_INTRO.wr_gray_ahead_reg_n_0_[0]\
    );
\NEW_INTRO.clkx_3\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs_78
     port map (
      \Q_reg_reg[0]\ => \Q_reg_reg[0]\,
      aclk => aclk,
      \out\ => \out\,
      s_axis_aclk => s_axis_aclk
    );
\NEW_INTRO.empty_n_reg\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \NEW_INTRO.clkx_1_n_1\,
      Q => \^mb_iarg_rdy_i\(0)
    );
\NEW_INTRO.full_n_reg\: unisim.vcomponents.FDCE
     port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \NEW_INTRO.clkx_1_n_3\,
      Q => \^new_intro.full_n_reg_0\
    );
\NEW_INTRO.next_rd_gray_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \NEW_INTRO.next_rd_gray_reg[0]_1\,
      PRE => \out\,
      Q => \^new_intro.next_rd_gray_reg[0]_0\
    );
\NEW_INTRO.rd_gray[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^new_intro.next_rd_gray_reg[0]_0\,
      I1 => mb_pop_ok,
      I2 => \NEW_INTRO.rd_gray_reg_n_0_[0]\,
      O => \NEW_INTRO.rd_gray[0]_i_1_n_0\
    );
\NEW_INTRO.rd_gray_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \NEW_INTRO.rd_gray[0]_i_1_n_0\,
      Q => \NEW_INTRO.rd_gray_reg_n_0_[0]\
    );
\NEW_INTRO.status_empty_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      D => \NEW_INTRO.clkx_1_n_0\,
      PRE => \Q_reg_reg[0]\,
      Q => \NEW_INTRO.status_empty_i_reg_0\(0)
    );
\NEW_INTRO.wr_gray[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => s_axis_0_tlast,
      I1 => s_axis_0_tvalid,
      I2 => \^new_intro.full_n_reg_0\,
      I3 => \NEW_INTRO.wr_gray_reg_n_0_[0]\,
      O => \NEW_INTRO.wr_gray[0]_i_1_n_0\
    );
\NEW_INTRO.wr_gray_ahead[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => s_axis_0_tlast,
      I1 => s_axis_0_tvalid,
      I2 => \^new_intro.full_n_reg_0\,
      I3 => \NEW_INTRO.wr_gray_ahead_reg_n_0_[0]\,
      O => \NEW_INTRO.wr_gray_ahead[0]_i_1_n_0\
    );
\NEW_INTRO.wr_gray_ahead_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \NEW_INTRO.wr_gray_ahead[0]_i_1_n_0\,
      Q => \NEW_INTRO.wr_gray_ahead_reg_n_0_[0]\
    );
\NEW_INTRO.wr_gray_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]\,
      D => \NEW_INTRO.wr_gray[0]_i_1_n_0\,
      Q => \NEW_INTRO.wr_gray_reg_n_0_[0]\
    );
\addr_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \Q_reg_reg[0]\,
      I1 => s_axis_0_tlast,
      I2 => s_axis_0_tvalid,
      I3 => \^new_intro.full_n_reg_0\,
      O => SR(0)
    );
\addr_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_0_tvalid,
      I1 => \^new_intro.full_n_reg_0\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_memory_dc__parameterized0\ is
  port (
    \NEW_INTRO.full_n_reg_0\ : out STD_LOGIC;
    mb_iarg_rdy_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.status_empty_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_1_tvalid_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.MBn.pntr_dist_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \NEW_INTRO.full_n_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_iarg_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axis_1_tlast : in STD_LOGIC;
    s_axis_1_tvalid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_iarg_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_iarg_addr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_iarg_1_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_iarg_1_we : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_memory_dc__parameterized0\ : entity is "xd_s2m_memory_dc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_memory_dc__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_memory_dc__parameterized0\ is
  signal \^new_intro.mbn.pntr_dist_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NEW_INTRO.clkx_1_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.clkx_1_n_1\ : STD_LOGIC;
  signal \NEW_INTRO.clkx_1_n_2\ : STD_LOGIC;
  signal \NEW_INTRO.clkx_2_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.clkx_3_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.clkx_3_n_1\ : STD_LOGIC;
  signal \NEW_INTRO.clkx_3_n_2\ : STD_LOGIC;
  signal \NEW_INTRO.clkx_3_n_3\ : STD_LOGIC;
  signal \^new_intro.full_n_reg_0\ : STD_LOGIC;
  signal \NEW_INTRO.next_rd_gray[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.next_rd_gray[1]_i_1_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.next_rd_gray[2]_i_1_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.next_rd_gray_reg_n_0_[0]\ : STD_LOGIC;
  signal \NEW_INTRO.next_rd_gray_reg_n_0_[1]\ : STD_LOGIC;
  signal \NEW_INTRO.rd_pntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.wr_gray[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.wr_gray[1]_i_1_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.wr_gray[2]_i_1_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.wr_gray_ahead[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.wr_gray_ahead[2]_i_1_n_0\ : STD_LOGIC;
  signal \NEW_INTRO.wr_gray_ahead_reg_n_0_[0]\ : STD_LOGIC;
  signal \NEW_INTRO.wr_gray_ahead_reg_n_0_[1]\ : STD_LOGIC;
  signal \NEW_INTRO.wr_gray_reg_n_0_[0]\ : STD_LOGIC;
  signal \NEW_INTRO.wr_gray_reg_n_0_[1]\ : STD_LOGIC;
  signal \NEW_INTRO.wr_pntr[0]_i_1_n_0\ : STD_LOGIC;
  signal gray_inc : STD_LOGIC_VECTOR ( 1 to 1 );
  signal iport_addr : STD_LOGIC_VECTOR ( 12 downto 11 );
  signal \^mb_iarg_rdy_i\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mb_push_ok : STD_LOGIC;
  signal oport_addr : STD_LOGIC_VECTOR ( 12 downto 11 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal rd_gray : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \NEW_INTRO.next_rd_gray[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \NEW_INTRO.next_rd_gray[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \NEW_INTRO.wr_gray[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \NEW_INTRO.wr_gray[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \NEW_INTRO.wr_gray_ahead[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \NEW_INTRO.wr_gray_ahead[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \addr_cnt[10]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \addr_cnt[10]_i_2\ : label is "soft_lutpair47";
begin
  \NEW_INTRO.MBn.pntr_dist_reg[1]_0\(1 downto 0) <= \^new_intro.mbn.pntr_dist_reg[1]_0\(1 downto 0);
  \NEW_INTRO.full_n_reg_0\ <= \^new_intro.full_n_reg_0\;
  mb_iarg_rdy_i(0) <= \^mb_iarg_rdy_i\(0);
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^new_intro.full_n_reg_0\,
      O => \NEW_INTRO.full_n_reg_1\(0)
    );
\LINEAR_BANK_GEN.MEM_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank__parameterized0\
     port map (
      ADDRARDADDR(12 downto 11) => oport_addr(12 downto 11),
      ADDRARDADDR(10 downto 0) => ap_iarg_addr(10 downto 0),
      \ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I\(10 downto 0) => Q(10 downto 0),
      Q(1 downto 0) => iport_addr(12 downto 11),
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      ap_iarg_1_din(63 downto 0) => ap_iarg_1_din(63 downto 0),
      ap_iarg_1_we(0) => ap_iarg_1_we(0),
      ap_iarg_ce(0) => ap_iarg_ce(0),
      ap_iarg_dout(63 downto 0) => ap_iarg_dout(63 downto 0),
      \out\ => \out\,
      s_axis_1_tvalid => s_axis_1_tvalid,
      s_axis_aclk => s_axis_aclk
    );
\NEW_INTRO.MBn.pntr_dist_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \NEW_INTRO.clkx_3_n_3\,
      Q => \^new_intro.mbn.pntr_dist_reg[1]_0\(0)
    );
\NEW_INTRO.MBn.pntr_dist_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \NEW_INTRO.clkx_3_n_2\,
      Q => \^new_intro.mbn.pntr_dist_reg[1]_0\(1)
    );
\NEW_INTRO.clkx_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized0\
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      \NEW_INTRO.empty_n_reg\ => \NEW_INTRO.clkx_1_n_1\,
      \NEW_INTRO.empty_n_reg_0\(2) => p_1_in,
      \NEW_INTRO.empty_n_reg_0\(1) => \NEW_INTRO.next_rd_gray_reg_n_0_[1]\,
      \NEW_INTRO.empty_n_reg_0\(0) => \NEW_INTRO.next_rd_gray_reg_n_0_[0]\,
      \NEW_INTRO.full_n_reg\ => \^new_intro.full_n_reg_0\,
      \NEW_INTRO.full_n_reg_0\ => \NEW_INTRO.clkx_2_n_0\,
      \NEW_INTRO.full_n_reg_1\(2) => p_1_in4_in,
      \NEW_INTRO.full_n_reg_1\(1) => \NEW_INTRO.wr_gray_ahead_reg_n_0_[1]\,
      \NEW_INTRO.full_n_reg_1\(0) => \NEW_INTRO.wr_gray_ahead_reg_n_0_[0]\,
      Q(2 downto 0) => rd_gray(2 downto 0),
      aclk => aclk,
      mb_iarg_rdy_i(0) => \^mb_iarg_rdy_i\(0),
      \out\ => \out\,
      s_axis_1_tlast => s_axis_1_tlast,
      s_axis_1_tlast_0 => \NEW_INTRO.clkx_1_n_0\,
      s_axis_1_tlast_1 => \NEW_INTRO.clkx_1_n_2\,
      s_axis_1_tvalid => s_axis_1_tvalid,
      s_axis_aclk => s_axis_aclk,
      \wr_pntr_gc_reg[2]_0\(2) => p_1_in1_in,
      \wr_pntr_gc_reg[2]_0\(1) => \NEW_INTRO.wr_gray_reg_n_0_[1]\,
      \wr_pntr_gc_reg[2]_0\(0) => \NEW_INTRO.wr_gray_reg_n_0_[0]\
    );
\NEW_INTRO.clkx_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized0_54\
     port map (
      AR(0) => AR(0),
      \NEW_INTRO.wr_gray_ahead_reg[0]\ => \NEW_INTRO.clkx_2_n_0\,
      Q(2) => p_1_in4_in,
      Q(1) => \NEW_INTRO.wr_gray_ahead_reg_n_0_[1]\,
      Q(0) => \NEW_INTRO.wr_gray_ahead_reg_n_0_[0]\,
      aclk => aclk,
      \out\ => \out\,
      \rd_pntr_gc_reg[2]_0\(2) => p_1_in,
      \rd_pntr_gc_reg[2]_0\(1) => \NEW_INTRO.next_rd_gray_reg_n_0_[1]\,
      \rd_pntr_gc_reg[2]_0\(0) => \NEW_INTRO.next_rd_gray_reg_n_0_[0]\,
      s_axis_aclk => s_axis_aclk
    );
\NEW_INTRO.clkx_3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized1\
     port map (
      AR(0) => AR(0),
      D(0) => \NEW_INTRO.clkx_3_n_0\,
      \NEW_INTRO.MBn.pntr_dist_reg[0]\(1) => \NEW_INTRO.clkx_3_n_2\,
      \NEW_INTRO.MBn.pntr_dist_reg[0]\(0) => \NEW_INTRO.clkx_3_n_3\,
      \NEW_INTRO.MBn.pntr_dist_reg[1]\(1 downto 0) => \^new_intro.mbn.pntr_dist_reg[1]_0\(1 downto 0),
      \NEW_INTRO.MBn.pntr_dist_reg[1]_0\ => \^new_intro.full_n_reg_0\,
      \NEW_INTRO.rd_pntr_reg[1]\(0) => \NEW_INTRO.clkx_3_n_1\,
      Q(1 downto 0) => iport_addr(12 downto 11),
      aclk => aclk,
      \out\ => \out\,
      \rd_pntr_gc_reg[1]_0\(1 downto 0) => oport_addr(12 downto 11),
      s_axis_1_tlast => s_axis_1_tlast,
      s_axis_1_tvalid => s_axis_1_tvalid,
      s_axis_aclk => s_axis_aclk
    );
\NEW_INTRO.empty_n_reg\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \NEW_INTRO.clkx_1_n_1\,
      Q => \^mb_iarg_rdy_i\(0)
    );
\NEW_INTRO.full_n_reg\: unisim.vcomponents.FDCE
     port map (
      C => s_axis_aclk,
      CE => '1',
      CLR => AR(0),
      D => \NEW_INTRO.clkx_1_n_2\,
      Q => \^new_intro.full_n_reg_0\
    );
\NEW_INTRO.next_rd_gray[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \NEW_INTRO.next_rd_gray_reg_n_0_[1]\,
      I1 => p_1_in,
      O => \NEW_INTRO.next_rd_gray[0]_i_1__0_n_0\
    );
\NEW_INTRO.next_rd_gray[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \NEW_INTRO.next_rd_gray_reg_n_0_[1]\,
      I1 => p_1_in,
      I2 => \NEW_INTRO.next_rd_gray_reg_n_0_[0]\,
      O => \NEW_INTRO.next_rd_gray[1]_i_1_n_0\
    );
\NEW_INTRO.next_rd_gray[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \NEW_INTRO.next_rd_gray_reg_n_0_[0]\,
      I1 => \NEW_INTRO.next_rd_gray_reg_n_0_[1]\,
      I2 => p_1_in,
      O => \NEW_INTRO.next_rd_gray[2]_i_1_n_0\
    );
\NEW_INTRO.next_rd_gray_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => E(0),
      D => \NEW_INTRO.next_rd_gray[0]_i_1__0_n_0\,
      PRE => \out\,
      Q => \NEW_INTRO.next_rd_gray_reg_n_0_[0]\
    );
\NEW_INTRO.next_rd_gray_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => \NEW_INTRO.next_rd_gray[1]_i_1_n_0\,
      Q => \NEW_INTRO.next_rd_gray_reg_n_0_[1]\
    );
\NEW_INTRO.next_rd_gray_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => \NEW_INTRO.next_rd_gray[2]_i_1_n_0\,
      Q => p_1_in
    );
\NEW_INTRO.rd_gray_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => \NEW_INTRO.next_rd_gray_reg_n_0_[0]\,
      Q => rd_gray(0)
    );
\NEW_INTRO.rd_gray_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => \NEW_INTRO.next_rd_gray_reg_n_0_[1]\,
      Q => rd_gray(1)
    );
\NEW_INTRO.rd_gray_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => p_1_in,
      Q => rd_gray(2)
    );
\NEW_INTRO.rd_pntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => oport_addr(11),
      O => \NEW_INTRO.rd_pntr[0]_i_1_n_0\
    );
\NEW_INTRO.rd_pntr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => \NEW_INTRO.rd_pntr[0]_i_1_n_0\,
      Q => oport_addr(11)
    );
\NEW_INTRO.rd_pntr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => E(0),
      CLR => \out\,
      D => \NEW_INTRO.clkx_3_n_1\,
      Q => oport_addr(12)
    );
\NEW_INTRO.status_empty_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_aclk,
      CE => '1',
      D => \NEW_INTRO.clkx_1_n_0\,
      PRE => AR(0),
      Q => \NEW_INTRO.status_empty_i_reg_0\(0)
    );
\NEW_INTRO.wr_gray[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \NEW_INTRO.wr_gray_reg_n_0_[1]\,
      I1 => p_1_in1_in,
      O => \NEW_INTRO.wr_gray[0]_i_1__0_n_0\
    );
\NEW_INTRO.wr_gray[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \NEW_INTRO.wr_gray_reg_n_0_[1]\,
      I1 => p_1_in1_in,
      I2 => \NEW_INTRO.wr_gray_reg_n_0_[0]\,
      O => \NEW_INTRO.wr_gray[1]_i_1_n_0\
    );
\NEW_INTRO.wr_gray[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \NEW_INTRO.wr_gray_reg_n_0_[0]\,
      I1 => \NEW_INTRO.wr_gray_reg_n_0_[1]\,
      I2 => p_1_in1_in,
      O => \NEW_INTRO.wr_gray[2]_i_1_n_0\
    );
\NEW_INTRO.wr_gray_ahead[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \NEW_INTRO.wr_gray_ahead_reg_n_0_[1]\,
      I1 => p_1_in4_in,
      O => \NEW_INTRO.wr_gray_ahead[0]_i_1__0_n_0\
    );
\NEW_INTRO.wr_gray_ahead[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \NEW_INTRO.wr_gray_ahead_reg_n_0_[1]\,
      I1 => p_1_in4_in,
      I2 => \NEW_INTRO.wr_gray_ahead_reg_n_0_[0]\,
      O => gray_inc(1)
    );
\NEW_INTRO.wr_gray_ahead[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \NEW_INTRO.wr_gray_ahead_reg_n_0_[0]\,
      I1 => \NEW_INTRO.wr_gray_ahead_reg_n_0_[1]\,
      I2 => p_1_in4_in,
      O => \NEW_INTRO.wr_gray_ahead[2]_i_1_n_0\
    );
\NEW_INTRO.wr_gray_ahead_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axis_aclk,
      CE => mb_push_ok,
      D => \NEW_INTRO.wr_gray_ahead[0]_i_1__0_n_0\,
      PRE => AR(0),
      Q => \NEW_INTRO.wr_gray_ahead_reg_n_0_[0]\
    );
\NEW_INTRO.wr_gray_ahead_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => s_axis_aclk,
      CE => mb_push_ok,
      D => gray_inc(1),
      PRE => AR(0),
      Q => \NEW_INTRO.wr_gray_ahead_reg_n_0_[1]\
    );
\NEW_INTRO.wr_gray_ahead_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => s_axis_aclk,
      CE => mb_push_ok,
      D => \NEW_INTRO.wr_gray_ahead[2]_i_1_n_0\,
      PRE => AR(0),
      Q => p_1_in4_in
    );
\NEW_INTRO.wr_gray_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axis_aclk,
      CE => mb_push_ok,
      CLR => AR(0),
      D => \NEW_INTRO.wr_gray[0]_i_1__0_n_0\,
      Q => \NEW_INTRO.wr_gray_reg_n_0_[0]\
    );
\NEW_INTRO.wr_gray_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axis_aclk,
      CE => mb_push_ok,
      CLR => AR(0),
      D => \NEW_INTRO.wr_gray[1]_i_1_n_0\,
      Q => \NEW_INTRO.wr_gray_reg_n_0_[1]\
    );
\NEW_INTRO.wr_gray_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axis_aclk,
      CE => mb_push_ok,
      CLR => AR(0),
      D => \NEW_INTRO.wr_gray[2]_i_1_n_0\,
      Q => p_1_in1_in
    );
\NEW_INTRO.wr_pntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => iport_addr(11),
      O => \NEW_INTRO.wr_pntr[0]_i_1_n_0\
    );
\NEW_INTRO.wr_pntr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^new_intro.full_n_reg_0\,
      I1 => s_axis_1_tvalid,
      I2 => s_axis_1_tlast,
      O => mb_push_ok
    );
\NEW_INTRO.wr_pntr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axis_aclk,
      CE => mb_push_ok,
      CLR => AR(0),
      D => \NEW_INTRO.wr_pntr[0]_i_1_n_0\,
      Q => iport_addr(11)
    );
\NEW_INTRO.wr_pntr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axis_aclk,
      CE => mb_push_ok,
      CLR => AR(0),
      D => \NEW_INTRO.clkx_3_n_0\,
      Q => iport_addr(12)
    );
\addr_cnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => AR(0),
      I1 => s_axis_1_tlast,
      I2 => s_axis_1_tvalid,
      I3 => \^new_intro.full_n_reg_0\,
      O => SR(0)
    );
\addr_cnt[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_1_tvalid,
      I1 => \^new_intro.full_n_reg_0\,
      O => s_axis_1_tvalid_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_2_tlast : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      E(0) => E(0),
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      \out\ => \out\,
      s_axis_2_tlast => s_axis_2_tlast,
      s_axis_aclk => s_axis_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 65 downto 0 );
    aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    tap_0_vld : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      D(65 downto 0) => D(65 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      DIADI(0) => DIADI(0),
      E(0) => E(0),
      Q(63 downto 0) => Q(63 downto 0),
      aclk => aclk,
      ap_done => ap_done,
      m_axis_aclk => m_axis_aclk,
      \out\ => \out\,
      state(1 downto 0) => state(1 downto 0),
      tap_0_vld => tap_0_vld,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    mb_pop_ok : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : out STD_LOGIC;
    ap_start_i : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC;
    \NEW_INTRO.next_rd_gray_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    empty_fwft_i_reg_1 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    run_continous_reg : in STD_LOGIC;
    iarg_mask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mb_iarg_rdy_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\ : in STD_LOGIC;
    \iarg_mask_reg[1]\ : in STD_LOGIC;
    \global_start__2\ : in STD_LOGIC;
    \gic0.gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.next_rd_gray_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : in STD_LOGIC;
    host_cmd_data : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized1\
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      \FSM_sequential_state_reg[0]\ => \FSM_sequential_state_reg[0]\,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state_reg[1]\,
      \FSM_sequential_state_reg[2]\ => \FSM_sequential_state_reg[2]\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\,
      \NEW_INTRO.next_rd_gray_reg[0]\ => \NEW_INTRO.next_rd_gray_reg[0]\,
      \NEW_INTRO.next_rd_gray_reg[0]_0\ => \NEW_INTRO.next_rd_gray_reg[0]_0\,
      aclk => aclk,
      ap_start_i => ap_start_i,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      empty_fwft_i_reg_1 => empty_fwft_i_reg_1,
      \gic0.gc0.count_reg[4]\(0) => \gic0.gc0.count_reg[4]\(0),
      \global_start__2\ => \global_start__2\,
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      host_cmd_data(17 downto 0) => host_cmd_data(17 downto 0),
      iarg_mask(1 downto 0) => iarg_mask(1 downto 0),
      \iarg_mask_reg[1]\ => \iarg_mask_reg[1]\,
      mb_iarg_rdy_i(1 downto 0) => mb_iarg_rdy_i(1 downto 0),
      mb_pop_ok => mb_pop_ok,
      \out\ => \out\,
      prmry_in_xored => prmry_in_xored,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      run_continous_reg => run_continous_reg,
      s_axi_aclk => s_axi_aclk,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_adapter is
  port (
    ap_iarg_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \NEW_INTRO.next_rd_gray_reg[0]\ : out STD_LOGIC;
    \NEW_INTRO.full_n_reg\ : out STD_LOGIC;
    mb_iarg_rdy_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.status_empty_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.MB1.pntr_dist_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.full_n_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    ap_iarg_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_0_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ap_iarg_addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_rst2 : in STD_LOGIC;
    \NEW_INTRO.next_rd_gray_reg[0]_0\ : in STD_LOGIC;
    s_axis_0_tlast : in STD_LOGIC;
    mb_pop_ok : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_adapter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_adapter is
  signal MEM_CTRL_I_n_13 : STD_LOGIC;
  signal addr_cnt0 : STD_LOGIC;
  signal axi_rst : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of axi_rst : signal is "true";
  signal axi_rst1 : STD_LOGIC;
  attribute async_reg of axi_rst1 : signal is "true";
  signal conv_addr : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of axi_rst1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of axi_rst1_reg : label is "yes";
  attribute ASYNC_REG_boolean of axi_rst_reg : label is std.standard.true;
  attribute KEEP of axi_rst_reg : label is "yes";
begin
CONVERTER_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_converter
     port map (
      E(0) => addr_cnt0,
      Q(6 downto 0) => conv_addr(6 downto 0),
      SR(0) => MEM_CTRL_I_n_13,
      s_axis_aclk => s_axis_aclk
    );
MEM_CTRL_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_memory_dc
     port map (
      E(0) => addr_cnt0,
      \NEW_INTRO.MB1.pntr_dist_reg[0]_0\(0) => \NEW_INTRO.MB1.pntr_dist_reg[0]\(0),
      \NEW_INTRO.full_n_reg_0\ => \NEW_INTRO.full_n_reg\,
      \NEW_INTRO.full_n_reg_1\(0) => \NEW_INTRO.full_n_reg_0\(0),
      \NEW_INTRO.next_rd_gray_reg[0]_0\ => \NEW_INTRO.next_rd_gray_reg[0]\,
      \NEW_INTRO.next_rd_gray_reg[0]_1\ => \NEW_INTRO.next_rd_gray_reg[0]_0\,
      \NEW_INTRO.status_empty_i_reg_0\(0) => \NEW_INTRO.status_empty_i_reg\(0),
      Q(6 downto 0) => conv_addr(6 downto 0),
      \Q_reg_reg[0]\ => axi_rst,
      SR(0) => MEM_CTRL_I_n_13,
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      ap_iarg_addr(9 downto 0) => ap_iarg_addr(9 downto 0),
      ap_iarg_ce(0) => ap_iarg_ce(0),
      ap_iarg_dout(7 downto 0) => ap_iarg_dout(7 downto 0),
      mb_iarg_rdy_i(0) => mb_iarg_rdy_i(0),
      mb_pop_ok => mb_pop_ok,
      \out\ => \out\,
      s_axis_0_tlast => s_axis_0_tlast,
      s_axis_0_tvalid => s_axis_0_tvalid,
      s_axis_aclk => s_axis_aclk
    );
axi_rst1_reg: unisim.vcomponents.FDPE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => '0',
      PRE => axi_rst2,
      Q => axi_rst1
    );
axi_rst_reg: unisim.vcomponents.FDPE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => axi_rst1,
      PRE => axi_rst2,
      Q => axi_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_adapter__parameterized0\ is
  port (
    \NEW_INTRO.full_n_reg\ : out STD_LOGIC;
    mb_iarg_rdy_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.status_empty_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.MBn.pntr_dist_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \NEW_INTRO.full_n_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_iarg_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_rst2 : in STD_LOGIC;
    s_axis_1_tlast : in STD_LOGIC;
    s_axis_1_tvalid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_iarg_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_iarg_addr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_iarg_1_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_iarg_1_we : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_adapter__parameterized0\ : entity is "xd_s2m_adapter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_adapter__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_adapter__parameterized0\ is
  signal MEM_CTRL_I_n_3 : STD_LOGIC;
  signal addr_cnt0 : STD_LOGIC;
  signal axi_rst : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of axi_rst : signal is "true";
  signal axi_rst1 : STD_LOGIC;
  attribute async_reg of axi_rst1 : signal is "true";
  signal conv_addr : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of axi_rst1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of axi_rst1_reg : label is "yes";
  attribute ASYNC_REG_boolean of axi_rst_reg : label is std.standard.true;
  attribute KEEP of axi_rst_reg : label is "yes";
begin
CONVERTER_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_converter__parameterized0\
     port map (
      E(0) => addr_cnt0,
      Q(10 downto 0) => conv_addr(10 downto 0),
      SR(0) => MEM_CTRL_I_n_3,
      s_axis_aclk => s_axis_aclk
    );
MEM_CTRL_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_memory_dc__parameterized0\
     port map (
      AR(0) => axi_rst,
      E(0) => E(0),
      \NEW_INTRO.MBn.pntr_dist_reg[1]_0\(1 downto 0) => \NEW_INTRO.MBn.pntr_dist_reg[1]\(1 downto 0),
      \NEW_INTRO.full_n_reg_0\ => \NEW_INTRO.full_n_reg\,
      \NEW_INTRO.full_n_reg_1\(0) => \NEW_INTRO.full_n_reg_0\(0),
      \NEW_INTRO.status_empty_i_reg_0\(0) => \NEW_INTRO.status_empty_i_reg\(0),
      Q(10 downto 0) => conv_addr(10 downto 0),
      SR(0) => MEM_CTRL_I_n_3,
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      ap_iarg_1_din(63 downto 0) => ap_iarg_1_din(63 downto 0),
      ap_iarg_1_we(0) => ap_iarg_1_we(0),
      ap_iarg_addr(10 downto 0) => ap_iarg_addr(10 downto 0),
      ap_iarg_ce(0) => ap_iarg_ce(0),
      ap_iarg_dout(63 downto 0) => ap_iarg_dout(63 downto 0),
      mb_iarg_rdy_i(0) => mb_iarg_rdy_i(0),
      \out\ => \out\,
      s_axis_1_tlast => s_axis_1_tlast,
      s_axis_1_tvalid => s_axis_1_tvalid,
      s_axis_1_tvalid_0(0) => addr_cnt0,
      s_axis_aclk => s_axis_aclk
    );
axi_rst1_reg: unisim.vcomponents.FDPE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => '0',
      PRE => axi_rst2,
      Q => axi_rst1
    );
axi_rst_reg: unisim.vcomponents.FDPE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => axi_rst1,
      PRE => axi_rst2,
      Q => axi_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_2_tlast : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      E(0) => E(0),
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      \out\ => \out\,
      s_axis_2_tlast => s_axis_2_tlast,
      s_axis_aclk => s_axis_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 65 downto 0 );
    aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    tap_0_vld : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0\ : entity is "blk_mem_gen_v8_3_6_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\
     port map (
      D(65 downto 0) => D(65 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      DIADI(0) => DIADI(0),
      E(0) => E(0),
      Q(63 downto 0) => Q(63 downto 0),
      aclk => aclk,
      ap_done => ap_done,
      m_axis_aclk => m_axis_aclk,
      \out\ => \out\,
      state(1 downto 0) => state(1 downto 0),
      tap_0_vld => tap_0_vld,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    mb_pop_ok : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : out STD_LOGIC;
    ap_start_i : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC;
    \NEW_INTRO.next_rd_gray_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    empty_fwft_i_reg_1 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    run_continous_reg : in STD_LOGIC;
    iarg_mask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mb_iarg_rdy_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\ : in STD_LOGIC;
    \iarg_mask_reg[1]\ : in STD_LOGIC;
    \global_start__2\ : in STD_LOGIC;
    \gic0.gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.next_rd_gray_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : in STD_LOGIC;
    host_cmd_data : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth__parameterized1\ : entity is "fifo_generator_v13_1_4_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized1\
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      \FSM_sequential_state_reg[0]\ => \FSM_sequential_state_reg[0]\,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state_reg[1]\,
      \FSM_sequential_state_reg[2]\ => \FSM_sequential_state_reg[2]\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\,
      \NEW_INTRO.next_rd_gray_reg[0]\ => \NEW_INTRO.next_rd_gray_reg[0]\,
      \NEW_INTRO.next_rd_gray_reg[0]_0\ => \NEW_INTRO.next_rd_gray_reg[0]_0\,
      aclk => aclk,
      ap_start_i => ap_start_i,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      empty_fwft_i_reg_1 => empty_fwft_i_reg_1,
      \gic0.gc0.count_reg[4]\(0) => \gic0.gc0.count_reg[4]\(0),
      \global_start__2\ => \global_start__2\,
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      host_cmd_data(17 downto 0) => host_cmd_data(17 downto 0),
      iarg_mask(1 downto 0) => iarg_mask(1 downto 0),
      \iarg_mask_reg[1]\ => \iarg_mask_reg[1]\,
      mb_iarg_rdy_i(1 downto 0) => mb_iarg_rdy_i(1 downto 0),
      mb_pop_ok => mb_pop_ok,
      \out\ => \out\,
      prmry_in_xored => prmry_in_xored,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      run_continous_reg => run_continous_reg,
      s_axi_aclk => s_axi_aclk,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_2_tlast : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 is
begin
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      E(0) => E(0),
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      \out\ => \out\,
      s_axis_2_tlast => s_axis_2_tlast,
      s_axis_aclk => s_axis_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 65 downto 0 );
    aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    tap_0_vld : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "blk_mem_gen_v8_3_6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ is
begin
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0\
     port map (
      D(65 downto 0) => D(65 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      DIADI(0) => DIADI(0),
      E(0) => E(0),
      Q(63 downto 0) => Q(63 downto 0),
      aclk => aclk,
      ap_done => ap_done,
      m_axis_aclk => m_axis_aclk,
      \out\ => \out\,
      state(1 downto 0) => state(1 downto 0),
      tap_0_vld => tap_0_vld,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    mb_pop_ok : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : out STD_LOGIC;
    ap_start_i : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC;
    \NEW_INTRO.next_rd_gray_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    empty_fwft_i_reg_1 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    run_continous_reg : in STD_LOGIC;
    iarg_mask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mb_iarg_rdy_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\ : in STD_LOGIC;
    \iarg_mask_reg[1]\ : in STD_LOGIC;
    \global_start__2\ : in STD_LOGIC;
    \gic0.gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.next_rd_gray_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : in STD_LOGIC;
    host_cmd_data : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__parameterized1\ : entity is "fifo_generator_v13_1_4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__parameterized1\ is
begin
inst_fifo_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth__parameterized1\
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      \FSM_sequential_state_reg[0]\ => \FSM_sequential_state_reg[0]\,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state_reg[1]\,
      \FSM_sequential_state_reg[2]\ => \FSM_sequential_state_reg[2]\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\,
      \NEW_INTRO.next_rd_gray_reg[0]\ => \NEW_INTRO.next_rd_gray_reg[0]\,
      \NEW_INTRO.next_rd_gray_reg[0]_0\ => \NEW_INTRO.next_rd_gray_reg[0]_0\,
      aclk => aclk,
      ap_start_i => ap_start_i,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      empty_fwft_i_reg_1 => empty_fwft_i_reg_1,
      \gic0.gc0.count_reg[4]\(0) => \gic0.gc0.count_reg[4]\(0),
      \global_start__2\ => \global_start__2\,
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      host_cmd_data(17 downto 0) => host_cmd_data(17 downto 0),
      iarg_mask(1 downto 0) => iarg_mask(1 downto 0),
      \iarg_mask_reg[1]\ => \iarg_mask_reg[1]\,
      mb_iarg_rdy_i(1 downto 0) => mb_iarg_rdy_i(1 downto 0),
      mb_pop_ok => mb_pop_ok,
      \out\ => \out\,
      prmry_in_xored => prmry_in_xored,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      run_continous_reg => run_continous_reg,
      s_axi_aclk => s_axi_aclk,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_dist_inst is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    mb_pop_ok : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : out STD_LOGIC;
    ap_start_i : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC;
    \NEW_INTRO.next_rd_gray_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    empty_fwft_i_reg_1 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    run_continous_reg : in STD_LOGIC;
    iarg_mask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mb_iarg_rdy_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\ : in STD_LOGIC;
    \iarg_mask_reg[1]\ : in STD_LOGIC;
    \global_start__2\ : in STD_LOGIC;
    \gic0.gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.next_rd_gray_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : in STD_LOGIC;
    host_cmd_data : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_dist_inst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_dist_inst is
begin
FIF_DMG_INST: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__parameterized1\
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      \FSM_sequential_state_reg[0]\ => \FSM_sequential_state_reg[0]\,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state_reg[1]\,
      \FSM_sequential_state_reg[2]\ => \FSM_sequential_state_reg[2]\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\,
      \NEW_INTRO.next_rd_gray_reg[0]\ => \NEW_INTRO.next_rd_gray_reg[0]\,
      \NEW_INTRO.next_rd_gray_reg[0]_0\ => \NEW_INTRO.next_rd_gray_reg[0]_0\,
      aclk => aclk,
      ap_start_i => ap_start_i,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      empty_fwft_i_reg_1 => empty_fwft_i_reg_1,
      \gic0.gc0.count_reg[4]\(0) => \gic0.gc0.count_reg[4]\(0),
      \global_start__2\ => \global_start__2\,
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      host_cmd_data(17 downto 0) => host_cmd_data(17 downto 0),
      iarg_mask(1 downto 0) => iarg_mask(1 downto 0),
      \iarg_mask_reg[1]\ => \iarg_mask_reg[1]\,
      mb_iarg_rdy_i(1 downto 0) => mb_iarg_rdy_i(1 downto 0),
      mb_pop_ok => mb_pop_ok,
      \out\ => \out\,
      prmry_in_xored => prmry_in_xored,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      run_continous_reg => run_continous_reg,
      s_axi_aclk => s_axi_aclk,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
  port (
    ap_fifo_iarg_2_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_2_tlast : in STD_LOGIC;
    \goreg_bm.dout_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
  signal doutb : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6
     port map (
      D(63 downto 0) => doutb(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      E(0) => E(0),
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      \out\ => \out\,
      s_axis_2_tlast => s_axis_2_tlast,
      s_axis_aclk => s_axis_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(0),
      Q => ap_fifo_iarg_2_dout(0),
      R => \out\
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(10),
      Q => ap_fifo_iarg_2_dout(10),
      R => \out\
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(11),
      Q => ap_fifo_iarg_2_dout(11),
      R => \out\
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(12),
      Q => ap_fifo_iarg_2_dout(12),
      R => \out\
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(13),
      Q => ap_fifo_iarg_2_dout(13),
      R => \out\
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(14),
      Q => ap_fifo_iarg_2_dout(14),
      R => \out\
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(15),
      Q => ap_fifo_iarg_2_dout(15),
      R => \out\
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(16),
      Q => ap_fifo_iarg_2_dout(16),
      R => \out\
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(17),
      Q => ap_fifo_iarg_2_dout(17),
      R => \out\
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(18),
      Q => ap_fifo_iarg_2_dout(18),
      R => \out\
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(19),
      Q => ap_fifo_iarg_2_dout(19),
      R => \out\
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(1),
      Q => ap_fifo_iarg_2_dout(1),
      R => \out\
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(20),
      Q => ap_fifo_iarg_2_dout(20),
      R => \out\
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(21),
      Q => ap_fifo_iarg_2_dout(21),
      R => \out\
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(22),
      Q => ap_fifo_iarg_2_dout(22),
      R => \out\
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(23),
      Q => ap_fifo_iarg_2_dout(23),
      R => \out\
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(24),
      Q => ap_fifo_iarg_2_dout(24),
      R => \out\
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(25),
      Q => ap_fifo_iarg_2_dout(25),
      R => \out\
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(26),
      Q => ap_fifo_iarg_2_dout(26),
      R => \out\
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(27),
      Q => ap_fifo_iarg_2_dout(27),
      R => \out\
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(28),
      Q => ap_fifo_iarg_2_dout(28),
      R => \out\
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(29),
      Q => ap_fifo_iarg_2_dout(29),
      R => \out\
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(2),
      Q => ap_fifo_iarg_2_dout(2),
      R => \out\
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(30),
      Q => ap_fifo_iarg_2_dout(30),
      R => \out\
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(31),
      Q => ap_fifo_iarg_2_dout(31),
      R => \out\
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(32),
      Q => ap_fifo_iarg_2_dout(32),
      R => \out\
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(33),
      Q => ap_fifo_iarg_2_dout(33),
      R => \out\
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(34),
      Q => ap_fifo_iarg_2_dout(34),
      R => \out\
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(35),
      Q => ap_fifo_iarg_2_dout(35),
      R => \out\
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(36),
      Q => ap_fifo_iarg_2_dout(36),
      R => \out\
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(37),
      Q => ap_fifo_iarg_2_dout(37),
      R => \out\
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(38),
      Q => ap_fifo_iarg_2_dout(38),
      R => \out\
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(39),
      Q => ap_fifo_iarg_2_dout(39),
      R => \out\
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(3),
      Q => ap_fifo_iarg_2_dout(3),
      R => \out\
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(40),
      Q => ap_fifo_iarg_2_dout(40),
      R => \out\
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(41),
      Q => ap_fifo_iarg_2_dout(41),
      R => \out\
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(42),
      Q => ap_fifo_iarg_2_dout(42),
      R => \out\
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(43),
      Q => ap_fifo_iarg_2_dout(43),
      R => \out\
    );
\goreg_bm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(44),
      Q => ap_fifo_iarg_2_dout(44),
      R => \out\
    );
\goreg_bm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(45),
      Q => ap_fifo_iarg_2_dout(45),
      R => \out\
    );
\goreg_bm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(46),
      Q => ap_fifo_iarg_2_dout(46),
      R => \out\
    );
\goreg_bm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(47),
      Q => ap_fifo_iarg_2_dout(47),
      R => \out\
    );
\goreg_bm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(48),
      Q => ap_fifo_iarg_2_dout(48),
      R => \out\
    );
\goreg_bm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(49),
      Q => ap_fifo_iarg_2_dout(49),
      R => \out\
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(4),
      Q => ap_fifo_iarg_2_dout(4),
      R => \out\
    );
\goreg_bm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(50),
      Q => ap_fifo_iarg_2_dout(50),
      R => \out\
    );
\goreg_bm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(51),
      Q => ap_fifo_iarg_2_dout(51),
      R => \out\
    );
\goreg_bm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(52),
      Q => ap_fifo_iarg_2_dout(52),
      R => \out\
    );
\goreg_bm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(53),
      Q => ap_fifo_iarg_2_dout(53),
      R => \out\
    );
\goreg_bm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(54),
      Q => ap_fifo_iarg_2_dout(54),
      R => \out\
    );
\goreg_bm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(55),
      Q => ap_fifo_iarg_2_dout(55),
      R => \out\
    );
\goreg_bm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(56),
      Q => ap_fifo_iarg_2_dout(56),
      R => \out\
    );
\goreg_bm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(57),
      Q => ap_fifo_iarg_2_dout(57),
      R => \out\
    );
\goreg_bm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(58),
      Q => ap_fifo_iarg_2_dout(58),
      R => \out\
    );
\goreg_bm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(59),
      Q => ap_fifo_iarg_2_dout(59),
      R => \out\
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(5),
      Q => ap_fifo_iarg_2_dout(5),
      R => \out\
    );
\goreg_bm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(60),
      Q => ap_fifo_iarg_2_dout(60),
      R => \out\
    );
\goreg_bm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(61),
      Q => ap_fifo_iarg_2_dout(61),
      R => \out\
    );
\goreg_bm.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(62),
      Q => ap_fifo_iarg_2_dout(62),
      R => \out\
    );
\goreg_bm.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(63),
      Q => ap_fifo_iarg_2_dout(63),
      R => \out\
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(6),
      Q => ap_fifo_iarg_2_dout(6),
      R => \out\
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(7),
      Q => ap_fifo_iarg_2_dout(7),
      R => \out\
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(8),
      Q => ap_fifo_iarg_2_dout(8),
      R => \out\
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \goreg_bm.dout_i_reg[63]_0\(0),
      D => doutb(9),
      Q => ap_fifo_iarg_2_dout(9),
      R => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\ is
  port (
    \SAME_WIDTH_GEN.axis_last_reg\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[65]_0\ : out STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[64]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[64]_1\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    rd_en : out STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    tap_0_vld : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SAME_WIDTH_GEN.axis_last_reg_0\ : in STD_LOGIC;
    axis_beat_end : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_last_reg_1\ : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_last_reg_2\ : in STD_LOGIC;
    m_axis_0_tlast : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0\ : in STD_LOGIC;
    \axis_state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[15]\ : in STD_LOGIC;
    \dout_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[15]_1\ : in STD_LOGIC;
    xd_sw_length_vld : in STD_LOGIC;
    empty_i : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_4\ : in STD_LOGIC;
    m_axis_0_tready : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_5\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[65]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\ : entity is "memory";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\ is
  signal \FSM_sequential_SAME_WIDTH_GEN.axis_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_last_i_2_n_0\ : STD_LOGIC;
  signal doutb : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal fifo_dout : STD_LOGIC_VECTOR ( 65 to 65 );
  signal \^goreg_bm.dout_i_reg[64]_1\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_SAME_WIDTH_GEN.axis_state[0]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \SAME_WIDTH_GEN.axis_last_i_2\ : label is "soft_lutpair86";
begin
  \goreg_bm.dout_i_reg[64]_1\(64 downto 0) <= \^goreg_bm.dout_i_reg[64]_1\(64 downto 0);
\FSM_sequential_SAME_WIDTH_GEN.axis_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888FF8F8F8F00"
    )
        port map (
      I0 => axis_beat_end,
      I1 => \FSM_sequential_SAME_WIDTH_GEN.axis_state[0]_i_2_n_0\,
      I2 => \axis_state__0\(1),
      I3 => \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_3_n_0\,
      I4 => \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_4_n_0\,
      I5 => \axis_state__0\(0),
      O => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\
    );
\FSM_sequential_SAME_WIDTH_GEN.axis_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fifo_dout(65),
      I1 => \axis_state__0\(1),
      I2 => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_5\,
      O => \FSM_sequential_SAME_WIDTH_GEN.axis_state[0]_i_2_n_0\
    );
\FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"282828FF28282800"
    )
        port map (
      I0 => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0\,
      I1 => axis_beat_end,
      I2 => fifo_dout(65),
      I3 => \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_3_n_0\,
      I4 => \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_4_n_0\,
      I5 => \axis_state__0\(1),
      O => \goreg_bm.dout_i_reg[65]_0\
    );
\FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_5_n_0\,
      I1 => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\,
      I2 => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0\,
      I3 => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1\,
      I4 => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2\,
      I5 => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_3\,
      O => \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_3_n_0\
    );
\FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808088888088"
    )
        port map (
      I0 => fifo_dout(65),
      I1 => \axis_state__0\(0),
      I2 => \axis_state__0\(1),
      I3 => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_4\,
      I4 => m_axis_0_tready,
      I5 => \dout_reg[15]_1\,
      O => \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_4_n_0\
    );
\FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B0"
    )
        port map (
      I0 => xd_sw_length_vld,
      I1 => \dout_reg[15]_0\(0),
      I2 => \^goreg_bm.dout_i_reg[64]_1\(64),
      I3 => \dout_reg[15]_1\,
      I4 => \axis_state__0\(0),
      I5 => \axis_state__0\(1),
      O => \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_5_n_0\
    );
\SAME_WIDTH_GEN.axis_last_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFFFFFAEA0000"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_last_i_2_n_0\,
      I1 => \SAME_WIDTH_GEN.axis_last_reg_0\,
      I2 => axis_beat_end,
      I3 => \SAME_WIDTH_GEN.axis_last_reg_1\,
      I4 => \SAME_WIDTH_GEN.axis_last_reg_2\,
      I5 => m_axis_0_tlast,
      O => \SAME_WIDTH_GEN.axis_last_reg\
    );
\SAME_WIDTH_GEN.axis_last_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \dout_reg[15]_0\(0),
      I1 => fifo_dout(65),
      I2 => \axis_state__0\(1),
      I3 => \axis_state__0\(0),
      O => \SAME_WIDTH_GEN.axis_last_i_2_n_0\
    );
din_rdy_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001000FFFFFFFF"
    )
        port map (
      I0 => \axis_state__0\(1),
      I1 => \axis_state__0\(0),
      I2 => \^goreg_bm.dout_i_reg[64]_1\(64),
      I3 => \dout_reg[15]_0\(0),
      I4 => \dout_reg[15]_1\,
      I5 => xd_sw_length_vld,
      O => rd_en
    );
\dout[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000080FFFF"
    )
        port map (
      I0 => \dout_reg[15]\,
      I1 => \^goreg_bm.dout_i_reg[64]_1\(64),
      I2 => \dout_reg[15]_0\(0),
      I3 => \dout_reg[15]_1\,
      I4 => xd_sw_length_vld,
      I5 => empty_i,
      O => \goreg_bm.dout_i_reg[64]_0\(0)
    );
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\
     port map (
      D(65 downto 0) => doutb(65 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0),
      DIADI(0) => DIADI(0),
      E(0) => E(0),
      Q(63 downto 0) => Q(63 downto 0),
      aclk => aclk,
      ap_done => ap_done,
      m_axis_aclk => m_axis_aclk,
      \out\ => \out\,
      state(1 downto 0) => state(1 downto 0),
      tap_0_vld => tap_0_vld,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(0),
      Q => \^goreg_bm.dout_i_reg[64]_1\(0),
      R => \out\
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(10),
      Q => \^goreg_bm.dout_i_reg[64]_1\(10),
      R => \out\
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(11),
      Q => \^goreg_bm.dout_i_reg[64]_1\(11),
      R => \out\
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(12),
      Q => \^goreg_bm.dout_i_reg[64]_1\(12),
      R => \out\
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(13),
      Q => \^goreg_bm.dout_i_reg[64]_1\(13),
      R => \out\
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(14),
      Q => \^goreg_bm.dout_i_reg[64]_1\(14),
      R => \out\
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(15),
      Q => \^goreg_bm.dout_i_reg[64]_1\(15),
      R => \out\
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(16),
      Q => \^goreg_bm.dout_i_reg[64]_1\(16),
      R => \out\
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(17),
      Q => \^goreg_bm.dout_i_reg[64]_1\(17),
      R => \out\
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(18),
      Q => \^goreg_bm.dout_i_reg[64]_1\(18),
      R => \out\
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(19),
      Q => \^goreg_bm.dout_i_reg[64]_1\(19),
      R => \out\
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(1),
      Q => \^goreg_bm.dout_i_reg[64]_1\(1),
      R => \out\
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(20),
      Q => \^goreg_bm.dout_i_reg[64]_1\(20),
      R => \out\
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(21),
      Q => \^goreg_bm.dout_i_reg[64]_1\(21),
      R => \out\
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(22),
      Q => \^goreg_bm.dout_i_reg[64]_1\(22),
      R => \out\
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(23),
      Q => \^goreg_bm.dout_i_reg[64]_1\(23),
      R => \out\
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(24),
      Q => \^goreg_bm.dout_i_reg[64]_1\(24),
      R => \out\
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(25),
      Q => \^goreg_bm.dout_i_reg[64]_1\(25),
      R => \out\
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(26),
      Q => \^goreg_bm.dout_i_reg[64]_1\(26),
      R => \out\
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(27),
      Q => \^goreg_bm.dout_i_reg[64]_1\(27),
      R => \out\
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(28),
      Q => \^goreg_bm.dout_i_reg[64]_1\(28),
      R => \out\
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(29),
      Q => \^goreg_bm.dout_i_reg[64]_1\(29),
      R => \out\
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(2),
      Q => \^goreg_bm.dout_i_reg[64]_1\(2),
      R => \out\
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(30),
      Q => \^goreg_bm.dout_i_reg[64]_1\(30),
      R => \out\
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(31),
      Q => \^goreg_bm.dout_i_reg[64]_1\(31),
      R => \out\
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(32),
      Q => \^goreg_bm.dout_i_reg[64]_1\(32),
      R => \out\
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(33),
      Q => \^goreg_bm.dout_i_reg[64]_1\(33),
      R => \out\
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(34),
      Q => \^goreg_bm.dout_i_reg[64]_1\(34),
      R => \out\
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(35),
      Q => \^goreg_bm.dout_i_reg[64]_1\(35),
      R => \out\
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(36),
      Q => \^goreg_bm.dout_i_reg[64]_1\(36),
      R => \out\
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(37),
      Q => \^goreg_bm.dout_i_reg[64]_1\(37),
      R => \out\
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(38),
      Q => \^goreg_bm.dout_i_reg[64]_1\(38),
      R => \out\
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(39),
      Q => \^goreg_bm.dout_i_reg[64]_1\(39),
      R => \out\
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(3),
      Q => \^goreg_bm.dout_i_reg[64]_1\(3),
      R => \out\
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(40),
      Q => \^goreg_bm.dout_i_reg[64]_1\(40),
      R => \out\
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(41),
      Q => \^goreg_bm.dout_i_reg[64]_1\(41),
      R => \out\
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(42),
      Q => \^goreg_bm.dout_i_reg[64]_1\(42),
      R => \out\
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(43),
      Q => \^goreg_bm.dout_i_reg[64]_1\(43),
      R => \out\
    );
\goreg_bm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(44),
      Q => \^goreg_bm.dout_i_reg[64]_1\(44),
      R => \out\
    );
\goreg_bm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(45),
      Q => \^goreg_bm.dout_i_reg[64]_1\(45),
      R => \out\
    );
\goreg_bm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(46),
      Q => \^goreg_bm.dout_i_reg[64]_1\(46),
      R => \out\
    );
\goreg_bm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(47),
      Q => \^goreg_bm.dout_i_reg[64]_1\(47),
      R => \out\
    );
\goreg_bm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(48),
      Q => \^goreg_bm.dout_i_reg[64]_1\(48),
      R => \out\
    );
\goreg_bm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(49),
      Q => \^goreg_bm.dout_i_reg[64]_1\(49),
      R => \out\
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(4),
      Q => \^goreg_bm.dout_i_reg[64]_1\(4),
      R => \out\
    );
\goreg_bm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(50),
      Q => \^goreg_bm.dout_i_reg[64]_1\(50),
      R => \out\
    );
\goreg_bm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(51),
      Q => \^goreg_bm.dout_i_reg[64]_1\(51),
      R => \out\
    );
\goreg_bm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(52),
      Q => \^goreg_bm.dout_i_reg[64]_1\(52),
      R => \out\
    );
\goreg_bm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(53),
      Q => \^goreg_bm.dout_i_reg[64]_1\(53),
      R => \out\
    );
\goreg_bm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(54),
      Q => \^goreg_bm.dout_i_reg[64]_1\(54),
      R => \out\
    );
\goreg_bm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(55),
      Q => \^goreg_bm.dout_i_reg[64]_1\(55),
      R => \out\
    );
\goreg_bm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(56),
      Q => \^goreg_bm.dout_i_reg[64]_1\(56),
      R => \out\
    );
\goreg_bm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(57),
      Q => \^goreg_bm.dout_i_reg[64]_1\(57),
      R => \out\
    );
\goreg_bm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(58),
      Q => \^goreg_bm.dout_i_reg[64]_1\(58),
      R => \out\
    );
\goreg_bm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(59),
      Q => \^goreg_bm.dout_i_reg[64]_1\(59),
      R => \out\
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(5),
      Q => \^goreg_bm.dout_i_reg[64]_1\(5),
      R => \out\
    );
\goreg_bm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(60),
      Q => \^goreg_bm.dout_i_reg[64]_1\(60),
      R => \out\
    );
\goreg_bm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(61),
      Q => \^goreg_bm.dout_i_reg[64]_1\(61),
      R => \out\
    );
\goreg_bm.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(62),
      Q => \^goreg_bm.dout_i_reg[64]_1\(62),
      R => \out\
    );
\goreg_bm.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(63),
      Q => \^goreg_bm.dout_i_reg[64]_1\(63),
      R => \out\
    );
\goreg_bm.dout_i_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(64),
      Q => \^goreg_bm.dout_i_reg[64]_1\(64),
      R => \out\
    );
\goreg_bm.dout_i_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(65),
      Q => fifo_dout(65),
      R => \out\
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(6),
      Q => \^goreg_bm.dout_i_reg[64]_1\(6),
      R => \out\
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(7),
      Q => \^goreg_bm.dout_i_reg[64]_1\(7),
      R => \out\
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(8),
      Q => \^goreg_bm.dout_i_reg[64]_1\(8),
      R => \out\
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \goreg_bm.dout_i_reg[65]_1\(0),
      D => doutb(9),
      Q => \^goreg_bm.dout_i_reg[64]_1\(9),
      R => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_sync_module is
  port (
    \out\ : out STD_LOGIC;
    s_axi_aresetn_0 : out STD_LOGIC;
    status_ap_start : out STD_LOGIC;
    status_ap_done : out STD_LOGIC;
    status_ap_idle : out STD_LOGIC;
    status_ap_ready : out STD_LOGIC;
    host_cmd_error : out STD_LOGIC;
    ap_start_one_shot : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    mb_pop_ok : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \NEW_INTRO.next_rd_gray_reg[0]\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg\ : in STD_LOGIC;
    and_reduce : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    status_ap_start_clr : in STD_LOGIC;
    status_ap_done_clr : in STD_LOGIC;
    status_ap_idle_clr : in STD_LOGIC;
    status_ap_ready_clr : in STD_LOGIC;
    mb_iarg_rdy_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : in STD_LOGIC;
    ap_ready : in STD_LOGIC;
    \gic0.gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    \NEW_INTRO.next_rd_gray_reg[0]_0\ : in STD_LOGIC;
    host_cmd_data : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_sync_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_sync_module is
  signal COMMAND_FIFO_NEW_n_11 : STD_LOGIC;
  signal COMMAND_FIFO_NEW_n_12 : STD_LOGIC;
  signal COMMAND_FIFO_NEW_n_2 : STD_LOGIC;
  signal COMMAND_FIFO_NEW_n_3 : STD_LOGIC;
  signal COMMAND_FIFO_NEW_n_4 : STD_LOGIC;
  signal COMMAND_FIFO_NEW_n_9 : STD_LOGIC;
  signal \NEW_INTRO.AP_ISCALARSTART_SYNC_I_n_1\ : STD_LOGIC;
  signal \NEW_INTRO.AP_ISCALARSTART_SYNC_I_n_2\ : STD_LOGIC;
  signal ap_cmd_error_sync : STD_LOGIC;
  signal ap_done_sync : STD_LOGIC;
  signal ap_idle_sync : STD_LOGIC;
  signal ap_ready_sync : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ap_start_i : STD_LOGIC;
  signal ap_start_i_sync : STD_LOGIC;
  signal \^ap_start_one_shot\ : STD_LOGIC;
  signal axi_rst : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of axi_rst : signal is "true";
  signal core_ap_start_i_1_n_0 : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal \global_start__2\ : STD_LOGIC;
  signal iarg_mask : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \iarg_mask[1]_i_4_n_0\ : STD_LOGIC;
  signal iarg_start_sync : STD_LOGIC;
  signal iscalar_start_sync : STD_LOGIC;
  signal oarg_start_sync : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal run_continous_reg_n_0 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "wait_start:001,wait_done:010,iSTATE:100,idle:000,apply_input_mask:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "wait_start:001,wait_done:010,iSTATE:100,idle:000,apply_input_mask:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "wait_start:001,wait_done:010,iSTATE:100,idle:000,apply_input_mask:011";
begin
  ap_start <= \^ap_start\;
  ap_start_one_shot <= \^ap_start_one_shot\;
COMMAND_FIFO_NEW: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_dist_inst
     port map (
      AR(0) => axi_rst,
      E(0) => E(0),
      \FSM_sequential_state_reg[0]\ => COMMAND_FIFO_NEW_n_3,
      \FSM_sequential_state_reg[0]_0\ => COMMAND_FIFO_NEW_n_4,
      \FSM_sequential_state_reg[1]\ => COMMAND_FIFO_NEW_n_11,
      \FSM_sequential_state_reg[2]\ => \NEW_INTRO.AP_ISCALARSTART_SYNC_I_n_1\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg\ => p_0_in0_in,
      \NEW_INTRO.next_rd_gray_reg[0]\ => \NEW_INTRO.next_rd_gray_reg[0]\,
      \NEW_INTRO.next_rd_gray_reg[0]_0\ => \NEW_INTRO.next_rd_gray_reg[0]_0\,
      aclk => aclk,
      ap_start_i => ap_start_i,
      empty_fwft_i_reg => COMMAND_FIFO_NEW_n_2,
      empty_fwft_i_reg_0 => COMMAND_FIFO_NEW_n_9,
      empty_fwft_i_reg_1 => COMMAND_FIFO_NEW_n_12,
      \gic0.gc0.count_reg[4]\(0) => \gic0.gc0.count_reg[4]\(0),
      \global_start__2\ => \global_start__2\,
      \gpr1.dout_i_reg[0]\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      host_cmd_data(17 downto 0) => host_cmd_data(17 downto 0),
      iarg_mask(1 downto 0) => iarg_mask(1 downto 0),
      \iarg_mask_reg[1]\ => \iarg_mask[1]_i_4_n_0\,
      mb_iarg_rdy_i(1 downto 0) => mb_iarg_rdy_i(1 downto 0),
      mb_pop_ok => mb_pop_ok,
      \out\ => empty,
      prmry_in_xored => prmry_in_xored,
      ram_full_fb_i_reg => \out\,
      run_continous_reg => run_continous_reg_n_0,
      s_axi_aclk => s_axi_aclk,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
\EN_APCLK_LITE_SYNC_GEN.AP_CMDERR_SYNC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized5\
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      aclk => aclk,
      ap_cmd_error_sync => ap_cmd_error_sync,
      \out\ => p_0_in0_in,
      prmry_in_xored => prmry_in_xored,
      s_axi_aclk => s_axi_aclk
    );
\EN_APCLK_LITE_SYNC_GEN.AP_DONE_SYNC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6\
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      aclk => aclk,
      ap_done => ap_done,
      ap_done_sync => ap_done_sync,
      s_axi_aclk => s_axi_aclk
    );
\EN_APCLK_LITE_SYNC_GEN.AP_IDLE_SYNC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6_9\
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      aclk => aclk,
      ap_idle => ap_idle,
      ap_idle_sync => ap_idle_sync,
      s_axi_aclk => s_axi_aclk
    );
\EN_APCLK_LITE_SYNC_GEN.AP_READY_SYNC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6_10\
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      aclk => aclk,
      ap_ready => ap_ready,
      ap_ready_sync => ap_ready_sync,
      s_axi_aclk => s_axi_aclk
    );
\EN_APCLK_LITE_SYNC_GEN.AP_START_SYNC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized5_11\
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      aclk => aclk,
      ap_start_i_sync => ap_start_i_sync,
      ap_start_one_shot => \^ap_start_one_shot\,
      s_axi_aclk => s_axi_aclk
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      D => \NEW_INTRO.AP_ISCALARSTART_SYNC_I_n_2\,
      Q => \state__0\(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      D => COMMAND_FIFO_NEW_n_12,
      Q => \state__0\(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      D => COMMAND_FIFO_NEW_n_11,
      Q => \state__0\(2)
    );
\NEW_INTRO.AP_IARGSTART_SYNC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg\,
      aclk => aclk,
      \out\ => iarg_start_sync
    );
\NEW_INTRO.AP_ISCALARSTART_SYNC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8_12\
     port map (
      \FSM_sequential_state[2]_i_3_0\ => iarg_start_sync,
      \FSM_sequential_state[2]_i_3_1\ => oarg_start_sync,
      \FSM_sequential_state[2]_i_3_2\ => empty,
      \FSM_sequential_state_reg[0]\ => COMMAND_FIFO_NEW_n_2,
      \FSM_sequential_state_reg[0]_0\ => run_continous_reg_n_0,
      \FSM_sequential_state_reg[2]\ => \NEW_INTRO.AP_ISCALARSTART_SYNC_I_n_1\,
      \FSM_sequential_state_reg[2]_0\ => \NEW_INTRO.AP_ISCALARSTART_SYNC_I_n_2\,
      aclk => aclk,
      ap_done => ap_done,
      \out\ => iscalar_start_sync,
      s_axi_aclk => s_axi_aclk,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
\NEW_INTRO.AP_OARGSTART_SYNC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8_13\
     port map (
      aclk => aclk,
      and_reduce => and_reduce,
      ap_start_i_reg => iarg_start_sync,
      ap_start_i_reg_0 => iscalar_start_sync,
      \global_start__2\ => \global_start__2\,
      \out\ => oarg_start_sync,
      s_axi_aclk => s_axi_aclk
    );
STATUS_AP_IDLE_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status
     port map (
      ap_idle_sync => ap_idle_sync,
      empty_n_reg_0 => empty_n_reg,
      s_axi_aclk => s_axi_aclk,
      status_ap_idle => status_ap_idle,
      status_ap_idle_clr => status_ap_idle_clr
    );
STATUS_AP_READY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_14
     port map (
      ap_ready_sync => ap_ready_sync,
      empty_n_reg_0 => empty_n_reg,
      s_axi_aclk => s_axi_aclk,
      status_ap_ready => status_ap_ready,
      status_ap_ready_clr => status_ap_ready_clr
    );
SYNC_AP_CMD_ERROR_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_15
     port map (
      ap_cmd_error_sync => ap_cmd_error_sync,
      empty_n_reg_0 => empty_n_reg,
      host_cmd_error => host_cmd_error,
      s_axi_aclk => s_axi_aclk
    );
SYNC_AP_DONE_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_16
     port map (
      ap_done_sync => ap_done_sync,
      empty_n_reg_0 => empty_n_reg,
      s_axi_aclk => s_axi_aclk,
      status_ap_done => status_ap_done,
      status_ap_done_clr => status_ap_done_clr
    );
SYNC_AP_START_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_17
     port map (
      ap_start_i_sync => ap_start_i_sync,
      empty_n_reg_0 => empty_n_reg,
      s_axi_aclk => s_axi_aclk,
      status_ap_start => status_ap_start,
      status_ap_start_clr => status_ap_start_clr
    );
ap_rst_axi_sync1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized7\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      \out\ => axi_rst,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => s_axi_aresetn_0
    );
ap_start_i_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      D => ap_start_i,
      Q => \^ap_start_one_shot\
    );
core_ap_start_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => ap_ready,
      I1 => \^ap_start\,
      I2 => \^ap_start_one_shot\,
      O => core_ap_start_i_1_n_0
    );
core_ap_start_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      D => core_ap_start_i_1_n_0,
      Q => \^ap_start\
    );
\iarg_mask[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => ap_done,
      I3 => run_continous_reg_n_0,
      O => \iarg_mask[1]_i_4_n_0\
    );
\iarg_mask_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => COMMAND_FIFO_NEW_n_3,
      Q => iarg_mask(0),
      R => '0'
    );
\iarg_mask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => COMMAND_FIFO_NEW_n_4,
      Q => iarg_mask(1),
      R => '0'
    );
run_continous_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      D => COMMAND_FIFO_NEW_n_9,
      Q => run_continous_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  port (
    s_axis_2_tready : out STD_LOGIC;
    ap_fifo_iarg_2_empty_n : out STD_LOGIC;
    ap_fifo_iarg_2_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_2_tlast : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_fifo_iarg_2_read : in STD_LOGIC;
    s_axis_2_tvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  signal \gras.rsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gras.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gwas.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gwas.wsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_regout_en : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 10 to 10 );
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wr_pntr_rd : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs_34
     port map (
      AR(0) => AR(0),
      Q(10 downto 0) => rd_pntr(10 downto 0),
      RD_PNTR_WR(0) => rd_pntr_wr(10),
      WR_PNTR_RD(9 downto 0) => wr_pntr_rd(9 downto 0),
      aclk => aclk,
      \gmux.gm[4].gms.ms\(9 downto 0) => wr_pntr_plus1(9 downto 0),
      \gmux.gm[4].gms.ms_0\(9 downto 0) => wr_pntr_plus2(9 downto 0),
      \gmux.gm[5].gms.ms\(0) => rd_pntr_plus1(10),
      \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(10 downto 0) => wr_pntr(10 downto 0),
      \out\ => \out\,
      s_axis_aclk => s_axis_aclk,
      v1_reg(0) => \gras.rsts/c0/v1_reg\(5),
      v1_reg_0(0) => \gras.rsts/c1/v1_reg\(5),
      v1_reg_1(4 downto 0) => \gwas.wsts/c1/v1_reg\(4 downto 0),
      v1_reg_2(4 downto 0) => \gwas.wsts/c2/v1_reg\(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_35
     port map (
      E(0) => ram_regout_en,
      Q(0) => rd_pntr_plus1(10),
      WR_PNTR_RD(9 downto 0) => wr_pntr_rd(9 downto 0),
      aclk => aclk,
      ap_fifo_iarg_2_empty_n => ap_fifo_iarg_2_empty_n,
      ap_fifo_iarg_2_read => ap_fifo_iarg_2_read,
      \gc0.count_d1_reg[10]\(10 downto 0) => rd_pntr(10 downto 0),
      \out\ => \out\,
      ram_empty_fb_i_reg(0) => \gras.rsts/c0/v1_reg\(5),
      ram_empty_fb_i_reg_0(0) => \gras.rsts/c1/v1_reg\(5),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_36
     port map (
      AR(0) => AR(0),
      E(0) => ram_wr_en,
      Q(9 downto 0) => wr_pntr_plus2(9 downto 0),
      RD_PNTR_WR(0) => rd_pntr_wr(10),
      \gic0.gc0.count_d1_reg[9]\(9 downto 0) => wr_pntr_plus1(9 downto 0),
      \gic0.gc0.count_d2_reg[10]\(10 downto 0) => wr_pntr(10 downto 0),
      \gmux.gm[5].gms.ms\(4 downto 0) => \gwas.wsts/c1/v1_reg\(4 downto 0),
      \gmux.gm[5].gms.ms_0\(4 downto 0) => \gwas.wsts/c2/v1_reg\(4 downto 0),
      s_axis_2_tready => s_axis_2_tready,
      s_axis_2_tvalid => s_axis_2_tvalid,
      s_axis_aclk => s_axis_aclk
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => wr_pntr(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => rd_pntr(10 downto 0),
      E(0) => ram_wr_en,
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      ap_fifo_iarg_2_dout(63 downto 0) => ap_fifo_iarg_2_dout(63 downto 0),
      \goreg_bm.dout_i_reg[63]_0\(0) => ram_regout_en,
      \out\ => \out\,
      s_axis_2_tlast => s_axis_2_tlast,
      s_axis_aclk => s_axis_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\ is
  port (
    empty_fwft_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_fifo_oarg_0_full_n : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[64]\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    ap_done_0 : out STD_LOGIC;
    ap_done_1 : out STD_LOGIC;
    ap_start_i_reg : out STD_LOGIC;
    \SAME_WIDTH_GEN.axis_last_reg\ : out STD_LOGIC;
    m_axis_0_tready_0 : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[65]\ : out STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[64]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : out STD_LOGIC;
    m_axis_0_tready_1 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    tap_0_vld : in STD_LOGIC;
    ap_fifo_oarg_0_write : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : in STD_LOGIC;
    ap_start_one_shot : in STD_LOGIC;
    \dout_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axis_state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SAME_WIDTH_GEN.apply_sw_length_reg\ : in STD_LOGIC;
    mb_oarg_rdy_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_din_vld : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_last_reg_0\ : in STD_LOGIC;
    axis_beat_end : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_last_reg_1\ : in STD_LOGIC;
    m_axis_0_tlast : in STD_LOGIC;
    m_axis_0_tready : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_data_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0\ : in STD_LOGIC;
    \dout_reg[15]_0\ : in STD_LOGIC;
    xd_sw_length_vld : in STD_LOGIC;
    empty_i : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\ is
  signal \^empty_fwft_i_reg\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[64]\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \gras.rsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gras.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \gwas.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gwas.wsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^m_axis_0_tready_0\ : STD_LOGIC;
  signal ram_regout_en : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 10 to 10 );
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wr_pntr_rd : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  empty_fwft_i_reg <= \^empty_fwft_i_reg\;
  \goreg_bm.dout_i_reg[64]\(64 downto 0) <= \^goreg_bm.dout_i_reg[64]\(64 downto 0);
  m_axis_0_tready_0 <= \^m_axis_0_tready_0\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs
     port map (
      Q(9 downto 0) => wr_pntr_plus1(9 downto 0),
      \Q_reg_reg[0]\ => \gic0.gc0.count_d1_reg[0]\,
      RD_PNTR_WR(0) => rd_pntr_wr(10),
      WR_PNTR_RD(1 downto 0) => wr_pntr_rd(1 downto 0),
      aclk => aclk,
      \gmux.gm[4].gms.ms\(9 downto 0) => wr_pntr_plus2(9 downto 0),
      \gmux.gm[5].gms.ms\(8 downto 0) => rd_pntr_plus1(10 downto 2),
      \gnxpm_cdc.rd_pntr_gc_reg[10]_0\(10 downto 0) => rd_pntr(10 downto 0),
      \gnxpm_cdc.wr_pntr_gc_reg[10]_0\(10 downto 0) => wr_pntr(10 downto 0),
      m_axis_aclk => m_axis_aclk,
      \out\ => \out\,
      v1_reg(4 downto 0) => \gwas.wsts/c1/v1_reg\(4 downto 0),
      v1_reg_0(4 downto 0) => \gwas.wsts/c2/v1_reg\(4 downto 0),
      v1_reg_1(5 downto 0) => \gras.rsts/c0/v1_reg\(5 downto 0),
      v1_reg_2(4 downto 0) => \gras.rsts/c1/v1_reg\(5 downto 1)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
     port map (
      E(0) => ram_regout_en,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ => \gntv_or_sync_fifo.gl0.rd_n_7\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\,
      Q(0) => \^goreg_bm.dout_i_reg[64]\(64),
      \SAME_WIDTH_GEN.apply_sw_length_reg\(0) => \dout_reg[15]\(0),
      \SAME_WIDTH_GEN.apply_sw_length_reg_0\ => \SAME_WIDTH_GEN.apply_sw_length_reg\,
      \SAME_WIDTH_GEN.axis_data_reg[0]\ => \SAME_WIDTH_GEN.axis_data_reg[0]\,
      WR_PNTR_RD(1 downto 0) => wr_pntr_rd(1 downto 0),
      \axis_state__0\(1 downto 0) => \axis_state__0\(1 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg_0,
      \gc0.count_d1_reg[10]\(10 downto 0) => rd_pntr(10 downto 0),
      \gc0.count_d1_reg[10]_0\ => \out\,
      \gc0.count_reg[10]\(8 downto 0) => rd_pntr_plus1(10 downto 2),
      m_axis_0_tready => m_axis_0_tready,
      m_axis_0_tready_0 => m_axis_0_tready_1,
      m_axis_0_tready_1 => \^m_axis_0_tready_0\,
      m_axis_aclk => m_axis_aclk,
      \out\ => \^empty_fwft_i_reg\,
      ram_empty_fb_i_reg(4 downto 0) => \gras.rsts/c1/v1_reg\(5 downto 1),
      tmp_ram_rd_en => tmp_ram_rd_en,
      v1_reg(5 downto 0) => \gras.rsts/c0/v1_reg\(5 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
     port map (
      DIADI(0) => DIADI(0),
      E(0) => ram_wr_en,
      \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\ => \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\,
      \FSM_sequential_SAME_WIDTH_GEN.state_reg[1]\(0) => E(0),
      Q(9 downto 0) => wr_pntr_plus2(9 downto 0),
      RD_PNTR_WR(0) => rd_pntr_wr(10),
      aclk => aclk,
      ap_done => ap_done,
      ap_done_0 => ap_done_0,
      ap_done_1 => ap_done_1,
      ap_fifo_oarg_0_full_n => ap_fifo_oarg_0_full_n,
      ap_fifo_oarg_0_write => ap_fifo_oarg_0_write,
      ap_start_i_reg => ap_start_i_reg,
      ap_start_one_shot => ap_start_one_shot,
      fifo_din_vld => fifo_din_vld,
      \gic0.gc0.count_d1_reg[0]\ => \gic0.gc0.count_d1_reg[0]\,
      \gic0.gc0.count_d1_reg[9]\(9 downto 0) => wr_pntr_plus1(9 downto 0),
      \gic0.gc0.count_d2_reg[10]\(10 downto 0) => wr_pntr(10 downto 0),
      \gmux.gm[5].gms.ms\(4 downto 0) => \gwas.wsts/c1/v1_reg\(4 downto 0),
      \gmux.gm[5].gms.ms_0\(4 downto 0) => \gwas.wsts/c2/v1_reg\(4 downto 0),
      mb_oarg_rdy_i(0) => mb_oarg_rdy_i(0),
      state(1 downto 0) => state(1 downto 0),
      tap_0_vld => tap_0_vld
    );
\gntv_or_sync_fifo.mem\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => wr_pntr(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10 downto 0) => rd_pntr(10 downto 0),
      DIADI(0) => DIADI(0),
      E(0) => ram_wr_en,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_3\ => \gntv_or_sync_fifo.gl0.rd_n_7\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_4\ => \SAME_WIDTH_GEN.axis_data_reg[0]\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_5\ => \SAME_WIDTH_GEN.apply_sw_length_reg\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0\,
      Q(63 downto 0) => Q(63 downto 0),
      \SAME_WIDTH_GEN.axis_last_reg\ => \SAME_WIDTH_GEN.axis_last_reg\,
      \SAME_WIDTH_GEN.axis_last_reg_0\ => \SAME_WIDTH_GEN.axis_last_reg_0\,
      \SAME_WIDTH_GEN.axis_last_reg_1\ => \SAME_WIDTH_GEN.axis_last_reg_1\,
      \SAME_WIDTH_GEN.axis_last_reg_2\ => \^m_axis_0_tready_0\,
      aclk => aclk,
      ap_done => ap_done,
      axis_beat_end => axis_beat_end,
      \axis_state__0\(1 downto 0) => \axis_state__0\(1 downto 0),
      \dout_reg[15]\ => \dout_reg[15]_0\,
      \dout_reg[15]_0\(0) => \dout_reg[15]\(0),
      \dout_reg[15]_1\ => \^empty_fwft_i_reg\,
      empty_i => empty_i,
      \goreg_bm.dout_i_reg[64]_0\(0) => \goreg_bm.dout_i_reg[64]_0\(0),
      \goreg_bm.dout_i_reg[64]_1\(64 downto 0) => \^goreg_bm.dout_i_reg[64]\(64 downto 0),
      \goreg_bm.dout_i_reg[65]_0\ => \goreg_bm.dout_i_reg[65]\,
      \goreg_bm.dout_i_reg[65]_1\(0) => ram_regout_en,
      m_axis_0_tlast => m_axis_0_tlast,
      m_axis_0_tready => m_axis_0_tready,
      m_axis_aclk => m_axis_aclk,
      \out\ => \out\,
      rd_en => rd_en,
      state(1 downto 0) => state(1 downto 0),
      tap_0_vld => tap_0_vld,
      tmp_ram_rd_en => tmp_ram_rd_en,
      xd_sw_length_vld => xd_sw_length_vld
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
  port (
    s_axis_2_tready : out STD_LOGIC;
    ap_fifo_iarg_2_empty_n : out STD_LOGIC;
    ap_fifo_iarg_2_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_2_tlast : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_fifo_iarg_2_read : in STD_LOGIC;
    s_axis_2_tvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
     port map (
      AR(0) => AR(0),
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      ap_fifo_iarg_2_dout(63 downto 0) => ap_fifo_iarg_2_dout(63 downto 0),
      ap_fifo_iarg_2_empty_n => ap_fifo_iarg_2_empty_n,
      ap_fifo_iarg_2_read => ap_fifo_iarg_2_read,
      \out\ => \out\,
      s_axis_2_tlast => s_axis_2_tlast,
      s_axis_2_tready => s_axis_2_tready,
      s_axis_2_tvalid => s_axis_2_tvalid,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\ is
  port (
    empty_fwft_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_fifo_oarg_0_full_n : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[64]\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    ap_done_0 : out STD_LOGIC;
    ap_done_1 : out STD_LOGIC;
    ap_start_i_reg : out STD_LOGIC;
    \SAME_WIDTH_GEN.axis_last_reg\ : out STD_LOGIC;
    m_axis_0_tready_0 : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[65]\ : out STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[64]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : out STD_LOGIC;
    m_axis_0_tready_1 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    tap_0_vld : in STD_LOGIC;
    ap_fifo_oarg_0_write : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : in STD_LOGIC;
    ap_start_one_shot : in STD_LOGIC;
    \dout_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axis_state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SAME_WIDTH_GEN.apply_sw_length_reg\ : in STD_LOGIC;
    mb_oarg_rdy_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_din_vld : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_last_reg_0\ : in STD_LOGIC;
    axis_beat_end : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_last_reg_1\ : in STD_LOGIC;
    m_axis_0_tlast : in STD_LOGIC;
    m_axis_0_tready : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_data_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0\ : in STD_LOGIC;
    \dout_reg[15]_0\ : in STD_LOGIC;
    xd_sw_length_vld : in STD_LOGIC;
    empty_i : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\
     port map (
      DIADI(0) => DIADI(0),
      E(0) => E(0),
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0\,
      \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\ => \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\,
      Q(63 downto 0) => Q(63 downto 0),
      \SAME_WIDTH_GEN.apply_sw_length_reg\ => \SAME_WIDTH_GEN.apply_sw_length_reg\,
      \SAME_WIDTH_GEN.axis_data_reg[0]\ => \SAME_WIDTH_GEN.axis_data_reg[0]\,
      \SAME_WIDTH_GEN.axis_last_reg\ => \SAME_WIDTH_GEN.axis_last_reg\,
      \SAME_WIDTH_GEN.axis_last_reg_0\ => \SAME_WIDTH_GEN.axis_last_reg_0\,
      \SAME_WIDTH_GEN.axis_last_reg_1\ => \SAME_WIDTH_GEN.axis_last_reg_1\,
      aclk => aclk,
      ap_done => ap_done,
      ap_done_0 => ap_done_0,
      ap_done_1 => ap_done_1,
      ap_fifo_oarg_0_full_n => ap_fifo_oarg_0_full_n,
      ap_fifo_oarg_0_write => ap_fifo_oarg_0_write,
      ap_start_i_reg => ap_start_i_reg,
      ap_start_one_shot => ap_start_one_shot,
      axis_beat_end => axis_beat_end,
      \axis_state__0\(1 downto 0) => \axis_state__0\(1 downto 0),
      \dout_reg[15]\(0) => \dout_reg[15]\(0),
      \dout_reg[15]_0\ => \dout_reg[15]_0\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      empty_i => empty_i,
      fifo_din_vld => fifo_din_vld,
      \gic0.gc0.count_d1_reg[0]\ => \gic0.gc0.count_d1_reg[0]\,
      \goreg_bm.dout_i_reg[64]\(64 downto 0) => \goreg_bm.dout_i_reg[64]\(64 downto 0),
      \goreg_bm.dout_i_reg[64]_0\(0) => \goreg_bm.dout_i_reg[64]_0\(0),
      \goreg_bm.dout_i_reg[65]\ => \goreg_bm.dout_i_reg[65]\,
      m_axis_0_tlast => m_axis_0_tlast,
      m_axis_0_tready => m_axis_0_tready,
      m_axis_0_tready_0 => m_axis_0_tready_0,
      m_axis_0_tready_1 => m_axis_0_tready_1,
      m_axis_aclk => m_axis_aclk,
      mb_oarg_rdy_i(0) => mb_oarg_rdy_i(0),
      \out\ => \out\,
      rd_en => rd_en,
      state(1 downto 0) => state(1 downto 0),
      tap_0_vld => tap_0_vld,
      xd_sw_length_vld => xd_sw_length_vld
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth is
  port (
    s_axis_2_tready : out STD_LOGIC;
    ap_fifo_iarg_2_empty_n : out STD_LOGIC;
    ap_fifo_iarg_2_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_2_tlast : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_fifo_iarg_2_read : in STD_LOGIC;
    s_axis_2_tvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
     port map (
      AR(0) => AR(0),
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      ap_fifo_iarg_2_dout(63 downto 0) => ap_fifo_iarg_2_dout(63 downto 0),
      ap_fifo_iarg_2_empty_n => ap_fifo_iarg_2_empty_n,
      ap_fifo_iarg_2_read => ap_fifo_iarg_2_read,
      \out\ => \out\,
      s_axis_2_tlast => s_axis_2_tlast,
      s_axis_2_tready => s_axis_2_tready,
      s_axis_2_tvalid => s_axis_2_tvalid,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth__parameterized0\ is
  port (
    empty_fwft_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_fifo_oarg_0_full_n : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[64]\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    ap_done_0 : out STD_LOGIC;
    ap_done_1 : out STD_LOGIC;
    ap_start_i_reg : out STD_LOGIC;
    \SAME_WIDTH_GEN.axis_last_reg\ : out STD_LOGIC;
    m_axis_0_tready_0 : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[65]\ : out STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[64]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : out STD_LOGIC;
    m_axis_0_tready_1 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    tap_0_vld : in STD_LOGIC;
    ap_fifo_oarg_0_write : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : in STD_LOGIC;
    ap_start_one_shot : in STD_LOGIC;
    \dout_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axis_state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SAME_WIDTH_GEN.apply_sw_length_reg\ : in STD_LOGIC;
    mb_oarg_rdy_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_din_vld : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_last_reg_0\ : in STD_LOGIC;
    axis_beat_end : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_last_reg_1\ : in STD_LOGIC;
    m_axis_0_tlast : in STD_LOGIC;
    m_axis_0_tready : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_data_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0\ : in STD_LOGIC;
    \dout_reg[15]_0\ : in STD_LOGIC;
    xd_sw_length_vld : in STD_LOGIC;
    empty_i : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth__parameterized0\ : entity is "fifo_generator_v13_1_4_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\
     port map (
      DIADI(0) => DIADI(0),
      E(0) => E(0),
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0\,
      \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\ => \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\,
      Q(63 downto 0) => Q(63 downto 0),
      \SAME_WIDTH_GEN.apply_sw_length_reg\ => \SAME_WIDTH_GEN.apply_sw_length_reg\,
      \SAME_WIDTH_GEN.axis_data_reg[0]\ => \SAME_WIDTH_GEN.axis_data_reg[0]\,
      \SAME_WIDTH_GEN.axis_last_reg\ => \SAME_WIDTH_GEN.axis_last_reg\,
      \SAME_WIDTH_GEN.axis_last_reg_0\ => \SAME_WIDTH_GEN.axis_last_reg_0\,
      \SAME_WIDTH_GEN.axis_last_reg_1\ => \SAME_WIDTH_GEN.axis_last_reg_1\,
      aclk => aclk,
      ap_done => ap_done,
      ap_done_0 => ap_done_0,
      ap_done_1 => ap_done_1,
      ap_fifo_oarg_0_full_n => ap_fifo_oarg_0_full_n,
      ap_fifo_oarg_0_write => ap_fifo_oarg_0_write,
      ap_start_i_reg => ap_start_i_reg,
      ap_start_one_shot => ap_start_one_shot,
      axis_beat_end => axis_beat_end,
      \axis_state__0\(1 downto 0) => \axis_state__0\(1 downto 0),
      \dout_reg[15]\(0) => \dout_reg[15]\(0),
      \dout_reg[15]_0\ => \dout_reg[15]_0\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      empty_i => empty_i,
      fifo_din_vld => fifo_din_vld,
      \gic0.gc0.count_d1_reg[0]\ => \gic0.gc0.count_d1_reg[0]\,
      \goreg_bm.dout_i_reg[64]\(64 downto 0) => \goreg_bm.dout_i_reg[64]\(64 downto 0),
      \goreg_bm.dout_i_reg[64]_0\(0) => \goreg_bm.dout_i_reg[64]_0\(0),
      \goreg_bm.dout_i_reg[65]\ => \goreg_bm.dout_i_reg[65]\,
      m_axis_0_tlast => m_axis_0_tlast,
      m_axis_0_tready => m_axis_0_tready,
      m_axis_0_tready_0 => m_axis_0_tready_0,
      m_axis_0_tready_1 => m_axis_0_tready_1,
      m_axis_aclk => m_axis_aclk,
      mb_oarg_rdy_i(0) => mb_oarg_rdy_i(0),
      \out\ => \out\,
      rd_en => rd_en,
      state(1 downto 0) => state(1 downto 0),
      tap_0_vld => tap_0_vld,
      xd_sw_length_vld => xd_sw_length_vld
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 is
  port (
    s_axis_2_tready : out STD_LOGIC;
    ap_fifo_iarg_2_empty_n : out STD_LOGIC;
    ap_fifo_iarg_2_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_2_tlast : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_fifo_iarg_2_read : in STD_LOGIC;
    s_axis_2_tvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 is
begin
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth
     port map (
      AR(0) => AR(0),
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      ap_fifo_iarg_2_dout(63 downto 0) => ap_fifo_iarg_2_dout(63 downto 0),
      ap_fifo_iarg_2_empty_n => ap_fifo_iarg_2_empty_n,
      ap_fifo_iarg_2_read => ap_fifo_iarg_2_read,
      \out\ => \out\,
      s_axis_2_tlast => s_axis_2_tlast,
      s_axis_2_tready => s_axis_2_tready,
      s_axis_2_tvalid => s_axis_2_tvalid,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__parameterized0\ is
  port (
    empty_fwft_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_fifo_oarg_0_full_n : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[64]\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    ap_done_0 : out STD_LOGIC;
    ap_done_1 : out STD_LOGIC;
    ap_start_i_reg : out STD_LOGIC;
    \SAME_WIDTH_GEN.axis_last_reg\ : out STD_LOGIC;
    m_axis_0_tready_0 : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[65]\ : out STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[64]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : out STD_LOGIC;
    m_axis_0_tready_1 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    tap_0_vld : in STD_LOGIC;
    ap_fifo_oarg_0_write : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : in STD_LOGIC;
    ap_start_one_shot : in STD_LOGIC;
    \dout_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axis_state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SAME_WIDTH_GEN.apply_sw_length_reg\ : in STD_LOGIC;
    mb_oarg_rdy_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_din_vld : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_last_reg_0\ : in STD_LOGIC;
    axis_beat_end : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_last_reg_1\ : in STD_LOGIC;
    m_axis_0_tlast : in STD_LOGIC;
    m_axis_0_tready : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_data_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0\ : in STD_LOGIC;
    \dout_reg[15]_0\ : in STD_LOGIC;
    xd_sw_length_vld : in STD_LOGIC;
    empty_i : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__parameterized0\ : entity is "fifo_generator_v13_1_4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__parameterized0\ is
begin
inst_fifo_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth__parameterized0\
     port map (
      DIADI(0) => DIADI(0),
      E(0) => E(0),
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0\,
      \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\ => \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\,
      Q(63 downto 0) => Q(63 downto 0),
      \SAME_WIDTH_GEN.apply_sw_length_reg\ => \SAME_WIDTH_GEN.apply_sw_length_reg\,
      \SAME_WIDTH_GEN.axis_data_reg[0]\ => \SAME_WIDTH_GEN.axis_data_reg[0]\,
      \SAME_WIDTH_GEN.axis_last_reg\ => \SAME_WIDTH_GEN.axis_last_reg\,
      \SAME_WIDTH_GEN.axis_last_reg_0\ => \SAME_WIDTH_GEN.axis_last_reg_0\,
      \SAME_WIDTH_GEN.axis_last_reg_1\ => \SAME_WIDTH_GEN.axis_last_reg_1\,
      aclk => aclk,
      ap_done => ap_done,
      ap_done_0 => ap_done_0,
      ap_done_1 => ap_done_1,
      ap_fifo_oarg_0_full_n => ap_fifo_oarg_0_full_n,
      ap_fifo_oarg_0_write => ap_fifo_oarg_0_write,
      ap_start_i_reg => ap_start_i_reg,
      ap_start_one_shot => ap_start_one_shot,
      axis_beat_end => axis_beat_end,
      \axis_state__0\(1 downto 0) => \axis_state__0\(1 downto 0),
      \dout_reg[15]\(0) => \dout_reg[15]\(0),
      \dout_reg[15]_0\ => \dout_reg[15]_0\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      empty_i => empty_i,
      fifo_din_vld => fifo_din_vld,
      \gic0.gc0.count_d1_reg[0]\ => \gic0.gc0.count_d1_reg[0]\,
      \goreg_bm.dout_i_reg[64]\(64 downto 0) => \goreg_bm.dout_i_reg[64]\(64 downto 0),
      \goreg_bm.dout_i_reg[64]_0\(0) => \goreg_bm.dout_i_reg[64]_0\(0),
      \goreg_bm.dout_i_reg[65]\ => \goreg_bm.dout_i_reg[65]\,
      m_axis_0_tlast => m_axis_0_tlast,
      m_axis_0_tready => m_axis_0_tready,
      m_axis_0_tready_0 => m_axis_0_tready_0,
      m_axis_0_tready_1 => m_axis_0_tready_1,
      m_axis_aclk => m_axis_aclk,
      mb_oarg_rdy_i(0) => mb_oarg_rdy_i(0),
      \out\ => \out\,
      rd_en => rd_en,
      state(1 downto 0) => state(1 downto 0),
      tap_0_vld => tap_0_vld,
      xd_sw_length_vld => xd_sw_length_vld
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s2s_async_fifo_wt is
  port (
    s_axis_2_tready : out STD_LOGIC;
    ap_fifo_iarg_2_empty_n : out STD_LOGIC;
    ap_fifo_iarg_2_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_2_tlast : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_fifo_iarg_2_read : in STD_LOGIC;
    s_axis_2_tvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s2s_async_fifo_wt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s2s_async_fifo_wt is
begin
\NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4
     port map (
      AR(0) => AR(0),
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      ap_fifo_iarg_2_dout(63 downto 0) => ap_fifo_iarg_2_dout(63 downto 0),
      ap_fifo_iarg_2_empty_n => ap_fifo_iarg_2_empty_n,
      ap_fifo_iarg_2_read => ap_fifo_iarg_2_read,
      \out\ => \out\,
      s_axis_2_tlast => s_axis_2_tlast,
      s_axis_2_tready => s_axis_2_tready,
      s_axis_2_tvalid => s_axis_2_tvalid,
      s_axis_aclk => s_axis_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s2s_async_fifo_wt__parameterized0\ is
  port (
    empty_fwft_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_fifo_oarg_0_full_n : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[64]\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    ap_done_0 : out STD_LOGIC;
    ap_done_1 : out STD_LOGIC;
    ap_start_i_reg : out STD_LOGIC;
    \SAME_WIDTH_GEN.axis_last_reg\ : out STD_LOGIC;
    axis_ce : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[65]\ : out STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[64]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : out STD_LOGIC;
    m_axis_0_tready_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    tap_0_vld : in STD_LOGIC;
    ap_fifo_oarg_0_write : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : in STD_LOGIC;
    ap_start_one_shot : in STD_LOGIC;
    \dout_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axis_state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SAME_WIDTH_GEN.apply_sw_length_reg\ : in STD_LOGIC;
    mb_oarg_rdy_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_din_vld : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_last_reg_0\ : in STD_LOGIC;
    axis_beat_end : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_last_reg_1\ : in STD_LOGIC;
    m_axis_0_tlast : in STD_LOGIC;
    m_axis_0_tready : in STD_LOGIC;
    \SAME_WIDTH_GEN.axis_data_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0\ : in STD_LOGIC;
    \dout_reg[15]_0\ : in STD_LOGIC;
    xd_sw_length_vld : in STD_LOGIC;
    empty_i : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s2s_async_fifo_wt__parameterized0\ : entity is "s2s_async_fifo_wt";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s2s_async_fifo_wt__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s2s_async_fifo_wt__parameterized0\ is
begin
\NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__parameterized0\
     port map (
      DIADI(0) => DIADI(0),
      E(0) => E(0),
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0\,
      \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\ => \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\,
      Q(63 downto 0) => Q(63 downto 0),
      \SAME_WIDTH_GEN.apply_sw_length_reg\ => \SAME_WIDTH_GEN.apply_sw_length_reg\,
      \SAME_WIDTH_GEN.axis_data_reg[0]\ => \SAME_WIDTH_GEN.axis_data_reg[0]\,
      \SAME_WIDTH_GEN.axis_last_reg\ => \SAME_WIDTH_GEN.axis_last_reg\,
      \SAME_WIDTH_GEN.axis_last_reg_0\ => \SAME_WIDTH_GEN.axis_last_reg_0\,
      \SAME_WIDTH_GEN.axis_last_reg_1\ => \SAME_WIDTH_GEN.axis_last_reg_1\,
      aclk => aclk,
      ap_done => ap_done,
      ap_done_0 => ap_done_0,
      ap_done_1 => ap_done_1,
      ap_fifo_oarg_0_full_n => ap_fifo_oarg_0_full_n,
      ap_fifo_oarg_0_write => ap_fifo_oarg_0_write,
      ap_start_i_reg => ap_start_i_reg,
      ap_start_one_shot => ap_start_one_shot,
      axis_beat_end => axis_beat_end,
      \axis_state__0\(1 downto 0) => \axis_state__0\(1 downto 0),
      \dout_reg[15]\(0) => \dout_reg[15]\(0),
      \dout_reg[15]_0\ => \dout_reg[15]_0\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      empty_i => empty_i,
      fifo_din_vld => fifo_din_vld,
      \gic0.gc0.count_d1_reg[0]\ => \gic0.gc0.count_d1_reg[0]\,
      \goreg_bm.dout_i_reg[64]\(64 downto 0) => \goreg_bm.dout_i_reg[64]\(64 downto 0),
      \goreg_bm.dout_i_reg[64]_0\(0) => \goreg_bm.dout_i_reg[64]_0\(0),
      \goreg_bm.dout_i_reg[65]\ => \goreg_bm.dout_i_reg[65]\,
      m_axis_0_tlast => m_axis_0_tlast,
      m_axis_0_tready => m_axis_0_tready,
      m_axis_0_tready_0 => axis_ce,
      m_axis_0_tready_1 => m_axis_0_tready_0,
      m_axis_aclk => m_axis_aclk,
      mb_oarg_rdy_i(0) => mb_oarg_rdy_i(0),
      \out\ => \out\,
      rd_en => rd_en,
      state(1 downto 0) => state(1 downto 0),
      tap_0_vld => tap_0_vld,
      xd_sw_length_vld => xd_sw_length_vld
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_iarg_s2s_adapter is
  port (
    s_axis_2_tready : out STD_LOGIC;
    ap_fifo_iarg_2_empty_n : out STD_LOGIC;
    ap_fifo_iarg_2_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_2_tlast : in STD_LOGIC;
    ap_fifo_iarg_2_read : in STD_LOGIC;
    s_axis_aresetn : in STD_LOGIC;
    s_axis_2_tvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_iarg_s2s_adapter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_iarg_s2s_adapter is
  signal axis_rst : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of axis_rst : signal is "true";
  signal axis_rst1 : STD_LOGIC;
  attribute async_reg of axis_rst1 : signal is "true";
  signal axis_rst1_i_1_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of axis_rst1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of axis_rst1_reg : label is "yes";
  attribute ASYNC_REG_boolean of axis_rst_reg : label is std.standard.true;
  attribute KEEP of axis_rst_reg : label is "yes";
begin
\SAME_WIDTH_GEN.FIFO_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s2s_async_fifo_wt
     port map (
      AR(0) => axis_rst,
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      ap_fifo_iarg_2_dout(63 downto 0) => ap_fifo_iarg_2_dout(63 downto 0),
      ap_fifo_iarg_2_empty_n => ap_fifo_iarg_2_empty_n,
      ap_fifo_iarg_2_read => ap_fifo_iarg_2_read,
      \out\ => \out\,
      s_axis_2_tlast => s_axis_2_tlast,
      s_axis_2_tready => s_axis_2_tready,
      s_axis_2_tvalid => s_axis_2_tvalid,
      s_axis_aclk => s_axis_aclk
    );
axis_rst1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axis_aresetn,
      O => axis_rst1_i_1_n_0
    );
axis_rst1_reg: unisim.vcomponents.FDPE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => '0',
      PRE => axis_rst1_i_1_n_0,
      Q => axis_rst1
    );
axis_rst_reg: unisim.vcomponents.FDPE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => axis_rst1,
      PRE => axis_rst1_i_1_n_0,
      Q => axis_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_oarg_s2s_adapter is
  port (
    \SAME_WIDTH_GEN.axis_vld_reg_0\ : out STD_LOGIC;
    m_axis_0_tlast : out STD_LOGIC;
    mb_oarg_rdy_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_fifo_oarg_0_full_n : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \Q_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    m_axis_0_tready : in STD_LOGIC;
    ap_fifo_oarg_0_write : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    ap_start_one_shot : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    dout_vld_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_fifo_oarg_0_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_rst_axi_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_oarg_s2s_adapter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_oarg_s2s_adapter is
  signal \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_SAME_WIDTH_GEN.state[0]_i_1_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_10\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_11\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_12\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_13\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_14\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_15\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_16\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_17\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_18\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_19\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_20\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_21\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_22\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_23\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_24\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_25\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_26\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_27\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_28\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_29\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_3\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_30\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_31\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_32\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_33\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_34\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_35\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_36\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_37\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_38\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_39\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_40\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_41\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_42\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_43\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_44\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_45\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_46\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_47\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_48\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_49\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_5\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_50\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_51\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_52\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_53\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_54\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_55\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_56\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_57\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_58\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_59\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_6\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_60\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_61\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_62\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_63\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_64\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_65\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_66\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_67\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_68\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_69\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_7\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_70\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_71\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_72\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_74\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_75\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_76\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_77\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_8\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_80\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.FIFO_I_n_9\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.apply_sw_length_reg_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_beat_cnt_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_last_i_3_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_last_i_5_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_last_i_6_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_last_i_7_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_last_i_8_n_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.axis_last_i_9_n_0\ : STD_LOGIC;
  signal \^same_width_gen.axis_vld_reg_0\ : STD_LOGIC;
  signal \SAME_WIDTH_GEN.tap_0_start_reg_n_0\ : STD_LOGIC;
  signal SW_LENGTH_FIFO_n_10 : STD_LOGIC;
  signal SW_LENGTH_FIFO_n_11 : STD_LOGIC;
  signal SW_LENGTH_FIFO_n_12 : STD_LOGIC;
  signal SW_LENGTH_FIFO_n_13 : STD_LOGIC;
  signal SW_LENGTH_FIFO_n_14 : STD_LOGIC;
  signal SW_LENGTH_FIFO_n_15 : STD_LOGIC;
  signal SW_LENGTH_FIFO_n_16 : STD_LOGIC;
  signal SW_LENGTH_FIFO_n_17 : STD_LOGIC;
  signal SW_LENGTH_FIFO_n_18 : STD_LOGIC;
  signal SW_LENGTH_FIFO_n_2 : STD_LOGIC;
  signal SW_LENGTH_FIFO_n_3 : STD_LOGIC;
  signal SW_LENGTH_FIFO_n_4 : STD_LOGIC;
  signal SW_LENGTH_FIFO_n_5 : STD_LOGIC;
  signal SW_LENGTH_FIFO_n_6 : STD_LOGIC;
  signal SW_LENGTH_FIFO_n_7 : STD_LOGIC;
  signal SW_LENGTH_FIFO_n_8 : STD_LOGIC;
  signal SW_LENGTH_FIFO_n_9 : STD_LOGIC;
  signal ap_rst_axi : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of ap_rst_axi : signal is "true";
  signal ap_rst_axi1 : STD_LOGIC;
  signal axis_beat_end : STD_LOGIC;
  signal axis_ce : STD_LOGIC;
  signal axis_rst : STD_LOGIC;
  attribute async_reg of axis_rst : signal is "true";
  signal axis_rst1 : STD_LOGIC;
  attribute async_reg of axis_rst1 : signal is "true";
  signal \axis_rst1_i_1__0_n_0\ : STD_LOGIC;
  signal axis_rst2 : STD_LOGIC;
  signal \axis_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal empty : STD_LOGIC;
  signal empty_i : STD_LOGIC;
  signal fifo_din_vld : STD_LOGIC;
  signal fifo_dout : STD_LOGIC_VECTOR ( 64 to 64 );
  signal fifo_re : STD_LOGIC;
  signal \^m_axis_0_tlast\ : STD_LOGIC;
  signal \^mb_oarg_rdy_i\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_en : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sw_length_we_rd_vector : STD_LOGIC;
  signal tap_0 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal tap_0_vld : STD_LOGIC;
  signal tap_0_we : STD_LOGIC;
  signal xd_sw_length_vld : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_2\ : label is "soft_lutpair91";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\ : label is "running:01,padding:10,idle:00,discarding:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ : label is "running:01,padding:10,idle:00,discarding:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\ : label is "running:01,pending_last:10,idle:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_SAME_WIDTH_GEN.state_reg[1]\ : label is "running:01,pending_last:10,idle:00";
  attribute SOFT_HLUTNM of \SAME_WIDTH_GEN.axis_last_i_3\ : label is "soft_lutpair91";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of ap_rst_axi_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ap_rst_axi_reg : label is "yes";
  attribute ASYNC_REG_boolean of axis_rst1_reg : label is std.standard.true;
  attribute KEEP of axis_rst1_reg : label is "yes";
  attribute ASYNC_REG_boolean of axis_rst_reg : label is std.standard.true;
  attribute KEEP of axis_rst_reg : label is "yes";
begin
  \SAME_WIDTH_GEN.axis_vld_reg_0\ <= \^same_width_gen.axis_vld_reg_0\;
  m_axis_0_tlast <= \^m_axis_0_tlast\;
  mb_oarg_rdy_i(0) <= \^mb_oarg_rdy_i\(0);
\FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \axis_state__0\(1),
      I1 => \axis_state__0\(0),
      I2 => \SAME_WIDTH_GEN.apply_sw_length_reg_n_0\,
      O => \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_2_n_0\
    );
\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => ap_rst_axi,
      D => \SAME_WIDTH_GEN.FIFO_I_n_76\,
      Q => \axis_state__0\(0)
    );
\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => ap_rst_axi,
      D => \SAME_WIDTH_GEN.FIFO_I_n_75\,
      Q => \axis_state__0\(1)
    );
\FSM_sequential_SAME_WIDTH_GEN.state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C2CE"
    )
        port map (
      I0 => ap_start_one_shot,
      I1 => state(0),
      I2 => state(1),
      I3 => ap_done,
      O => \FSM_sequential_SAME_WIDTH_GEN.state[0]_i_1_n_0\
    );
\FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \FSM_sequential_SAME_WIDTH_GEN.state[0]_i_1_n_0\,
      Q => state(0)
    );
\FSM_sequential_SAME_WIDTH_GEN.state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \SAME_WIDTH_GEN.FIFO_I_n_77\,
      Q => state(1)
    );
\SAME_WIDTH_GEN.FIFO_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s2s_async_fifo_wt__parameterized0\
     port map (
      DIADI(0) => \SAME_WIDTH_GEN.tap_0_start_reg_n_0\,
      E(0) => tap_0_we,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]\ => \SAME_WIDTH_GEN.axis_last_i_6_n_0\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0\ => \SAME_WIDTH_GEN.axis_last_i_7_n_0\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1\ => \SAME_WIDTH_GEN.axis_last_i_8_n_0\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2\ => \SAME_WIDTH_GEN.axis_last_i_9_n_0\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ => \SAME_WIDTH_GEN.FIFO_I_n_76\,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0\ => \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_2_n_0\,
      \FSM_sequential_SAME_WIDTH_GEN.state_reg[0]\ => \SAME_WIDTH_GEN.FIFO_I_n_77\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0]\ => \SAME_WIDTH_GEN.FIFO_I_n_3\,
      Q(63 downto 0) => tap_0(63 downto 0),
      \SAME_WIDTH_GEN.apply_sw_length_reg\ => \SAME_WIDTH_GEN.apply_sw_length_reg_n_0\,
      \SAME_WIDTH_GEN.axis_data_reg[0]\ => \^same_width_gen.axis_vld_reg_0\,
      \SAME_WIDTH_GEN.axis_last_reg\ => \SAME_WIDTH_GEN.FIFO_I_n_72\,
      \SAME_WIDTH_GEN.axis_last_reg_0\ => \SAME_WIDTH_GEN.axis_last_i_3_n_0\,
      \SAME_WIDTH_GEN.axis_last_reg_1\ => \SAME_WIDTH_GEN.axis_last_i_5_n_0\,
      aclk => aclk,
      ap_done => ap_done,
      ap_done_0 => \SAME_WIDTH_GEN.FIFO_I_n_69\,
      ap_done_1 => \SAME_WIDTH_GEN.FIFO_I_n_70\,
      ap_fifo_oarg_0_full_n => ap_fifo_oarg_0_full_n,
      ap_fifo_oarg_0_write => ap_fifo_oarg_0_write,
      ap_start_i_reg => \SAME_WIDTH_GEN.FIFO_I_n_71\,
      ap_start_one_shot => ap_start_one_shot,
      axis_beat_end => axis_beat_end,
      axis_ce => axis_ce,
      \axis_state__0\(1 downto 0) => \axis_state__0\(1 downto 0),
      \dout_reg[15]\(0) => dout_vld_i_reg(0),
      \dout_reg[15]_0\ => SW_LENGTH_FIFO_n_2,
      empty_fwft_i_reg => empty,
      empty_fwft_i_reg_0 => \SAME_WIDTH_GEN.FIFO_I_n_74\,
      empty_i => empty_i,
      fifo_din_vld => fifo_din_vld,
      \gic0.gc0.count_d1_reg[0]\ => \out\,
      \goreg_bm.dout_i_reg[64]\(64) => fifo_dout(64),
      \goreg_bm.dout_i_reg[64]\(63) => \SAME_WIDTH_GEN.FIFO_I_n_5\,
      \goreg_bm.dout_i_reg[64]\(62) => \SAME_WIDTH_GEN.FIFO_I_n_6\,
      \goreg_bm.dout_i_reg[64]\(61) => \SAME_WIDTH_GEN.FIFO_I_n_7\,
      \goreg_bm.dout_i_reg[64]\(60) => \SAME_WIDTH_GEN.FIFO_I_n_8\,
      \goreg_bm.dout_i_reg[64]\(59) => \SAME_WIDTH_GEN.FIFO_I_n_9\,
      \goreg_bm.dout_i_reg[64]\(58) => \SAME_WIDTH_GEN.FIFO_I_n_10\,
      \goreg_bm.dout_i_reg[64]\(57) => \SAME_WIDTH_GEN.FIFO_I_n_11\,
      \goreg_bm.dout_i_reg[64]\(56) => \SAME_WIDTH_GEN.FIFO_I_n_12\,
      \goreg_bm.dout_i_reg[64]\(55) => \SAME_WIDTH_GEN.FIFO_I_n_13\,
      \goreg_bm.dout_i_reg[64]\(54) => \SAME_WIDTH_GEN.FIFO_I_n_14\,
      \goreg_bm.dout_i_reg[64]\(53) => \SAME_WIDTH_GEN.FIFO_I_n_15\,
      \goreg_bm.dout_i_reg[64]\(52) => \SAME_WIDTH_GEN.FIFO_I_n_16\,
      \goreg_bm.dout_i_reg[64]\(51) => \SAME_WIDTH_GEN.FIFO_I_n_17\,
      \goreg_bm.dout_i_reg[64]\(50) => \SAME_WIDTH_GEN.FIFO_I_n_18\,
      \goreg_bm.dout_i_reg[64]\(49) => \SAME_WIDTH_GEN.FIFO_I_n_19\,
      \goreg_bm.dout_i_reg[64]\(48) => \SAME_WIDTH_GEN.FIFO_I_n_20\,
      \goreg_bm.dout_i_reg[64]\(47) => \SAME_WIDTH_GEN.FIFO_I_n_21\,
      \goreg_bm.dout_i_reg[64]\(46) => \SAME_WIDTH_GEN.FIFO_I_n_22\,
      \goreg_bm.dout_i_reg[64]\(45) => \SAME_WIDTH_GEN.FIFO_I_n_23\,
      \goreg_bm.dout_i_reg[64]\(44) => \SAME_WIDTH_GEN.FIFO_I_n_24\,
      \goreg_bm.dout_i_reg[64]\(43) => \SAME_WIDTH_GEN.FIFO_I_n_25\,
      \goreg_bm.dout_i_reg[64]\(42) => \SAME_WIDTH_GEN.FIFO_I_n_26\,
      \goreg_bm.dout_i_reg[64]\(41) => \SAME_WIDTH_GEN.FIFO_I_n_27\,
      \goreg_bm.dout_i_reg[64]\(40) => \SAME_WIDTH_GEN.FIFO_I_n_28\,
      \goreg_bm.dout_i_reg[64]\(39) => \SAME_WIDTH_GEN.FIFO_I_n_29\,
      \goreg_bm.dout_i_reg[64]\(38) => \SAME_WIDTH_GEN.FIFO_I_n_30\,
      \goreg_bm.dout_i_reg[64]\(37) => \SAME_WIDTH_GEN.FIFO_I_n_31\,
      \goreg_bm.dout_i_reg[64]\(36) => \SAME_WIDTH_GEN.FIFO_I_n_32\,
      \goreg_bm.dout_i_reg[64]\(35) => \SAME_WIDTH_GEN.FIFO_I_n_33\,
      \goreg_bm.dout_i_reg[64]\(34) => \SAME_WIDTH_GEN.FIFO_I_n_34\,
      \goreg_bm.dout_i_reg[64]\(33) => \SAME_WIDTH_GEN.FIFO_I_n_35\,
      \goreg_bm.dout_i_reg[64]\(32) => \SAME_WIDTH_GEN.FIFO_I_n_36\,
      \goreg_bm.dout_i_reg[64]\(31) => \SAME_WIDTH_GEN.FIFO_I_n_37\,
      \goreg_bm.dout_i_reg[64]\(30) => \SAME_WIDTH_GEN.FIFO_I_n_38\,
      \goreg_bm.dout_i_reg[64]\(29) => \SAME_WIDTH_GEN.FIFO_I_n_39\,
      \goreg_bm.dout_i_reg[64]\(28) => \SAME_WIDTH_GEN.FIFO_I_n_40\,
      \goreg_bm.dout_i_reg[64]\(27) => \SAME_WIDTH_GEN.FIFO_I_n_41\,
      \goreg_bm.dout_i_reg[64]\(26) => \SAME_WIDTH_GEN.FIFO_I_n_42\,
      \goreg_bm.dout_i_reg[64]\(25) => \SAME_WIDTH_GEN.FIFO_I_n_43\,
      \goreg_bm.dout_i_reg[64]\(24) => \SAME_WIDTH_GEN.FIFO_I_n_44\,
      \goreg_bm.dout_i_reg[64]\(23) => \SAME_WIDTH_GEN.FIFO_I_n_45\,
      \goreg_bm.dout_i_reg[64]\(22) => \SAME_WIDTH_GEN.FIFO_I_n_46\,
      \goreg_bm.dout_i_reg[64]\(21) => \SAME_WIDTH_GEN.FIFO_I_n_47\,
      \goreg_bm.dout_i_reg[64]\(20) => \SAME_WIDTH_GEN.FIFO_I_n_48\,
      \goreg_bm.dout_i_reg[64]\(19) => \SAME_WIDTH_GEN.FIFO_I_n_49\,
      \goreg_bm.dout_i_reg[64]\(18) => \SAME_WIDTH_GEN.FIFO_I_n_50\,
      \goreg_bm.dout_i_reg[64]\(17) => \SAME_WIDTH_GEN.FIFO_I_n_51\,
      \goreg_bm.dout_i_reg[64]\(16) => \SAME_WIDTH_GEN.FIFO_I_n_52\,
      \goreg_bm.dout_i_reg[64]\(15) => \SAME_WIDTH_GEN.FIFO_I_n_53\,
      \goreg_bm.dout_i_reg[64]\(14) => \SAME_WIDTH_GEN.FIFO_I_n_54\,
      \goreg_bm.dout_i_reg[64]\(13) => \SAME_WIDTH_GEN.FIFO_I_n_55\,
      \goreg_bm.dout_i_reg[64]\(12) => \SAME_WIDTH_GEN.FIFO_I_n_56\,
      \goreg_bm.dout_i_reg[64]\(11) => \SAME_WIDTH_GEN.FIFO_I_n_57\,
      \goreg_bm.dout_i_reg[64]\(10) => \SAME_WIDTH_GEN.FIFO_I_n_58\,
      \goreg_bm.dout_i_reg[64]\(9) => \SAME_WIDTH_GEN.FIFO_I_n_59\,
      \goreg_bm.dout_i_reg[64]\(8) => \SAME_WIDTH_GEN.FIFO_I_n_60\,
      \goreg_bm.dout_i_reg[64]\(7) => \SAME_WIDTH_GEN.FIFO_I_n_61\,
      \goreg_bm.dout_i_reg[64]\(6) => \SAME_WIDTH_GEN.FIFO_I_n_62\,
      \goreg_bm.dout_i_reg[64]\(5) => \SAME_WIDTH_GEN.FIFO_I_n_63\,
      \goreg_bm.dout_i_reg[64]\(4) => \SAME_WIDTH_GEN.FIFO_I_n_64\,
      \goreg_bm.dout_i_reg[64]\(3) => \SAME_WIDTH_GEN.FIFO_I_n_65\,
      \goreg_bm.dout_i_reg[64]\(2) => \SAME_WIDTH_GEN.FIFO_I_n_66\,
      \goreg_bm.dout_i_reg[64]\(1) => \SAME_WIDTH_GEN.FIFO_I_n_67\,
      \goreg_bm.dout_i_reg[64]\(0) => \SAME_WIDTH_GEN.FIFO_I_n_68\,
      \goreg_bm.dout_i_reg[64]_0\(0) => fifo_re,
      \goreg_bm.dout_i_reg[65]\ => \SAME_WIDTH_GEN.FIFO_I_n_75\,
      m_axis_0_tlast => \^m_axis_0_tlast\,
      m_axis_0_tready => m_axis_0_tready,
      m_axis_0_tready_0 => \SAME_WIDTH_GEN.FIFO_I_n_80\,
      m_axis_aclk => m_axis_aclk,
      mb_oarg_rdy_i(0) => \^mb_oarg_rdy_i\(0),
      \out\ => axis_rst,
      rd_en => rd_en,
      state(1 downto 0) => state(1 downto 0),
      tap_0_vld => tap_0_vld,
      xd_sw_length_vld => xd_sw_length_vld
    );
\SAME_WIDTH_GEN.ap_arg_rqt_reg\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \SAME_WIDTH_GEN.FIFO_I_n_70\,
      PRE => \out\,
      Q => \^mb_oarg_rdy_i\(0)
    );
\SAME_WIDTH_GEN.apply_sw_length_reg\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => ap_rst_axi,
      D => \SAME_WIDTH_GEN.FIFO_I_n_3\,
      Q => \SAME_WIDTH_GEN.apply_sw_length_reg_n_0\
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \SAME_WIDTH_GEN.FIFO_I_n_80\,
      D => SW_LENGTH_FIFO_n_6,
      Q => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(0),
      R => '0'
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \SAME_WIDTH_GEN.FIFO_I_n_80\,
      D => SW_LENGTH_FIFO_n_12,
      Q => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(10),
      R => '0'
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \SAME_WIDTH_GEN.FIFO_I_n_80\,
      D => SW_LENGTH_FIFO_n_11,
      Q => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(11),
      R => '0'
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \SAME_WIDTH_GEN.FIFO_I_n_80\,
      D => SW_LENGTH_FIFO_n_18,
      Q => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(12),
      R => '0'
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \SAME_WIDTH_GEN.FIFO_I_n_80\,
      D => SW_LENGTH_FIFO_n_17,
      Q => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(13),
      R => '0'
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \SAME_WIDTH_GEN.FIFO_I_n_80\,
      D => SW_LENGTH_FIFO_n_16,
      Q => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(14),
      R => '0'
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \SAME_WIDTH_GEN.FIFO_I_n_80\,
      D => SW_LENGTH_FIFO_n_15,
      Q => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(15),
      R => '0'
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \SAME_WIDTH_GEN.FIFO_I_n_80\,
      D => SW_LENGTH_FIFO_n_5,
      Q => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(1),
      R => '0'
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \SAME_WIDTH_GEN.FIFO_I_n_80\,
      D => SW_LENGTH_FIFO_n_4,
      Q => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(2),
      R => '0'
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \SAME_WIDTH_GEN.FIFO_I_n_80\,
      D => SW_LENGTH_FIFO_n_3,
      Q => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(3),
      R => '0'
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \SAME_WIDTH_GEN.FIFO_I_n_80\,
      D => SW_LENGTH_FIFO_n_10,
      Q => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(4),
      R => '0'
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \SAME_WIDTH_GEN.FIFO_I_n_80\,
      D => SW_LENGTH_FIFO_n_9,
      Q => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(5),
      R => '0'
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \SAME_WIDTH_GEN.FIFO_I_n_80\,
      D => SW_LENGTH_FIFO_n_8,
      Q => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(6),
      R => '0'
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \SAME_WIDTH_GEN.FIFO_I_n_80\,
      D => SW_LENGTH_FIFO_n_7,
      Q => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(7),
      R => '0'
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \SAME_WIDTH_GEN.FIFO_I_n_80\,
      D => SW_LENGTH_FIFO_n_14,
      Q => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(8),
      R => '0'
    );
\SAME_WIDTH_GEN.axis_beat_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \SAME_WIDTH_GEN.FIFO_I_n_80\,
      D => SW_LENGTH_FIFO_n_13,
      Q => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(9),
      R => '0'
    );
\SAME_WIDTH_GEN.axis_data[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \^same_width_gen.axis_vld_reg_0\,
      I1 => m_axis_0_tready,
      I2 => \axis_state__0\(1),
      I3 => \axis_state__0\(0),
      O => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_68\,
      Q => m_axis_0_tdata(0),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_58\,
      Q => m_axis_0_tdata(10),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_57\,
      Q => m_axis_0_tdata(11),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_56\,
      Q => m_axis_0_tdata(12),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_55\,
      Q => m_axis_0_tdata(13),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_54\,
      Q => m_axis_0_tdata(14),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_53\,
      Q => m_axis_0_tdata(15),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_52\,
      Q => m_axis_0_tdata(16),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_51\,
      Q => m_axis_0_tdata(17),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_50\,
      Q => m_axis_0_tdata(18),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_49\,
      Q => m_axis_0_tdata(19),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_67\,
      Q => m_axis_0_tdata(1),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_48\,
      Q => m_axis_0_tdata(20),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_47\,
      Q => m_axis_0_tdata(21),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_46\,
      Q => m_axis_0_tdata(22),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_45\,
      Q => m_axis_0_tdata(23),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_44\,
      Q => m_axis_0_tdata(24),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_43\,
      Q => m_axis_0_tdata(25),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_42\,
      Q => m_axis_0_tdata(26),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_41\,
      Q => m_axis_0_tdata(27),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_40\,
      Q => m_axis_0_tdata(28),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_39\,
      Q => m_axis_0_tdata(29),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_66\,
      Q => m_axis_0_tdata(2),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_38\,
      Q => m_axis_0_tdata(30),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_37\,
      Q => m_axis_0_tdata(31),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_36\,
      Q => m_axis_0_tdata(32),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_35\,
      Q => m_axis_0_tdata(33),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_34\,
      Q => m_axis_0_tdata(34),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_33\,
      Q => m_axis_0_tdata(35),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_32\,
      Q => m_axis_0_tdata(36),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_31\,
      Q => m_axis_0_tdata(37),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_30\,
      Q => m_axis_0_tdata(38),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_29\,
      Q => m_axis_0_tdata(39),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_65\,
      Q => m_axis_0_tdata(3),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_28\,
      Q => m_axis_0_tdata(40),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_27\,
      Q => m_axis_0_tdata(41),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_26\,
      Q => m_axis_0_tdata(42),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_25\,
      Q => m_axis_0_tdata(43),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_24\,
      Q => m_axis_0_tdata(44),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_23\,
      Q => m_axis_0_tdata(45),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_22\,
      Q => m_axis_0_tdata(46),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_21\,
      Q => m_axis_0_tdata(47),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_20\,
      Q => m_axis_0_tdata(48),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_19\,
      Q => m_axis_0_tdata(49),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_64\,
      Q => m_axis_0_tdata(4),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_18\,
      Q => m_axis_0_tdata(50),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_17\,
      Q => m_axis_0_tdata(51),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_16\,
      Q => m_axis_0_tdata(52),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_15\,
      Q => m_axis_0_tdata(53),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_14\,
      Q => m_axis_0_tdata(54),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_13\,
      Q => m_axis_0_tdata(55),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_12\,
      Q => m_axis_0_tdata(56),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_11\,
      Q => m_axis_0_tdata(57),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_10\,
      Q => m_axis_0_tdata(58),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_9\,
      Q => m_axis_0_tdata(59),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_63\,
      Q => m_axis_0_tdata(5),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_8\,
      Q => m_axis_0_tdata(60),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_7\,
      Q => m_axis_0_tdata(61),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_6\,
      Q => m_axis_0_tdata(62),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_5\,
      Q => m_axis_0_tdata(63),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_62\,
      Q => m_axis_0_tdata(6),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_61\,
      Q => m_axis_0_tdata(7),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_60\,
      Q => m_axis_0_tdata(8),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_ce,
      D => \SAME_WIDTH_GEN.FIFO_I_n_59\,
      Q => m_axis_0_tdata(9),
      R => \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0\
    );
\SAME_WIDTH_GEN.axis_last_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \axis_state__0\(1),
      I1 => \axis_state__0\(0),
      I2 => dout_vld_i_reg(0),
      O => \SAME_WIDTH_GEN.axis_last_i_3_n_0\
    );
\SAME_WIDTH_GEN.axis_last_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_last_i_6_n_0\,
      I1 => \SAME_WIDTH_GEN.axis_last_i_7_n_0\,
      I2 => \SAME_WIDTH_GEN.axis_last_i_8_n_0\,
      I3 => \SAME_WIDTH_GEN.axis_last_i_9_n_0\,
      O => axis_beat_end
    );
\SAME_WIDTH_GEN.axis_last_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axis_state__0\(1),
      I1 => \axis_state__0\(0),
      O => \SAME_WIDTH_GEN.axis_last_i_5_n_0\
    );
\SAME_WIDTH_GEN.axis_last_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(7),
      I1 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(6),
      I2 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(5),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(4),
      O => \SAME_WIDTH_GEN.axis_last_i_6_n_0\
    );
\SAME_WIDTH_GEN.axis_last_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(1),
      I1 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(0),
      I2 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(3),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(2),
      O => \SAME_WIDTH_GEN.axis_last_i_7_n_0\
    );
\SAME_WIDTH_GEN.axis_last_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(11),
      I1 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(10),
      I2 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(9),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(8),
      O => \SAME_WIDTH_GEN.axis_last_i_8_n_0\
    );
\SAME_WIDTH_GEN.axis_last_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(15),
      I1 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(14),
      I2 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(13),
      I3 => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(12),
      O => \SAME_WIDTH_GEN.axis_last_i_9_n_0\
    );
\SAME_WIDTH_GEN.axis_last_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \SAME_WIDTH_GEN.FIFO_I_n_72\,
      Q => \^m_axis_0_tlast\,
      R => '0'
    );
\SAME_WIDTH_GEN.axis_vld_reg\: unisim.vcomponents.FDCE
     port map (
      C => m_axis_aclk,
      CE => '1',
      CLR => ap_rst_axi,
      D => \SAME_WIDTH_GEN.FIFO_I_n_74\,
      Q => \^same_width_gen.axis_vld_reg_0\
    );
\SAME_WIDTH_GEN.tap_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(0),
      Q => tap_0(0),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(10),
      Q => tap_0(10),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(11),
      Q => tap_0(11),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(12),
      Q => tap_0(12),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(13),
      Q => tap_0(13),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(14),
      Q => tap_0(14),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(15),
      Q => tap_0(15),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(16),
      Q => tap_0(16),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(17),
      Q => tap_0(17),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(18),
      Q => tap_0(18),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(19),
      Q => tap_0(19),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(1),
      Q => tap_0(1),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(20),
      Q => tap_0(20),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(21),
      Q => tap_0(21),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(22),
      Q => tap_0(22),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(23),
      Q => tap_0(23),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(24),
      Q => tap_0(24),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(25),
      Q => tap_0(25),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(26),
      Q => tap_0(26),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(27),
      Q => tap_0(27),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(28),
      Q => tap_0(28),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(29),
      Q => tap_0(29),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(2),
      Q => tap_0(2),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(30),
      Q => tap_0(30),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(31),
      Q => tap_0(31),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(32),
      Q => tap_0(32),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(33),
      Q => tap_0(33),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(34),
      Q => tap_0(34),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(35),
      Q => tap_0(35),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(36),
      Q => tap_0(36),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(37),
      Q => tap_0(37),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(38),
      Q => tap_0(38),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(39),
      Q => tap_0(39),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(3),
      Q => tap_0(3),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(40),
      Q => tap_0(40),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(41),
      Q => tap_0(41),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(42),
      Q => tap_0(42),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(43),
      Q => tap_0(43),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(44),
      Q => tap_0(44),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(45),
      Q => tap_0(45),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(46),
      Q => tap_0(46),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(47),
      Q => tap_0(47),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(48),
      Q => tap_0(48),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(49),
      Q => tap_0(49),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(4),
      Q => tap_0(4),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(50),
      Q => tap_0(50),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(51),
      Q => tap_0(51),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(52),
      Q => tap_0(52),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(53),
      Q => tap_0(53),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(54),
      Q => tap_0(54),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(55),
      Q => tap_0(55),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(56),
      Q => tap_0(56),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(57),
      Q => tap_0(57),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(58),
      Q => tap_0(58),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(59),
      Q => tap_0(59),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(5),
      Q => tap_0(5),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(60),
      Q => tap_0(60),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(61),
      Q => tap_0(61),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(62),
      Q => tap_0(62),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(63),
      Q => tap_0(63),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(6),
      Q => tap_0(6),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(7),
      Q => tap_0(7),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(8),
      Q => tap_0(8),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tap_0_we,
      D => ap_fifo_oarg_0_din(9),
      Q => tap_0(9),
      R => '0'
    );
\SAME_WIDTH_GEN.tap_0_start_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FE00000"
    )
        port map (
      I0 => ap_fifo_oarg_0_write,
      I1 => ap_done,
      I2 => state(0),
      I3 => state(1),
      I4 => tap_0_vld,
      O => fifo_din_vld
    );
\SAME_WIDTH_GEN.tap_0_start_reg\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \SAME_WIDTH_GEN.FIFO_I_n_71\,
      Q => \SAME_WIDTH_GEN.tap_0_start_reg_n_0\
    );
\SAME_WIDTH_GEN.tap_0_vld_reg\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \out\,
      D => \SAME_WIDTH_GEN.FIFO_I_n_69\,
      Q => tap_0_vld
    );
SW_LENGTH_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_32_wt__parameterized1\
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => fifo_re,
      \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]\ => SW_LENGTH_FIFO_n_2,
      O(3) => SW_LENGTH_FIFO_n_3,
      O(2) => SW_LENGTH_FIFO_n_4,
      O(1) => SW_LENGTH_FIFO_n_5,
      O(0) => SW_LENGTH_FIFO_n_6,
      \SAME_WIDTH_GEN.axis_beat_cnt_reg\(15 downto 0) => \SAME_WIDTH_GEN.axis_beat_cnt_reg\(15 downto 0),
      \addr_reg[0]_0\ => sw_length_we_rd_vector,
      \axis_state__0\(1 downto 0) => \axis_state__0\(1 downto 0),
      \dout_reg[11]_0\(3) => SW_LENGTH_FIFO_n_11,
      \dout_reg[11]_0\(2) => SW_LENGTH_FIFO_n_12,
      \dout_reg[11]_0\(1) => SW_LENGTH_FIFO_n_13,
      \dout_reg[11]_0\(0) => SW_LENGTH_FIFO_n_14,
      \dout_reg[14]_0\(3) => SW_LENGTH_FIFO_n_15,
      \dout_reg[14]_0\(2) => SW_LENGTH_FIFO_n_16,
      \dout_reg[14]_0\(1) => SW_LENGTH_FIFO_n_17,
      \dout_reg[14]_0\(0) => SW_LENGTH_FIFO_n_18,
      \dout_reg[7]_0\(3) => SW_LENGTH_FIFO_n_7,
      \dout_reg[7]_0\(2) => SW_LENGTH_FIFO_n_8,
      \dout_reg[7]_0\(1) => SW_LENGTH_FIFO_n_9,
      \dout_reg[7]_0\(0) => SW_LENGTH_FIFO_n_10,
      dout_vld_i_reg_0(0) => fifo_dout(64),
      dout_vld_i_reg_1(0) => dout_vld_i_reg(0),
      dout_vld_i_reg_2 => empty,
      empty_i => empty_i,
      m_axis_aclk => m_axis_aclk,
      \out\ => axis_rst,
      rd_en => rd_en,
      xd_sw_length_vld => xd_sw_length_vld
    );
ap_rst_axi1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => axis_rst,
      I1 => ap_rst_axi_reg_0,
      O => axis_rst2
    );
ap_rst_axi1_reg: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => '0',
      PRE => axis_rst2,
      Q => ap_rst_axi1
    );
ap_rst_axi_reg: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ap_rst_axi1,
      PRE => axis_rst2,
      Q => ap_rst_axi
    );
\axis_rst1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axis_aresetn,
      O => \axis_rst1_i_1__0_n_0\
    );
axis_rst1_reg: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => '0',
      PRE => \axis_rst1_i_1__0_n_0\,
      Q => axis_rst1
    );
axis_rst_reg: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => axis_rst1,
      PRE => \axis_rst1_i_1__0_n_0\,
      Q => axis_rst
    );
wr_stg_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff
     port map (
      \Q_reg_reg[0]_0\(0) => \Q_reg_reg[0]\(0),
      \Q_reg_reg[0]_1\ => axis_rst,
      m_axis_aclk => m_axis_aclk,
      \out\ => sw_length_we_rd_vector
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_input_args_module is
  port (
    ap_iarg_dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    \NEW_INTRO.next_rd_gray_reg[0]\ : out STD_LOGIC;
    \NEW_INTRO.full_n_reg\ : out STD_LOGIC;
    \NEW_INTRO.full_n_reg_0\ : out STD_LOGIC;
    mb_iarg_rdy_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \NEW_INTRO.status_empty_i_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \NEW_INTRO.MBn.pntr_dist_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_2_tready : out STD_LOGIC;
    ap_fifo_iarg_2_empty_n : out STD_LOGIC;
    ap_fifo_iarg_2_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \NEW_INTRO.full_n_reg_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    ap_iarg_ce : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_0_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ap_iarg_addr : in STD_LOGIC_VECTOR ( 20 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 191 downto 0 );
    s_axis_2_tlast : in STD_LOGIC;
    axi_rst2 : in STD_LOGIC;
    \NEW_INTRO.next_rd_gray_reg[0]_0\ : in STD_LOGIC;
    s_axis_0_tlast : in STD_LOGIC;
    s_axis_1_tlast : in STD_LOGIC;
    s_axis_1_tvalid : in STD_LOGIC;
    mb_pop_ok : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_fifo_iarg_2_read : in STD_LOGIC;
    s_axis_aresetn : in STD_LOGIC;
    ap_iarg_1_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_iarg_1_we : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_2_tvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_input_args_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_input_args_module is
  signal ap_rst_sync1_saclk : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of ap_rst_sync1_saclk : signal is "true";
  signal ap_rst_sync_saclk : STD_LOGIC;
  attribute async_reg of ap_rst_sync_saclk : signal is "true";
begin
\IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_adapter
     port map (
      \NEW_INTRO.MB1.pntr_dist_reg[0]\(0) => \NEW_INTRO.MBn.pntr_dist_reg[1]\(0),
      \NEW_INTRO.full_n_reg\ => \NEW_INTRO.full_n_reg\,
      \NEW_INTRO.full_n_reg_0\(0) => \NEW_INTRO.full_n_reg_1\(0),
      \NEW_INTRO.next_rd_gray_reg[0]\ => \NEW_INTRO.next_rd_gray_reg[0]\,
      \NEW_INTRO.next_rd_gray_reg[0]_0\ => \NEW_INTRO.next_rd_gray_reg[0]_0\,
      \NEW_INTRO.status_empty_i_reg\(0) => \NEW_INTRO.status_empty_i_reg\(0),
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(63 downto 0),
      aclk => aclk,
      ap_iarg_addr(9 downto 0) => ap_iarg_addr(9 downto 0),
      ap_iarg_ce(0) => ap_iarg_ce(0),
      ap_iarg_dout(7 downto 0) => ap_iarg_dout(7 downto 0),
      axi_rst2 => axi_rst2,
      mb_iarg_rdy_i(0) => mb_iarg_rdy_i(0),
      mb_pop_ok => mb_pop_ok,
      \out\ => \out\,
      s_axis_0_tlast => s_axis_0_tlast,
      s_axis_0_tvalid => s_axis_0_tvalid,
      s_axis_aclk => s_axis_aclk
    );
\IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_adapter__parameterized0\
     port map (
      E(0) => E(0),
      \NEW_INTRO.MBn.pntr_dist_reg[1]\(1 downto 0) => \NEW_INTRO.MBn.pntr_dist_reg[1]\(2 downto 1),
      \NEW_INTRO.full_n_reg\ => \NEW_INTRO.full_n_reg_0\,
      \NEW_INTRO.full_n_reg_0\(0) => \NEW_INTRO.full_n_reg_1\(1),
      \NEW_INTRO.status_empty_i_reg\(0) => \NEW_INTRO.status_empty_i_reg\(1),
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(127 downto 64),
      aclk => aclk,
      ap_iarg_1_din(63 downto 0) => ap_iarg_1_din(63 downto 0),
      ap_iarg_1_we(0) => ap_iarg_1_we(0),
      ap_iarg_addr(10 downto 0) => ap_iarg_addr(20 downto 10),
      ap_iarg_ce(0) => ap_iarg_ce(1),
      ap_iarg_dout(63 downto 0) => ap_iarg_dout(71 downto 8),
      axi_rst2 => axi_rst2,
      mb_iarg_rdy_i(0) => mb_iarg_rdy_i(1),
      \out\ => \out\,
      s_axis_1_tlast => s_axis_1_tlast,
      s_axis_1_tvalid => s_axis_1_tvalid,
      s_axis_aclk => s_axis_aclk
    );
\IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_iarg_s2s_adapter
     port map (
      S_AXIS_TDATA(63 downto 0) => S_AXIS_TDATA(191 downto 128),
      aclk => aclk,
      ap_fifo_iarg_2_dout(63 downto 0) => ap_fifo_iarg_2_dout(63 downto 0),
      ap_fifo_iarg_2_empty_n => ap_fifo_iarg_2_empty_n,
      ap_fifo_iarg_2_read => ap_fifo_iarg_2_read,
      \out\ => \out\,
      s_axis_2_tlast => s_axis_2_tlast,
      s_axis_2_tready => s_axis_2_tready,
      s_axis_2_tvalid => s_axis_2_tvalid,
      s_axis_aclk => s_axis_aclk,
      s_axis_aresetn => s_axis_aresetn
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ap_rst_sync1_saclk
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ap_rst_sync_saclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_output_args_module is
  port (
    \SAME_WIDTH_GEN.axis_vld_reg\ : out STD_LOGIC;
    m_axis_0_tlast : out STD_LOGIC;
    mb_oarg_rdy_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_fifo_oarg_0_full_n : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axis_0_tready : in STD_LOGIC;
    ap_fifo_oarg_0_write : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    ap_start_one_shot : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    ap_fifo_oarg_0_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_rst_axi_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_output_args_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_output_args_module is
  signal ap_rst_sync1_maclk : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of ap_rst_sync1_maclk : signal is "true";
  signal ap_rst_sync_maclk : STD_LOGIC;
  attribute async_reg of ap_rst_sync_maclk : signal is "true";
  signal oarg_sw_length_sync_s2s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal oarg_sw_length_we_sync : STD_LOGIC;
  signal oarg_use_sw_length_sync : STD_LOGIC;
begin
\OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_oarg_s2s_adapter
     port map (
      D(15 downto 0) => oarg_sw_length_sync_s2s(15 downto 0),
      \Q_reg_reg[0]\(0) => oarg_sw_length_we_sync,
      \SAME_WIDTH_GEN.axis_vld_reg_0\ => \SAME_WIDTH_GEN.axis_vld_reg\,
      aclk => aclk,
      ap_done => ap_done,
      ap_fifo_oarg_0_din(63 downto 0) => ap_fifo_oarg_0_din(63 downto 0),
      ap_fifo_oarg_0_full_n => ap_fifo_oarg_0_full_n,
      ap_fifo_oarg_0_write => ap_fifo_oarg_0_write,
      ap_rst_axi_reg_0 => ap_rst_axi_reg,
      ap_start_one_shot => ap_start_one_shot,
      dout_vld_i_reg(0) => oarg_use_sw_length_sync,
      m_axis_0_tdata(63 downto 0) => m_axis_0_tdata(63 downto 0),
      m_axis_0_tlast => m_axis_0_tlast,
      m_axis_0_tready => m_axis_0_tready,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      mb_oarg_rdy_i(0) => mb_oarg_rdy_i(0),
      \out\ => \out\
    );
SW_LENGTH_SYNC_M2S: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized1\
     port map (
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0\(31 downto 0) => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]\(31 downto 0),
      m_axis_aclk => m_axis_aclk
    );
SW_LENGTH_SYNC_S2S: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized1_21\
     port map (
      D(15 downto 0) => oarg_sw_length_sync_s2s(15 downto 0),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0\(31 downto 0) => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0\(31 downto 0),
      m_axis_aclk => m_axis_aclk
    );
XD_SW_LENGTH_SYNC: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized2\
     port map (
      D(0) => oarg_use_sw_length_sync,
      in0(0) => in0(0),
      m_axis_aclk => m_axis_aclk
    );
XD_SW_LENGTH_WE_SYNC: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized2_22\
     port map (
      D(0) => oarg_sw_length_we_sync,
      Q(7 downto 0) => Q(7 downto 0),
      m_axis_aclk => m_axis_aclk
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ap_rst_sync1_maclk
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ap_rst_sync_maclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_core is
  port (
    \NEW_INTRO.full_n_reg\ : out STD_LOGIC;
    \NEW_INTRO.full_n_reg_0\ : out STD_LOGIC;
    \SAME_WIDTH_GEN.axis_vld_reg\ : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    m_axis_0_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    ap_iarg_dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    ap_fifo_iarg_2_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_start : out STD_LOGIC;
    rd_data_vld_reg : out STD_LOGIC;
    wr_resp_vld_reg : out STD_LOGIC;
    aresetn : out STD_LOGIC;
    ap_fifo_oarg_0_full_n : out STD_LOGIC;
    s_axis_2_tready : out STD_LOGIC;
    ap_fifo_iarg_2_empty_n : out STD_LOGIC;
    m_axis_0_tlast : out STD_LOGIC;
    s_axis_0_tlast : in STD_LOGIC;
    s_axis_0_tvalid : in STD_LOGIC;
    s_axis_1_tlast : in STD_LOGIC;
    s_axis_1_tvalid : in STD_LOGIC;
    m_axis_0_tready : in STD_LOGIC;
    ap_fifo_oarg_0_write : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    ap_iarg_ce : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_iarg_addr : in STD_LOGIC_VECTOR ( 20 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 191 downto 0 );
    ap_iarg_1_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_iarg_1_we : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_2_tlast : in STD_LOGIC;
    s_axis_2_tvalid : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    ap_fifo_oarg_0_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bready : in STD_LOGIC;
    ap_fifo_iarg_2_read : in STD_LOGIC;
    ap_ready : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axis_aresetn : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    ap_idle : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_core is
  signal \COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en\ : STD_LOGIC;
  signal \EN_APCLK_LITE_SYNC_GEN.AP_IRGRQT_SYNC_I_n_0\ : STD_LOGIC;
  signal \IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/mb_pop_ok\ : STD_LOGIC;
  signal \IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst2\ : STD_LOGIC;
  signal \IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/mb_pop_ok\ : STD_LOGIC;
  signal XD_INPUT_ARGS_I_n_72 : STD_LOGIC;
  signal XD_SYNC_I_n_0 : STD_LOGIC;
  signal XD_SYNC_I_n_1 : STD_LOGIC;
  signal XD_SYNC_I_n_11 : STD_LOGIC;
  signal and_reduce : STD_LOGIC;
  signal ap_rst_i : STD_LOGIC;
  signal ap_rst_maclk : STD_LOGIC;
  signal ap_rst_s_axi_aclk : STD_LOGIC;
  signal ap_start_one_shot : STD_LOGIC;
  signal axi_ap_rst : STD_LOGIC;
  signal host_cmd_error : STD_LOGIC;
  signal host_iscalar_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal iarg_rqt_enable_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mb_iarg_rdy_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mb_oarg_rdy_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal oarg_rqt_enable_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal oarg_sw_length : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal oarg_sw_length_m2s : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal oarg_sw_length_we : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal oarg_use_sw_length : STD_LOGIC_VECTOR ( 0 to 0 );
  signal status_ap_done : STD_LOGIC;
  signal status_ap_done_clr : STD_LOGIC;
  signal status_ap_idle : STD_LOGIC;
  signal status_ap_idle_clr : STD_LOGIC;
  signal status_ap_ready : STD_LOGIC;
  signal status_ap_ready_clr : STD_LOGIC;
  signal status_ap_start : STD_LOGIC;
  signal status_ap_start_clr : STD_LOGIC;
  signal status_iarg_empty_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal status_iarg_empty_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal status_iarg_full_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal status_iarg_full_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal status_iarg_used : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal status_iarg_used_i : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal status_oarg_used : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
AXI_LITE_IF_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_adapter
     port map (
      D(1 downto 0) => status_iarg_empty_int(1 downto 0),
      E(0) => \COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en\,
      \IARG_RQT_ENABLE_GEN.reg_reg[2]_0\(2 downto 0) => iarg_rqt_enable_i(2 downto 0),
      Q(7 downto 0) => oarg_sw_length_we(7 downto 0),
      S_AXI_AWREADY => S_AXI_AWREADY,
      axi_ap_rst => axi_ap_rst,
      axi_rst_reg_0 => XD_SYNC_I_n_1,
      host_cmd_error => host_cmd_error,
      in0(0) => oarg_use_sw_length(0),
      interrupt => interrupt,
      m_axis_0_tdest(3 downto 0) => m_axis_0_tdest(3 downto 0),
      oarg_rqt_enable_i(0) => oarg_rqt_enable_i(0),
      \oarg_sw_length_m2s_reg[31]_0\(31 downto 0) => oarg_sw_length_m2s(31 downto 0),
      \oarg_sw_length_reg[31]_0\(31 downto 0) => oarg_sw_length(31 downto 0),
      \out\ => XD_SYNC_I_n_0,
      \rd_data[3]_i_2_0\(31 downto 0) => status_iarg_used(31 downto 0),
      \rd_data[3]_i_5_0\(31 downto 0) => status_oarg_used(31 downto 0),
      \rd_data_reg[5]_0\(1 downto 0) => status_iarg_full_int(1 downto 0),
      rd_data_vld_reg_0 => rd_data_vld_reg,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(7 downto 0) => s_axi_araddr(7 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(7 downto 0) => s_axi_awaddr(7 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      status_ap_done => status_ap_done,
      status_ap_done_clr => status_ap_done_clr,
      status_ap_idle => status_ap_idle,
      status_ap_idle_clr => status_ap_idle_clr,
      status_ap_ready => status_ap_ready,
      status_ap_ready_clr => status_ap_ready_clr,
      status_ap_start => status_ap_start,
      status_ap_start_clr => status_ap_start_clr,
      \wr_data_i_reg[23]_0\(17 downto 6) => host_iscalar_dout(23 downto 12),
      \wr_data_i_reg[23]_0\(5 downto 0) => host_iscalar_dout(5 downto 0),
      wr_resp_vld_reg_0 => wr_resp_vld_reg
    );
\EN_APCLK_LITE_SYNC_GEN.AP_IARGEMPTY_SYNC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3\
     port map (
      D(1 downto 0) => status_iarg_empty_int(1 downto 0),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0\(1 downto 0) => status_iarg_empty_i(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axis_aclk => s_axis_aclk
    );
\EN_APCLK_LITE_SYNC_GEN.AP_IARGFULL_SYNC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_0\
     port map (
      D(1 downto 0) => status_iarg_full_int(1 downto 0),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0\(1 downto 0) => status_iarg_full_i(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axis_aclk => s_axis_aclk
    );
\EN_APCLK_LITE_SYNC_GEN.AP_IARGUSED_SYNC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized4\
     port map (
      D(31 downto 0) => status_iarg_used(31 downto 0),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[5]_0\(2 downto 1) => status_iarg_used_i(5 downto 4),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[5]_0\(0) => status_iarg_used_i(0),
      s_axi_aclk => s_axi_aclk,
      s_axis_aclk => s_axis_aclk
    );
\EN_APCLK_LITE_SYNC_GEN.AP_IRGRQT_SYNC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_1\
     port map (
      D(2 downto 0) => iarg_rqt_enable_i(2 downto 0),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]_0\ => \EN_APCLK_LITE_SYNC_GEN.AP_IRGRQT_SYNC_I_n_0\,
      aclk => aclk,
      mb_iarg_rdy_i(1 downto 0) => mb_iarg_rdy_i(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\EN_APCLK_LITE_SYNC_GEN.AP_OARGEMPTY_SYNC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_2\
     port map (
      m_axis_aclk => m_axis_aclk,
      s_axi_aclk => s_axi_aclk
    );
\EN_APCLK_LITE_SYNC_GEN.AP_OARGFULL_SYNC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_3\
     port map (
      s_axi_aclk => s_axi_aclk
    );
\EN_APCLK_LITE_SYNC_GEN.AP_OARGUSED_SYNC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized4_4\
     port map (
      D(31 downto 0) => status_oarg_used(31 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\EN_APCLK_LITE_SYNC_GEN.AP_ORGRDY_SYNC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_5\
     port map (
      aclk => aclk,
      and_reduce => and_reduce,
      mb_oarg_rdy_i(0) => mb_oarg_rdy_i(0),
      oarg_rqt_enable_i(0) => oarg_rqt_enable_i(0),
      s_axi_aclk => s_axi_aclk
    );
XD_INPUT_ARGS_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_input_args_module
     port map (
      E(0) => \IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/mb_pop_ok\,
      \NEW_INTRO.MBn.pntr_dist_reg[1]\(2 downto 1) => status_iarg_used_i(5 downto 4),
      \NEW_INTRO.MBn.pntr_dist_reg[1]\(0) => status_iarg_used_i(0),
      \NEW_INTRO.full_n_reg\ => \NEW_INTRO.full_n_reg\,
      \NEW_INTRO.full_n_reg_0\ => \NEW_INTRO.full_n_reg_0\,
      \NEW_INTRO.full_n_reg_1\(1 downto 0) => status_iarg_full_i(1 downto 0),
      \NEW_INTRO.next_rd_gray_reg[0]\ => XD_INPUT_ARGS_I_n_72,
      \NEW_INTRO.next_rd_gray_reg[0]_0\ => XD_SYNC_I_n_11,
      \NEW_INTRO.status_empty_i_reg\(1 downto 0) => status_iarg_empty_i(1 downto 0),
      S_AXIS_TDATA(191 downto 0) => S_AXIS_TDATA(191 downto 0),
      aclk => aclk,
      ap_fifo_iarg_2_dout(63 downto 0) => ap_fifo_iarg_2_dout(63 downto 0),
      ap_fifo_iarg_2_empty_n => ap_fifo_iarg_2_empty_n,
      ap_fifo_iarg_2_read => ap_fifo_iarg_2_read,
      ap_iarg_1_din(63 downto 0) => ap_iarg_1_din(63 downto 0),
      ap_iarg_1_we(0) => ap_iarg_1_we(0),
      ap_iarg_addr(20 downto 0) => ap_iarg_addr(20 downto 0),
      ap_iarg_ce(1 downto 0) => ap_iarg_ce(1 downto 0),
      ap_iarg_dout(71 downto 0) => ap_iarg_dout(71 downto 0),
      axi_rst2 => \IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst2\,
      mb_iarg_rdy_i(1 downto 0) => mb_iarg_rdy_i(1 downto 0),
      mb_pop_ok => \IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/mb_pop_ok\,
      \out\ => ap_rst_i,
      s_axis_0_tlast => s_axis_0_tlast,
      s_axis_0_tvalid => s_axis_0_tvalid,
      s_axis_1_tlast => s_axis_1_tlast,
      s_axis_1_tvalid => s_axis_1_tvalid,
      s_axis_2_tlast => s_axis_2_tlast,
      s_axis_2_tready => s_axis_2_tready,
      s_axis_2_tvalid => s_axis_2_tvalid,
      s_axis_aclk => s_axis_aclk,
      s_axis_aresetn => s_axis_aresetn
    );
XD_OUTPUT_ARGS_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_output_args_module
     port map (
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]\(31 downto 0) => oarg_sw_length_m2s(31 downto 0),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0\(31 downto 0) => oarg_sw_length(31 downto 0),
      Q(7 downto 0) => oarg_sw_length_we(7 downto 0),
      \SAME_WIDTH_GEN.axis_vld_reg\ => \SAME_WIDTH_GEN.axis_vld_reg\,
      aclk => aclk,
      ap_done => ap_done,
      ap_fifo_oarg_0_din(63 downto 0) => ap_fifo_oarg_0_din(63 downto 0),
      ap_fifo_oarg_0_full_n => ap_fifo_oarg_0_full_n,
      ap_fifo_oarg_0_write => ap_fifo_oarg_0_write,
      ap_rst_axi_reg => ap_rst_maclk,
      ap_start_one_shot => ap_start_one_shot,
      in0(0) => oarg_use_sw_length(0),
      m_axis_0_tdata(63 downto 0) => m_axis_0_tdata(63 downto 0),
      m_axis_0_tlast => m_axis_0_tlast,
      m_axis_0_tready => m_axis_0_tready,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      mb_oarg_rdy_i(0) => mb_oarg_rdy_i(0),
      \out\ => ap_rst_i
    );
XD_RESET_SYNC: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      axi_ap_rst => axi_ap_rst,
      \out\ => ap_rst_i
    );
XD_RESET_SYNC_maclk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_6\
     port map (
      axi_ap_rst => axi_ap_rst,
      m_axis_aclk => m_axis_aclk,
      \out\ => ap_rst_maclk
    );
XD_RESET_SYNC_s_axi_aclk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_7\
     port map (
      axi_ap_rst => axi_ap_rst,
      \out\ => ap_rst_s_axi_aclk,
      s_axi_aclk => s_axi_aclk
    );
XD_RESET_SYNC_saclk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_8\
     port map (
      axi_ap_rst => axi_ap_rst,
      axi_rst2 => \IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst2\,
      s_axis_aclk => s_axis_aclk,
      s_axis_aresetn => s_axis_aresetn
    );
XD_SYNC_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_sync_module
     port map (
      E(0) => \IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/mb_pop_ok\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg\ => \EN_APCLK_LITE_SYNC_GEN.AP_IRGRQT_SYNC_I_n_0\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ => ap_rst_i,
      \NEW_INTRO.next_rd_gray_reg[0]\ => XD_SYNC_I_n_11,
      \NEW_INTRO.next_rd_gray_reg[0]_0\ => XD_INPUT_ARGS_I_n_72,
      aclk => aclk,
      and_reduce => and_reduce,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_start => ap_start,
      ap_start_one_shot => ap_start_one_shot,
      empty_n_reg => ap_rst_s_axi_aclk,
      \gic0.gc0.count_reg[4]\(0) => \COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en\,
      host_cmd_data(17 downto 6) => host_iscalar_dout(23 downto 12),
      host_cmd_data(5 downto 0) => host_iscalar_dout(5 downto 0),
      host_cmd_error => host_cmd_error,
      mb_iarg_rdy_i(1 downto 0) => mb_iarg_rdy_i(1 downto 0),
      mb_pop_ok => \IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/mb_pop_ok\,
      \out\ => XD_SYNC_I_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => XD_SYNC_I_n_1,
      status_ap_done => status_ap_done,
      status_ap_done_clr => status_ap_done_clr,
      status_ap_idle => status_ap_idle,
      status_ap_idle_clr => status_ap_idle_clr,
      status_ap_ready => status_ap_ready,
      status_ap_ready_clr => status_ap_ready_clr,
      status_ap_start => status_ap_start,
      status_ap_start_clr => status_ap_start_clr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_aresetn : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_0_aclk : in STD_LOGIC;
    s_axis_0_aresetn : in STD_LOGIC;
    s_axis_0_tvalid : in STD_LOGIC;
    s_axis_0_tready : out STD_LOGIC;
    s_axis_0_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_0_tstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_0_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_0_tlast : in STD_LOGIC;
    s_axis_0_tid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_0_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_0_tuser : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_1_aclk : in STD_LOGIC;
    s_axis_1_aresetn : in STD_LOGIC;
    s_axis_1_tvalid : in STD_LOGIC;
    s_axis_1_tready : out STD_LOGIC;
    s_axis_1_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_1_tstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_1_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_1_tlast : in STD_LOGIC;
    s_axis_1_tid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_1_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_1_tuser : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_2_aclk : in STD_LOGIC;
    s_axis_2_aresetn : in STD_LOGIC;
    s_axis_2_tvalid : in STD_LOGIC;
    s_axis_2_tready : out STD_LOGIC;
    s_axis_2_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_2_tstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_2_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_2_tlast : in STD_LOGIC;
    s_axis_2_tid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_2_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_2_tuser : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_3_aclk : in STD_LOGIC;
    s_axis_3_aresetn : in STD_LOGIC;
    s_axis_3_tvalid : in STD_LOGIC;
    s_axis_3_tready : out STD_LOGIC;
    s_axis_3_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_3_tstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_3_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_3_tlast : in STD_LOGIC;
    s_axis_3_tid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_3_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_3_tuser : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_4_aclk : in STD_LOGIC;
    s_axis_4_aresetn : in STD_LOGIC;
    s_axis_4_tvalid : in STD_LOGIC;
    s_axis_4_tready : out STD_LOGIC;
    s_axis_4_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_4_tstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_4_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_4_tlast : in STD_LOGIC;
    s_axis_4_tid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_4_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_4_tuser : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_5_aclk : in STD_LOGIC;
    s_axis_5_aresetn : in STD_LOGIC;
    s_axis_5_tvalid : in STD_LOGIC;
    s_axis_5_tready : out STD_LOGIC;
    s_axis_5_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_5_tstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_5_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_5_tlast : in STD_LOGIC;
    s_axis_5_tid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_5_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_5_tuser : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_6_aclk : in STD_LOGIC;
    s_axis_6_aresetn : in STD_LOGIC;
    s_axis_6_tvalid : in STD_LOGIC;
    s_axis_6_tready : out STD_LOGIC;
    s_axis_6_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_6_tstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_6_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_6_tlast : in STD_LOGIC;
    s_axis_6_tid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_6_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_6_tuser : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_7_aclk : in STD_LOGIC;
    s_axis_7_aresetn : in STD_LOGIC;
    s_axis_7_tvalid : in STD_LOGIC;
    s_axis_7_tready : out STD_LOGIC;
    s_axis_7_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_7_tstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_7_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_7_tlast : in STD_LOGIC;
    s_axis_7_tid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_7_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_7_tuser : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_iarg_0_clk : in STD_LOGIC;
    ap_iarg_0_rst : in STD_LOGIC;
    ap_iarg_0_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_0_ce : in STD_LOGIC;
    ap_iarg_0_we : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_iarg_0_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_iarg_0_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_iarg_1_clk : in STD_LOGIC;
    ap_iarg_1_rst : in STD_LOGIC;
    ap_iarg_1_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_1_ce : in STD_LOGIC;
    ap_iarg_1_we : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_iarg_1_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_iarg_1_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_iarg_2_clk : in STD_LOGIC;
    ap_iarg_2_rst : in STD_LOGIC;
    ap_iarg_2_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_2_ce : in STD_LOGIC;
    ap_iarg_2_we : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_iarg_2_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_iarg_2_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_iarg_3_clk : in STD_LOGIC;
    ap_iarg_3_rst : in STD_LOGIC;
    ap_iarg_3_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_3_ce : in STD_LOGIC;
    ap_iarg_3_we : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_iarg_3_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_3_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_4_clk : in STD_LOGIC;
    ap_iarg_4_rst : in STD_LOGIC;
    ap_iarg_4_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_4_ce : in STD_LOGIC;
    ap_iarg_4_we : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_iarg_4_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_4_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_5_clk : in STD_LOGIC;
    ap_iarg_5_rst : in STD_LOGIC;
    ap_iarg_5_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_5_ce : in STD_LOGIC;
    ap_iarg_5_we : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_iarg_5_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_5_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_6_clk : in STD_LOGIC;
    ap_iarg_6_rst : in STD_LOGIC;
    ap_iarg_6_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_6_ce : in STD_LOGIC;
    ap_iarg_6_we : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_iarg_6_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_6_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_7_clk : in STD_LOGIC;
    ap_iarg_7_rst : in STD_LOGIC;
    ap_iarg_7_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_7_ce : in STD_LOGIC;
    ap_iarg_7_we : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_iarg_7_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_7_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_fifo_iarg_0_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_fifo_iarg_0_read : in STD_LOGIC;
    ap_fifo_iarg_0_empty_n : out STD_LOGIC;
    ap_fifo_iarg_1_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_fifo_iarg_1_read : in STD_LOGIC;
    ap_fifo_iarg_1_empty_n : out STD_LOGIC;
    ap_fifo_iarg_2_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_fifo_iarg_2_read : in STD_LOGIC;
    ap_fifo_iarg_2_empty_n : out STD_LOGIC;
    ap_fifo_iarg_3_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_fifo_iarg_3_read : in STD_LOGIC;
    ap_fifo_iarg_3_empty_n : out STD_LOGIC;
    ap_fifo_iarg_4_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_fifo_iarg_4_read : in STD_LOGIC;
    ap_fifo_iarg_4_empty_n : out STD_LOGIC;
    ap_fifo_iarg_5_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_fifo_iarg_5_read : in STD_LOGIC;
    ap_fifo_iarg_5_empty_n : out STD_LOGIC;
    ap_fifo_iarg_6_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_fifo_iarg_6_read : in STD_LOGIC;
    ap_fifo_iarg_6_empty_n : out STD_LOGIC;
    ap_fifo_iarg_7_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_fifo_iarg_7_read : in STD_LOGIC;
    ap_fifo_iarg_7_empty_n : out STD_LOGIC;
    m_axis_0_aclk : in STD_LOGIC;
    m_axis_0_aresetn : in STD_LOGIC;
    m_axis_0_tvalid : out STD_LOGIC;
    m_axis_0_tready : in STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_0_tstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_0_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_0_tlast : out STD_LOGIC;
    m_axis_0_tid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_0_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_0_tuser : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_1_aclk : in STD_LOGIC;
    m_axis_1_aresetn : in STD_LOGIC;
    m_axis_1_tvalid : out STD_LOGIC;
    m_axis_1_tready : in STD_LOGIC;
    m_axis_1_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_1_tstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_1_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_1_tlast : out STD_LOGIC;
    m_axis_1_tid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_1_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_1_tuser : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_2_aclk : in STD_LOGIC;
    m_axis_2_aresetn : in STD_LOGIC;
    m_axis_2_tvalid : out STD_LOGIC;
    m_axis_2_tready : in STD_LOGIC;
    m_axis_2_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_2_tstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_2_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_2_tlast : out STD_LOGIC;
    m_axis_2_tid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_2_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_2_tuser : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_3_aclk : in STD_LOGIC;
    m_axis_3_aresetn : in STD_LOGIC;
    m_axis_3_tvalid : out STD_LOGIC;
    m_axis_3_tready : in STD_LOGIC;
    m_axis_3_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_3_tstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_3_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_3_tlast : out STD_LOGIC;
    m_axis_3_tid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_3_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_3_tuser : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_4_aclk : in STD_LOGIC;
    m_axis_4_aresetn : in STD_LOGIC;
    m_axis_4_tvalid : out STD_LOGIC;
    m_axis_4_tready : in STD_LOGIC;
    m_axis_4_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_4_tstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_4_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_4_tlast : out STD_LOGIC;
    m_axis_4_tid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_4_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_4_tuser : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_5_aclk : in STD_LOGIC;
    m_axis_5_aresetn : in STD_LOGIC;
    m_axis_5_tvalid : out STD_LOGIC;
    m_axis_5_tready : in STD_LOGIC;
    m_axis_5_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_5_tstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_5_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_5_tlast : out STD_LOGIC;
    m_axis_5_tid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_5_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_5_tuser : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_6_aclk : in STD_LOGIC;
    m_axis_6_aresetn : in STD_LOGIC;
    m_axis_6_tvalid : out STD_LOGIC;
    m_axis_6_tready : in STD_LOGIC;
    m_axis_6_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_6_tstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_6_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_6_tlast : out STD_LOGIC;
    m_axis_6_tid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_6_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_6_tuser : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_7_aclk : in STD_LOGIC;
    m_axis_7_aresetn : in STD_LOGIC;
    m_axis_7_tvalid : out STD_LOGIC;
    m_axis_7_tready : in STD_LOGIC;
    m_axis_7_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_7_tstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_7_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_7_tlast : out STD_LOGIC;
    m_axis_7_tid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_7_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_7_tuser : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_oarg_0_clk : in STD_LOGIC;
    ap_oarg_0_rst : in STD_LOGIC;
    ap_oarg_0_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_0_ce : in STD_LOGIC;
    ap_oarg_0_we : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_oarg_0_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_oarg_0_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_oarg_1_clk : in STD_LOGIC;
    ap_oarg_1_rst : in STD_LOGIC;
    ap_oarg_1_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_1_ce : in STD_LOGIC;
    ap_oarg_1_we : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_oarg_1_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_1_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_2_clk : in STD_LOGIC;
    ap_oarg_2_rst : in STD_LOGIC;
    ap_oarg_2_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_2_ce : in STD_LOGIC;
    ap_oarg_2_we : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_oarg_2_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_2_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_3_clk : in STD_LOGIC;
    ap_oarg_3_rst : in STD_LOGIC;
    ap_oarg_3_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_3_ce : in STD_LOGIC;
    ap_oarg_3_we : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_oarg_3_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_3_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_4_clk : in STD_LOGIC;
    ap_oarg_4_rst : in STD_LOGIC;
    ap_oarg_4_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_4_ce : in STD_LOGIC;
    ap_oarg_4_we : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_oarg_4_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_4_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_5_clk : in STD_LOGIC;
    ap_oarg_5_rst : in STD_LOGIC;
    ap_oarg_5_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_5_ce : in STD_LOGIC;
    ap_oarg_5_we : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_oarg_5_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_5_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_6_clk : in STD_LOGIC;
    ap_oarg_6_rst : in STD_LOGIC;
    ap_oarg_6_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_6_ce : in STD_LOGIC;
    ap_oarg_6_we : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_oarg_6_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_6_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_7_clk : in STD_LOGIC;
    ap_oarg_7_rst : in STD_LOGIC;
    ap_oarg_7_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_7_ce : in STD_LOGIC;
    ap_oarg_7_we : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_oarg_7_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oarg_7_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_fifo_oarg_0_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_fifo_oarg_0_write : in STD_LOGIC;
    ap_fifo_oarg_0_full_n : out STD_LOGIC;
    ap_fifo_oarg_1_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_fifo_oarg_1_write : in STD_LOGIC;
    ap_fifo_oarg_1_full_n : out STD_LOGIC;
    ap_fifo_oarg_2_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_fifo_oarg_2_write : in STD_LOGIC;
    ap_fifo_oarg_2_full_n : out STD_LOGIC;
    ap_fifo_oarg_3_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_fifo_oarg_3_write : in STD_LOGIC;
    ap_fifo_oarg_3_full_n : out STD_LOGIC;
    ap_fifo_oarg_4_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_fifo_oarg_4_write : in STD_LOGIC;
    ap_fifo_oarg_4_full_n : out STD_LOGIC;
    ap_fifo_oarg_5_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_fifo_oarg_5_write : in STD_LOGIC;
    ap_fifo_oarg_5_full_n : out STD_LOGIC;
    ap_fifo_oarg_6_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_fifo_oarg_6_write : in STD_LOGIC;
    ap_fifo_oarg_6_full_n : out STD_LOGIC;
    ap_fifo_oarg_7_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_fifo_oarg_7_write : in STD_LOGIC;
    ap_fifo_oarg_7_full_n : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    ap_ready : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    ap_continue : out STD_LOGIC;
    ap_idle : in STD_LOGIC;
    aresetn : out STD_LOGIC;
    ap_iscalar_0_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iscalar_1_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iscalar_2_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iscalar_3_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iscalar_4_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iscalar_5_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iscalar_6_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iscalar_7_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iscalar_8_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iscalar_9_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iscalar_10_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iscalar_11_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iscalar_12_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iscalar_13_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iscalar_14_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iscalar_15_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iscalar_0_vld : out STD_LOGIC;
    ap_iscalar_1_vld : out STD_LOGIC;
    ap_iscalar_2_vld : out STD_LOGIC;
    ap_iscalar_3_vld : out STD_LOGIC;
    ap_iscalar_4_vld : out STD_LOGIC;
    ap_iscalar_5_vld : out STD_LOGIC;
    ap_iscalar_6_vld : out STD_LOGIC;
    ap_iscalar_7_vld : out STD_LOGIC;
    ap_iscalar_8_vld : out STD_LOGIC;
    ap_iscalar_9_vld : out STD_LOGIC;
    ap_iscalar_10_vld : out STD_LOGIC;
    ap_iscalar_11_vld : out STD_LOGIC;
    ap_iscalar_12_vld : out STD_LOGIC;
    ap_iscalar_13_vld : out STD_LOGIC;
    ap_iscalar_14_vld : out STD_LOGIC;
    ap_iscalar_15_vld : out STD_LOGIC;
    ap_iscalar_0_ack : in STD_LOGIC;
    ap_iscalar_1_ack : in STD_LOGIC;
    ap_iscalar_2_ack : in STD_LOGIC;
    ap_iscalar_3_ack : in STD_LOGIC;
    ap_iscalar_4_ack : in STD_LOGIC;
    ap_iscalar_5_ack : in STD_LOGIC;
    ap_iscalar_6_ack : in STD_LOGIC;
    ap_iscalar_7_ack : in STD_LOGIC;
    ap_iscalar_8_ack : in STD_LOGIC;
    ap_iscalar_9_ack : in STD_LOGIC;
    ap_iscalar_10_ack : in STD_LOGIC;
    ap_iscalar_11_ack : in STD_LOGIC;
    ap_iscalar_12_ack : in STD_LOGIC;
    ap_iscalar_13_ack : in STD_LOGIC;
    ap_iscalar_14_ack : in STD_LOGIC;
    ap_iscalar_15_ack : in STD_LOGIC;
    ap_oscalar_0_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oscalar_1_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oscalar_2_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oscalar_3_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oscalar_4_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oscalar_5_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oscalar_6_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oscalar_7_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oscalar_8_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oscalar_9_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oscalar_10_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oscalar_11_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oscalar_12_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oscalar_13_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oscalar_14_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oscalar_15_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_oscalar_0_vld : in STD_LOGIC;
    ap_oscalar_1_vld : in STD_LOGIC;
    ap_oscalar_2_vld : in STD_LOGIC;
    ap_oscalar_3_vld : in STD_LOGIC;
    ap_oscalar_4_vld : in STD_LOGIC;
    ap_oscalar_5_vld : in STD_LOGIC;
    ap_oscalar_6_vld : in STD_LOGIC;
    ap_oscalar_7_vld : in STD_LOGIC;
    ap_oscalar_8_vld : in STD_LOGIC;
    ap_oscalar_9_vld : in STD_LOGIC;
    ap_oscalar_10_vld : in STD_LOGIC;
    ap_oscalar_11_vld : in STD_LOGIC;
    ap_oscalar_12_vld : in STD_LOGIC;
    ap_oscalar_13_vld : in STD_LOGIC;
    ap_oscalar_14_vld : in STD_LOGIC;
    ap_oscalar_15_vld : in STD_LOGIC;
    ap_oscalar_0_ack : out STD_LOGIC;
    ap_oscalar_1_ack : out STD_LOGIC;
    ap_oscalar_2_ack : out STD_LOGIC;
    ap_oscalar_3_ack : out STD_LOGIC;
    ap_oscalar_4_ack : out STD_LOGIC;
    ap_oscalar_5_ack : out STD_LOGIC;
    ap_oscalar_6_ack : out STD_LOGIC;
    ap_oscalar_7_ack : out STD_LOGIC;
    ap_oscalar_8_ack : out STD_LOGIC;
    ap_oscalar_9_ack : out STD_LOGIC;
    ap_oscalar_10_ack : out STD_LOGIC;
    ap_oscalar_11_ack : out STD_LOGIC;
    ap_oscalar_12_ack : out STD_LOGIC;
    ap_oscalar_13_ack : out STD_LOGIC;
    ap_oscalar_14_ack : out STD_LOGIC;
    ap_oscalar_15_ack : out STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute C_AP_ADAPTER_ID : integer;
  attribute C_AP_ADAPTER_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 1;
  attribute C_AP_IARG_0_DWIDTH : integer;
  attribute C_AP_IARG_0_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 8;
  attribute C_AP_IARG_1_DWIDTH : integer;
  attribute C_AP_IARG_1_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 64;
  attribute C_AP_IARG_2_DWIDTH : integer;
  attribute C_AP_IARG_2_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 64;
  attribute C_AP_IARG_3_DWIDTH : integer;
  attribute C_AP_IARG_3_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_AP_IARG_4_DWIDTH : integer;
  attribute C_AP_IARG_4_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_AP_IARG_5_DWIDTH : integer;
  attribute C_AP_IARG_5_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_AP_IARG_6_DWIDTH : integer;
  attribute C_AP_IARG_6_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_AP_IARG_7_DWIDTH : integer;
  attribute C_AP_IARG_7_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_AP_IARG_DIM_1 : string;
  attribute C_AP_IARG_DIM_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "256'b0000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000";
  attribute C_AP_IARG_DIM_2 : string;
  attribute C_AP_IARG_DIM_2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute C_AP_IARG_FORMAT_DIM : string;
  attribute C_AP_IARG_FORMAT_DIM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute C_AP_IARG_FORMAT_FACTOR : string;
  attribute C_AP_IARG_FORMAT_FACTOR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute C_AP_IARG_FORMAT_TYPE : string;
  attribute C_AP_IARG_FORMAT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_AP_IARG_MB_DEPTH : string;
  attribute C_AP_IARG_MB_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "256'b0000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000001";
  attribute C_AP_IARG_N_DIM : string;
  attribute C_AP_IARG_N_DIM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute C_AP_IARG_TYPE : string;
  attribute C_AP_IARG_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
  attribute C_AP_IARG_WIDTH : string;
  attribute C_AP_IARG_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "256'b0000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000001000";
  attribute C_AP_ISCALAR_DOUT_WIDTH : integer;
  attribute C_AP_ISCALAR_DOUT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_AP_ISCALAR_IO_DOUT_WIDTH : integer;
  attribute C_AP_ISCALAR_IO_DOUT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_AP_OARG_0_DWIDTH : integer;
  attribute C_AP_OARG_0_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 64;
  attribute C_AP_OARG_1_DWIDTH : integer;
  attribute C_AP_OARG_1_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_AP_OARG_2_DWIDTH : integer;
  attribute C_AP_OARG_2_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_AP_OARG_3_DWIDTH : integer;
  attribute C_AP_OARG_3_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_AP_OARG_4_DWIDTH : integer;
  attribute C_AP_OARG_4_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_AP_OARG_5_DWIDTH : integer;
  attribute C_AP_OARG_5_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_AP_OARG_6_DWIDTH : integer;
  attribute C_AP_OARG_6_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_AP_OARG_7_DWIDTH : integer;
  attribute C_AP_OARG_7_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_AP_OARG_DIM : string;
  attribute C_AP_OARG_DIM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "1024'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000010000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000100000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000010000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000100000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000010000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000001000";
  attribute C_AP_OARG_DIM_1 : string;
  attribute C_AP_OARG_DIM_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "256'b0000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000100000000000";
  attribute C_AP_OARG_DIM_2 : string;
  attribute C_AP_OARG_DIM_2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute C_AP_OARG_FORMAT_DIM : string;
  attribute C_AP_OARG_FORMAT_DIM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute C_AP_OARG_FORMAT_FACTOR : string;
  attribute C_AP_OARG_FORMAT_FACTOR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute C_AP_OARG_FORMAT_TYPE : string;
  attribute C_AP_OARG_FORMAT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_AP_OARG_MB_DEPTH : string;
  attribute C_AP_OARG_MB_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "256'b0000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100";
  attribute C_AP_OARG_N_DIM : string;
  attribute C_AP_OARG_N_DIM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute C_AP_OARG_TYPE : string;
  attribute C_AP_OARG_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
  attribute C_AP_OARG_WIDTH : string;
  attribute C_AP_OARG_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "256'b0000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001000000";
  attribute C_AP_OSCALAR_DIN_WIDTH : integer;
  attribute C_AP_OSCALAR_DIN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_AP_OSCALAR_IO_DIN_WIDTH : integer;
  attribute C_AP_OSCALAR_IO_DIN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_ENABLE_STREAM_CLK : integer;
  attribute C_ENABLE_STREAM_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "zynq";
  attribute C_INPUT_SCALAR_0_WIDTH : integer;
  attribute C_INPUT_SCALAR_0_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_INPUT_SCALAR_10_WIDTH : integer;
  attribute C_INPUT_SCALAR_10_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_INPUT_SCALAR_11_WIDTH : integer;
  attribute C_INPUT_SCALAR_11_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_INPUT_SCALAR_12_WIDTH : integer;
  attribute C_INPUT_SCALAR_12_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_INPUT_SCALAR_13_WIDTH : integer;
  attribute C_INPUT_SCALAR_13_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_INPUT_SCALAR_14_WIDTH : integer;
  attribute C_INPUT_SCALAR_14_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_INPUT_SCALAR_15_WIDTH : integer;
  attribute C_INPUT_SCALAR_15_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_INPUT_SCALAR_1_WIDTH : integer;
  attribute C_INPUT_SCALAR_1_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_INPUT_SCALAR_2_WIDTH : integer;
  attribute C_INPUT_SCALAR_2_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_INPUT_SCALAR_3_WIDTH : integer;
  attribute C_INPUT_SCALAR_3_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_INPUT_SCALAR_4_WIDTH : integer;
  attribute C_INPUT_SCALAR_4_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_INPUT_SCALAR_5_WIDTH : integer;
  attribute C_INPUT_SCALAR_5_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_INPUT_SCALAR_6_WIDTH : integer;
  attribute C_INPUT_SCALAR_6_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_INPUT_SCALAR_7_WIDTH : integer;
  attribute C_INPUT_SCALAR_7_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_INPUT_SCALAR_8_WIDTH : integer;
  attribute C_INPUT_SCALAR_8_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_INPUT_SCALAR_9_WIDTH : integer;
  attribute C_INPUT_SCALAR_9_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_INPUT_SCALAR_DWIDTH : string;
  attribute C_INPUT_SCALAR_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
  attribute C_INPUT_SCALAR_MODE : string;
  attribute C_INPUT_SCALAR_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_M_AXIS_TDATA_WIDTH : integer;
  attribute C_M_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 64;
  attribute C_M_AXIS_TDEST_WIDTH : integer;
  attribute C_M_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 4;
  attribute C_M_AXIS_TID_WIDTH : integer;
  attribute C_M_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 4;
  attribute C_M_AXIS_TUSER_WIDTH : integer;
  attribute C_M_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 8;
  attribute C_NONE : integer;
  attribute C_NONE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 2;
  attribute C_N_INOUT_SCALARS : integer;
  attribute C_N_INOUT_SCALARS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 0;
  attribute C_N_INPUT_ARGS : integer;
  attribute C_N_INPUT_ARGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 3;
  attribute C_N_INPUT_SCALARS : integer;
  attribute C_N_INPUT_SCALARS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 0;
  attribute C_N_OUTPUT_ARGS : integer;
  attribute C_N_OUTPUT_ARGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 1;
  attribute C_N_OUTPUT_SCALARS : integer;
  attribute C_N_OUTPUT_SCALARS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 0;
  attribute C_OUTPUT_SCALAR_0_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_0_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_OUTPUT_SCALAR_10_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_10_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_OUTPUT_SCALAR_11_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_11_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_OUTPUT_SCALAR_12_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_12_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_OUTPUT_SCALAR_13_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_13_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_OUTPUT_SCALAR_14_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_14_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_OUTPUT_SCALAR_15_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_15_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_OUTPUT_SCALAR_1_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_1_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_OUTPUT_SCALAR_2_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_2_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_OUTPUT_SCALAR_3_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_3_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_OUTPUT_SCALAR_4_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_4_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_OUTPUT_SCALAR_5_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_5_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_OUTPUT_SCALAR_6_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_6_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_OUTPUT_SCALAR_7_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_7_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_OUTPUT_SCALAR_8_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_8_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_OUTPUT_SCALAR_9_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_9_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute C_OUTPUT_SCALAR_DWIDTH : string;
  attribute C_OUTPUT_SCALAR_DWIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
  attribute C_OUTPUT_SCALAR_MODE : string;
  attribute C_OUTPUT_SCALAR_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 0;
  attribute C_S_AXIS_HAS_TKEEP : integer;
  attribute C_S_AXIS_HAS_TKEEP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 0;
  attribute C_S_AXIS_HAS_TSTRB : integer;
  attribute C_S_AXIS_HAS_TSTRB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 0;
  attribute C_S_AXIS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 64;
  attribute C_S_AXIS_TDEST_WIDTH : integer;
  attribute C_S_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 4;
  attribute C_S_AXIS_TID_WIDTH : integer;
  attribute C_S_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 4;
  attribute C_S_AXIS_TUSER_WIDTH : integer;
  attribute C_S_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 8;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 13;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is 32;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^ap_done\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  attribute sigis : string;
  attribute sigis of s_axi_aclk : signal is "CLK";
  attribute sigis of s_axi_aresetn : signal is "RST";
begin
  \^ap_done\ <= ap_done;
  ap_continue <= \^ap_done\;
  ap_fifo_iarg_0_dout(7) <= \<const0>\;
  ap_fifo_iarg_0_dout(6) <= \<const0>\;
  ap_fifo_iarg_0_dout(5) <= \<const0>\;
  ap_fifo_iarg_0_dout(4) <= \<const0>\;
  ap_fifo_iarg_0_dout(3) <= \<const0>\;
  ap_fifo_iarg_0_dout(2) <= \<const0>\;
  ap_fifo_iarg_0_dout(1) <= \<const0>\;
  ap_fifo_iarg_0_dout(0) <= \<const0>\;
  ap_fifo_iarg_0_empty_n <= \<const0>\;
  ap_fifo_iarg_1_dout(63) <= \<const0>\;
  ap_fifo_iarg_1_dout(62) <= \<const0>\;
  ap_fifo_iarg_1_dout(61) <= \<const0>\;
  ap_fifo_iarg_1_dout(60) <= \<const0>\;
  ap_fifo_iarg_1_dout(59) <= \<const0>\;
  ap_fifo_iarg_1_dout(58) <= \<const0>\;
  ap_fifo_iarg_1_dout(57) <= \<const0>\;
  ap_fifo_iarg_1_dout(56) <= \<const0>\;
  ap_fifo_iarg_1_dout(55) <= \<const0>\;
  ap_fifo_iarg_1_dout(54) <= \<const0>\;
  ap_fifo_iarg_1_dout(53) <= \<const0>\;
  ap_fifo_iarg_1_dout(52) <= \<const0>\;
  ap_fifo_iarg_1_dout(51) <= \<const0>\;
  ap_fifo_iarg_1_dout(50) <= \<const0>\;
  ap_fifo_iarg_1_dout(49) <= \<const0>\;
  ap_fifo_iarg_1_dout(48) <= \<const0>\;
  ap_fifo_iarg_1_dout(47) <= \<const0>\;
  ap_fifo_iarg_1_dout(46) <= \<const0>\;
  ap_fifo_iarg_1_dout(45) <= \<const0>\;
  ap_fifo_iarg_1_dout(44) <= \<const0>\;
  ap_fifo_iarg_1_dout(43) <= \<const0>\;
  ap_fifo_iarg_1_dout(42) <= \<const0>\;
  ap_fifo_iarg_1_dout(41) <= \<const0>\;
  ap_fifo_iarg_1_dout(40) <= \<const0>\;
  ap_fifo_iarg_1_dout(39) <= \<const0>\;
  ap_fifo_iarg_1_dout(38) <= \<const0>\;
  ap_fifo_iarg_1_dout(37) <= \<const0>\;
  ap_fifo_iarg_1_dout(36) <= \<const0>\;
  ap_fifo_iarg_1_dout(35) <= \<const0>\;
  ap_fifo_iarg_1_dout(34) <= \<const0>\;
  ap_fifo_iarg_1_dout(33) <= \<const0>\;
  ap_fifo_iarg_1_dout(32) <= \<const0>\;
  ap_fifo_iarg_1_dout(31) <= \<const0>\;
  ap_fifo_iarg_1_dout(30) <= \<const0>\;
  ap_fifo_iarg_1_dout(29) <= \<const0>\;
  ap_fifo_iarg_1_dout(28) <= \<const0>\;
  ap_fifo_iarg_1_dout(27) <= \<const0>\;
  ap_fifo_iarg_1_dout(26) <= \<const0>\;
  ap_fifo_iarg_1_dout(25) <= \<const0>\;
  ap_fifo_iarg_1_dout(24) <= \<const0>\;
  ap_fifo_iarg_1_dout(23) <= \<const0>\;
  ap_fifo_iarg_1_dout(22) <= \<const0>\;
  ap_fifo_iarg_1_dout(21) <= \<const0>\;
  ap_fifo_iarg_1_dout(20) <= \<const0>\;
  ap_fifo_iarg_1_dout(19) <= \<const0>\;
  ap_fifo_iarg_1_dout(18) <= \<const0>\;
  ap_fifo_iarg_1_dout(17) <= \<const0>\;
  ap_fifo_iarg_1_dout(16) <= \<const0>\;
  ap_fifo_iarg_1_dout(15) <= \<const0>\;
  ap_fifo_iarg_1_dout(14) <= \<const0>\;
  ap_fifo_iarg_1_dout(13) <= \<const0>\;
  ap_fifo_iarg_1_dout(12) <= \<const0>\;
  ap_fifo_iarg_1_dout(11) <= \<const0>\;
  ap_fifo_iarg_1_dout(10) <= \<const0>\;
  ap_fifo_iarg_1_dout(9) <= \<const0>\;
  ap_fifo_iarg_1_dout(8) <= \<const0>\;
  ap_fifo_iarg_1_dout(7) <= \<const0>\;
  ap_fifo_iarg_1_dout(6) <= \<const0>\;
  ap_fifo_iarg_1_dout(5) <= \<const0>\;
  ap_fifo_iarg_1_dout(4) <= \<const0>\;
  ap_fifo_iarg_1_dout(3) <= \<const0>\;
  ap_fifo_iarg_1_dout(2) <= \<const0>\;
  ap_fifo_iarg_1_dout(1) <= \<const0>\;
  ap_fifo_iarg_1_dout(0) <= \<const0>\;
  ap_fifo_iarg_1_empty_n <= \<const0>\;
  ap_fifo_iarg_3_dout(31) <= \<const0>\;
  ap_fifo_iarg_3_dout(30) <= \<const0>\;
  ap_fifo_iarg_3_dout(29) <= \<const0>\;
  ap_fifo_iarg_3_dout(28) <= \<const0>\;
  ap_fifo_iarg_3_dout(27) <= \<const0>\;
  ap_fifo_iarg_3_dout(26) <= \<const0>\;
  ap_fifo_iarg_3_dout(25) <= \<const0>\;
  ap_fifo_iarg_3_dout(24) <= \<const0>\;
  ap_fifo_iarg_3_dout(23) <= \<const0>\;
  ap_fifo_iarg_3_dout(22) <= \<const0>\;
  ap_fifo_iarg_3_dout(21) <= \<const0>\;
  ap_fifo_iarg_3_dout(20) <= \<const0>\;
  ap_fifo_iarg_3_dout(19) <= \<const0>\;
  ap_fifo_iarg_3_dout(18) <= \<const0>\;
  ap_fifo_iarg_3_dout(17) <= \<const0>\;
  ap_fifo_iarg_3_dout(16) <= \<const0>\;
  ap_fifo_iarg_3_dout(15) <= \<const0>\;
  ap_fifo_iarg_3_dout(14) <= \<const0>\;
  ap_fifo_iarg_3_dout(13) <= \<const0>\;
  ap_fifo_iarg_3_dout(12) <= \<const0>\;
  ap_fifo_iarg_3_dout(11) <= \<const0>\;
  ap_fifo_iarg_3_dout(10) <= \<const0>\;
  ap_fifo_iarg_3_dout(9) <= \<const0>\;
  ap_fifo_iarg_3_dout(8) <= \<const0>\;
  ap_fifo_iarg_3_dout(7) <= \<const0>\;
  ap_fifo_iarg_3_dout(6) <= \<const0>\;
  ap_fifo_iarg_3_dout(5) <= \<const0>\;
  ap_fifo_iarg_3_dout(4) <= \<const0>\;
  ap_fifo_iarg_3_dout(3) <= \<const0>\;
  ap_fifo_iarg_3_dout(2) <= \<const0>\;
  ap_fifo_iarg_3_dout(1) <= \<const0>\;
  ap_fifo_iarg_3_dout(0) <= \<const0>\;
  ap_fifo_iarg_3_empty_n <= \<const0>\;
  ap_fifo_iarg_4_dout(31) <= \<const0>\;
  ap_fifo_iarg_4_dout(30) <= \<const0>\;
  ap_fifo_iarg_4_dout(29) <= \<const0>\;
  ap_fifo_iarg_4_dout(28) <= \<const0>\;
  ap_fifo_iarg_4_dout(27) <= \<const0>\;
  ap_fifo_iarg_4_dout(26) <= \<const0>\;
  ap_fifo_iarg_4_dout(25) <= \<const0>\;
  ap_fifo_iarg_4_dout(24) <= \<const0>\;
  ap_fifo_iarg_4_dout(23) <= \<const0>\;
  ap_fifo_iarg_4_dout(22) <= \<const0>\;
  ap_fifo_iarg_4_dout(21) <= \<const0>\;
  ap_fifo_iarg_4_dout(20) <= \<const0>\;
  ap_fifo_iarg_4_dout(19) <= \<const0>\;
  ap_fifo_iarg_4_dout(18) <= \<const0>\;
  ap_fifo_iarg_4_dout(17) <= \<const0>\;
  ap_fifo_iarg_4_dout(16) <= \<const0>\;
  ap_fifo_iarg_4_dout(15) <= \<const0>\;
  ap_fifo_iarg_4_dout(14) <= \<const0>\;
  ap_fifo_iarg_4_dout(13) <= \<const0>\;
  ap_fifo_iarg_4_dout(12) <= \<const0>\;
  ap_fifo_iarg_4_dout(11) <= \<const0>\;
  ap_fifo_iarg_4_dout(10) <= \<const0>\;
  ap_fifo_iarg_4_dout(9) <= \<const0>\;
  ap_fifo_iarg_4_dout(8) <= \<const0>\;
  ap_fifo_iarg_4_dout(7) <= \<const0>\;
  ap_fifo_iarg_4_dout(6) <= \<const0>\;
  ap_fifo_iarg_4_dout(5) <= \<const0>\;
  ap_fifo_iarg_4_dout(4) <= \<const0>\;
  ap_fifo_iarg_4_dout(3) <= \<const0>\;
  ap_fifo_iarg_4_dout(2) <= \<const0>\;
  ap_fifo_iarg_4_dout(1) <= \<const0>\;
  ap_fifo_iarg_4_dout(0) <= \<const0>\;
  ap_fifo_iarg_4_empty_n <= \<const0>\;
  ap_fifo_iarg_5_dout(31) <= \<const0>\;
  ap_fifo_iarg_5_dout(30) <= \<const0>\;
  ap_fifo_iarg_5_dout(29) <= \<const0>\;
  ap_fifo_iarg_5_dout(28) <= \<const0>\;
  ap_fifo_iarg_5_dout(27) <= \<const0>\;
  ap_fifo_iarg_5_dout(26) <= \<const0>\;
  ap_fifo_iarg_5_dout(25) <= \<const0>\;
  ap_fifo_iarg_5_dout(24) <= \<const0>\;
  ap_fifo_iarg_5_dout(23) <= \<const0>\;
  ap_fifo_iarg_5_dout(22) <= \<const0>\;
  ap_fifo_iarg_5_dout(21) <= \<const0>\;
  ap_fifo_iarg_5_dout(20) <= \<const0>\;
  ap_fifo_iarg_5_dout(19) <= \<const0>\;
  ap_fifo_iarg_5_dout(18) <= \<const0>\;
  ap_fifo_iarg_5_dout(17) <= \<const0>\;
  ap_fifo_iarg_5_dout(16) <= \<const0>\;
  ap_fifo_iarg_5_dout(15) <= \<const0>\;
  ap_fifo_iarg_5_dout(14) <= \<const0>\;
  ap_fifo_iarg_5_dout(13) <= \<const0>\;
  ap_fifo_iarg_5_dout(12) <= \<const0>\;
  ap_fifo_iarg_5_dout(11) <= \<const0>\;
  ap_fifo_iarg_5_dout(10) <= \<const0>\;
  ap_fifo_iarg_5_dout(9) <= \<const0>\;
  ap_fifo_iarg_5_dout(8) <= \<const0>\;
  ap_fifo_iarg_5_dout(7) <= \<const0>\;
  ap_fifo_iarg_5_dout(6) <= \<const0>\;
  ap_fifo_iarg_5_dout(5) <= \<const0>\;
  ap_fifo_iarg_5_dout(4) <= \<const0>\;
  ap_fifo_iarg_5_dout(3) <= \<const0>\;
  ap_fifo_iarg_5_dout(2) <= \<const0>\;
  ap_fifo_iarg_5_dout(1) <= \<const0>\;
  ap_fifo_iarg_5_dout(0) <= \<const0>\;
  ap_fifo_iarg_5_empty_n <= \<const0>\;
  ap_fifo_iarg_6_dout(31) <= \<const0>\;
  ap_fifo_iarg_6_dout(30) <= \<const0>\;
  ap_fifo_iarg_6_dout(29) <= \<const0>\;
  ap_fifo_iarg_6_dout(28) <= \<const0>\;
  ap_fifo_iarg_6_dout(27) <= \<const0>\;
  ap_fifo_iarg_6_dout(26) <= \<const0>\;
  ap_fifo_iarg_6_dout(25) <= \<const0>\;
  ap_fifo_iarg_6_dout(24) <= \<const0>\;
  ap_fifo_iarg_6_dout(23) <= \<const0>\;
  ap_fifo_iarg_6_dout(22) <= \<const0>\;
  ap_fifo_iarg_6_dout(21) <= \<const0>\;
  ap_fifo_iarg_6_dout(20) <= \<const0>\;
  ap_fifo_iarg_6_dout(19) <= \<const0>\;
  ap_fifo_iarg_6_dout(18) <= \<const0>\;
  ap_fifo_iarg_6_dout(17) <= \<const0>\;
  ap_fifo_iarg_6_dout(16) <= \<const0>\;
  ap_fifo_iarg_6_dout(15) <= \<const0>\;
  ap_fifo_iarg_6_dout(14) <= \<const0>\;
  ap_fifo_iarg_6_dout(13) <= \<const0>\;
  ap_fifo_iarg_6_dout(12) <= \<const0>\;
  ap_fifo_iarg_6_dout(11) <= \<const0>\;
  ap_fifo_iarg_6_dout(10) <= \<const0>\;
  ap_fifo_iarg_6_dout(9) <= \<const0>\;
  ap_fifo_iarg_6_dout(8) <= \<const0>\;
  ap_fifo_iarg_6_dout(7) <= \<const0>\;
  ap_fifo_iarg_6_dout(6) <= \<const0>\;
  ap_fifo_iarg_6_dout(5) <= \<const0>\;
  ap_fifo_iarg_6_dout(4) <= \<const0>\;
  ap_fifo_iarg_6_dout(3) <= \<const0>\;
  ap_fifo_iarg_6_dout(2) <= \<const0>\;
  ap_fifo_iarg_6_dout(1) <= \<const0>\;
  ap_fifo_iarg_6_dout(0) <= \<const0>\;
  ap_fifo_iarg_6_empty_n <= \<const0>\;
  ap_fifo_iarg_7_dout(31) <= \<const0>\;
  ap_fifo_iarg_7_dout(30) <= \<const0>\;
  ap_fifo_iarg_7_dout(29) <= \<const0>\;
  ap_fifo_iarg_7_dout(28) <= \<const0>\;
  ap_fifo_iarg_7_dout(27) <= \<const0>\;
  ap_fifo_iarg_7_dout(26) <= \<const0>\;
  ap_fifo_iarg_7_dout(25) <= \<const0>\;
  ap_fifo_iarg_7_dout(24) <= \<const0>\;
  ap_fifo_iarg_7_dout(23) <= \<const0>\;
  ap_fifo_iarg_7_dout(22) <= \<const0>\;
  ap_fifo_iarg_7_dout(21) <= \<const0>\;
  ap_fifo_iarg_7_dout(20) <= \<const0>\;
  ap_fifo_iarg_7_dout(19) <= \<const0>\;
  ap_fifo_iarg_7_dout(18) <= \<const0>\;
  ap_fifo_iarg_7_dout(17) <= \<const0>\;
  ap_fifo_iarg_7_dout(16) <= \<const0>\;
  ap_fifo_iarg_7_dout(15) <= \<const0>\;
  ap_fifo_iarg_7_dout(14) <= \<const0>\;
  ap_fifo_iarg_7_dout(13) <= \<const0>\;
  ap_fifo_iarg_7_dout(12) <= \<const0>\;
  ap_fifo_iarg_7_dout(11) <= \<const0>\;
  ap_fifo_iarg_7_dout(10) <= \<const0>\;
  ap_fifo_iarg_7_dout(9) <= \<const0>\;
  ap_fifo_iarg_7_dout(8) <= \<const0>\;
  ap_fifo_iarg_7_dout(7) <= \<const0>\;
  ap_fifo_iarg_7_dout(6) <= \<const0>\;
  ap_fifo_iarg_7_dout(5) <= \<const0>\;
  ap_fifo_iarg_7_dout(4) <= \<const0>\;
  ap_fifo_iarg_7_dout(3) <= \<const0>\;
  ap_fifo_iarg_7_dout(2) <= \<const0>\;
  ap_fifo_iarg_7_dout(1) <= \<const0>\;
  ap_fifo_iarg_7_dout(0) <= \<const0>\;
  ap_fifo_iarg_7_empty_n <= \<const0>\;
  ap_fifo_oarg_1_full_n <= \<const0>\;
  ap_fifo_oarg_2_full_n <= \<const0>\;
  ap_fifo_oarg_3_full_n <= \<const0>\;
  ap_fifo_oarg_4_full_n <= \<const0>\;
  ap_fifo_oarg_5_full_n <= \<const0>\;
  ap_fifo_oarg_6_full_n <= \<const0>\;
  ap_fifo_oarg_7_full_n <= \<const0>\;
  ap_iarg_2_dout(63) <= \<const0>\;
  ap_iarg_2_dout(62) <= \<const0>\;
  ap_iarg_2_dout(61) <= \<const0>\;
  ap_iarg_2_dout(60) <= \<const0>\;
  ap_iarg_2_dout(59) <= \<const0>\;
  ap_iarg_2_dout(58) <= \<const0>\;
  ap_iarg_2_dout(57) <= \<const0>\;
  ap_iarg_2_dout(56) <= \<const0>\;
  ap_iarg_2_dout(55) <= \<const0>\;
  ap_iarg_2_dout(54) <= \<const0>\;
  ap_iarg_2_dout(53) <= \<const0>\;
  ap_iarg_2_dout(52) <= \<const0>\;
  ap_iarg_2_dout(51) <= \<const0>\;
  ap_iarg_2_dout(50) <= \<const0>\;
  ap_iarg_2_dout(49) <= \<const0>\;
  ap_iarg_2_dout(48) <= \<const0>\;
  ap_iarg_2_dout(47) <= \<const0>\;
  ap_iarg_2_dout(46) <= \<const0>\;
  ap_iarg_2_dout(45) <= \<const0>\;
  ap_iarg_2_dout(44) <= \<const0>\;
  ap_iarg_2_dout(43) <= \<const0>\;
  ap_iarg_2_dout(42) <= \<const0>\;
  ap_iarg_2_dout(41) <= \<const0>\;
  ap_iarg_2_dout(40) <= \<const0>\;
  ap_iarg_2_dout(39) <= \<const0>\;
  ap_iarg_2_dout(38) <= \<const0>\;
  ap_iarg_2_dout(37) <= \<const0>\;
  ap_iarg_2_dout(36) <= \<const0>\;
  ap_iarg_2_dout(35) <= \<const0>\;
  ap_iarg_2_dout(34) <= \<const0>\;
  ap_iarg_2_dout(33) <= \<const0>\;
  ap_iarg_2_dout(32) <= \<const0>\;
  ap_iarg_2_dout(31) <= \<const0>\;
  ap_iarg_2_dout(30) <= \<const0>\;
  ap_iarg_2_dout(29) <= \<const0>\;
  ap_iarg_2_dout(28) <= \<const0>\;
  ap_iarg_2_dout(27) <= \<const0>\;
  ap_iarg_2_dout(26) <= \<const0>\;
  ap_iarg_2_dout(25) <= \<const0>\;
  ap_iarg_2_dout(24) <= \<const0>\;
  ap_iarg_2_dout(23) <= \<const0>\;
  ap_iarg_2_dout(22) <= \<const0>\;
  ap_iarg_2_dout(21) <= \<const0>\;
  ap_iarg_2_dout(20) <= \<const0>\;
  ap_iarg_2_dout(19) <= \<const0>\;
  ap_iarg_2_dout(18) <= \<const0>\;
  ap_iarg_2_dout(17) <= \<const0>\;
  ap_iarg_2_dout(16) <= \<const0>\;
  ap_iarg_2_dout(15) <= \<const0>\;
  ap_iarg_2_dout(14) <= \<const0>\;
  ap_iarg_2_dout(13) <= \<const0>\;
  ap_iarg_2_dout(12) <= \<const0>\;
  ap_iarg_2_dout(11) <= \<const0>\;
  ap_iarg_2_dout(10) <= \<const0>\;
  ap_iarg_2_dout(9) <= \<const0>\;
  ap_iarg_2_dout(8) <= \<const0>\;
  ap_iarg_2_dout(7) <= \<const0>\;
  ap_iarg_2_dout(6) <= \<const0>\;
  ap_iarg_2_dout(5) <= \<const0>\;
  ap_iarg_2_dout(4) <= \<const0>\;
  ap_iarg_2_dout(3) <= \<const0>\;
  ap_iarg_2_dout(2) <= \<const0>\;
  ap_iarg_2_dout(1) <= \<const0>\;
  ap_iarg_2_dout(0) <= \<const0>\;
  ap_iarg_3_dout(31) <= \<const0>\;
  ap_iarg_3_dout(30) <= \<const0>\;
  ap_iarg_3_dout(29) <= \<const0>\;
  ap_iarg_3_dout(28) <= \<const0>\;
  ap_iarg_3_dout(27) <= \<const0>\;
  ap_iarg_3_dout(26) <= \<const0>\;
  ap_iarg_3_dout(25) <= \<const0>\;
  ap_iarg_3_dout(24) <= \<const0>\;
  ap_iarg_3_dout(23) <= \<const0>\;
  ap_iarg_3_dout(22) <= \<const0>\;
  ap_iarg_3_dout(21) <= \<const0>\;
  ap_iarg_3_dout(20) <= \<const0>\;
  ap_iarg_3_dout(19) <= \<const0>\;
  ap_iarg_3_dout(18) <= \<const0>\;
  ap_iarg_3_dout(17) <= \<const0>\;
  ap_iarg_3_dout(16) <= \<const0>\;
  ap_iarg_3_dout(15) <= \<const0>\;
  ap_iarg_3_dout(14) <= \<const0>\;
  ap_iarg_3_dout(13) <= \<const0>\;
  ap_iarg_3_dout(12) <= \<const0>\;
  ap_iarg_3_dout(11) <= \<const0>\;
  ap_iarg_3_dout(10) <= \<const0>\;
  ap_iarg_3_dout(9) <= \<const0>\;
  ap_iarg_3_dout(8) <= \<const0>\;
  ap_iarg_3_dout(7) <= \<const0>\;
  ap_iarg_3_dout(6) <= \<const0>\;
  ap_iarg_3_dout(5) <= \<const0>\;
  ap_iarg_3_dout(4) <= \<const0>\;
  ap_iarg_3_dout(3) <= \<const0>\;
  ap_iarg_3_dout(2) <= \<const0>\;
  ap_iarg_3_dout(1) <= \<const0>\;
  ap_iarg_3_dout(0) <= \<const0>\;
  ap_iarg_4_dout(31) <= \<const0>\;
  ap_iarg_4_dout(30) <= \<const0>\;
  ap_iarg_4_dout(29) <= \<const0>\;
  ap_iarg_4_dout(28) <= \<const0>\;
  ap_iarg_4_dout(27) <= \<const0>\;
  ap_iarg_4_dout(26) <= \<const0>\;
  ap_iarg_4_dout(25) <= \<const0>\;
  ap_iarg_4_dout(24) <= \<const0>\;
  ap_iarg_4_dout(23) <= \<const0>\;
  ap_iarg_4_dout(22) <= \<const0>\;
  ap_iarg_4_dout(21) <= \<const0>\;
  ap_iarg_4_dout(20) <= \<const0>\;
  ap_iarg_4_dout(19) <= \<const0>\;
  ap_iarg_4_dout(18) <= \<const0>\;
  ap_iarg_4_dout(17) <= \<const0>\;
  ap_iarg_4_dout(16) <= \<const0>\;
  ap_iarg_4_dout(15) <= \<const0>\;
  ap_iarg_4_dout(14) <= \<const0>\;
  ap_iarg_4_dout(13) <= \<const0>\;
  ap_iarg_4_dout(12) <= \<const0>\;
  ap_iarg_4_dout(11) <= \<const0>\;
  ap_iarg_4_dout(10) <= \<const0>\;
  ap_iarg_4_dout(9) <= \<const0>\;
  ap_iarg_4_dout(8) <= \<const0>\;
  ap_iarg_4_dout(7) <= \<const0>\;
  ap_iarg_4_dout(6) <= \<const0>\;
  ap_iarg_4_dout(5) <= \<const0>\;
  ap_iarg_4_dout(4) <= \<const0>\;
  ap_iarg_4_dout(3) <= \<const0>\;
  ap_iarg_4_dout(2) <= \<const0>\;
  ap_iarg_4_dout(1) <= \<const0>\;
  ap_iarg_4_dout(0) <= \<const0>\;
  ap_iarg_5_dout(31) <= \<const0>\;
  ap_iarg_5_dout(30) <= \<const0>\;
  ap_iarg_5_dout(29) <= \<const0>\;
  ap_iarg_5_dout(28) <= \<const0>\;
  ap_iarg_5_dout(27) <= \<const0>\;
  ap_iarg_5_dout(26) <= \<const0>\;
  ap_iarg_5_dout(25) <= \<const0>\;
  ap_iarg_5_dout(24) <= \<const0>\;
  ap_iarg_5_dout(23) <= \<const0>\;
  ap_iarg_5_dout(22) <= \<const0>\;
  ap_iarg_5_dout(21) <= \<const0>\;
  ap_iarg_5_dout(20) <= \<const0>\;
  ap_iarg_5_dout(19) <= \<const0>\;
  ap_iarg_5_dout(18) <= \<const0>\;
  ap_iarg_5_dout(17) <= \<const0>\;
  ap_iarg_5_dout(16) <= \<const0>\;
  ap_iarg_5_dout(15) <= \<const0>\;
  ap_iarg_5_dout(14) <= \<const0>\;
  ap_iarg_5_dout(13) <= \<const0>\;
  ap_iarg_5_dout(12) <= \<const0>\;
  ap_iarg_5_dout(11) <= \<const0>\;
  ap_iarg_5_dout(10) <= \<const0>\;
  ap_iarg_5_dout(9) <= \<const0>\;
  ap_iarg_5_dout(8) <= \<const0>\;
  ap_iarg_5_dout(7) <= \<const0>\;
  ap_iarg_5_dout(6) <= \<const0>\;
  ap_iarg_5_dout(5) <= \<const0>\;
  ap_iarg_5_dout(4) <= \<const0>\;
  ap_iarg_5_dout(3) <= \<const0>\;
  ap_iarg_5_dout(2) <= \<const0>\;
  ap_iarg_5_dout(1) <= \<const0>\;
  ap_iarg_5_dout(0) <= \<const0>\;
  ap_iarg_6_dout(31) <= \<const0>\;
  ap_iarg_6_dout(30) <= \<const0>\;
  ap_iarg_6_dout(29) <= \<const0>\;
  ap_iarg_6_dout(28) <= \<const0>\;
  ap_iarg_6_dout(27) <= \<const0>\;
  ap_iarg_6_dout(26) <= \<const0>\;
  ap_iarg_6_dout(25) <= \<const0>\;
  ap_iarg_6_dout(24) <= \<const0>\;
  ap_iarg_6_dout(23) <= \<const0>\;
  ap_iarg_6_dout(22) <= \<const0>\;
  ap_iarg_6_dout(21) <= \<const0>\;
  ap_iarg_6_dout(20) <= \<const0>\;
  ap_iarg_6_dout(19) <= \<const0>\;
  ap_iarg_6_dout(18) <= \<const0>\;
  ap_iarg_6_dout(17) <= \<const0>\;
  ap_iarg_6_dout(16) <= \<const0>\;
  ap_iarg_6_dout(15) <= \<const0>\;
  ap_iarg_6_dout(14) <= \<const0>\;
  ap_iarg_6_dout(13) <= \<const0>\;
  ap_iarg_6_dout(12) <= \<const0>\;
  ap_iarg_6_dout(11) <= \<const0>\;
  ap_iarg_6_dout(10) <= \<const0>\;
  ap_iarg_6_dout(9) <= \<const0>\;
  ap_iarg_6_dout(8) <= \<const0>\;
  ap_iarg_6_dout(7) <= \<const0>\;
  ap_iarg_6_dout(6) <= \<const0>\;
  ap_iarg_6_dout(5) <= \<const0>\;
  ap_iarg_6_dout(4) <= \<const0>\;
  ap_iarg_6_dout(3) <= \<const0>\;
  ap_iarg_6_dout(2) <= \<const0>\;
  ap_iarg_6_dout(1) <= \<const0>\;
  ap_iarg_6_dout(0) <= \<const0>\;
  ap_iarg_7_dout(31) <= \<const0>\;
  ap_iarg_7_dout(30) <= \<const0>\;
  ap_iarg_7_dout(29) <= \<const0>\;
  ap_iarg_7_dout(28) <= \<const0>\;
  ap_iarg_7_dout(27) <= \<const0>\;
  ap_iarg_7_dout(26) <= \<const0>\;
  ap_iarg_7_dout(25) <= \<const0>\;
  ap_iarg_7_dout(24) <= \<const0>\;
  ap_iarg_7_dout(23) <= \<const0>\;
  ap_iarg_7_dout(22) <= \<const0>\;
  ap_iarg_7_dout(21) <= \<const0>\;
  ap_iarg_7_dout(20) <= \<const0>\;
  ap_iarg_7_dout(19) <= \<const0>\;
  ap_iarg_7_dout(18) <= \<const0>\;
  ap_iarg_7_dout(17) <= \<const0>\;
  ap_iarg_7_dout(16) <= \<const0>\;
  ap_iarg_7_dout(15) <= \<const0>\;
  ap_iarg_7_dout(14) <= \<const0>\;
  ap_iarg_7_dout(13) <= \<const0>\;
  ap_iarg_7_dout(12) <= \<const0>\;
  ap_iarg_7_dout(11) <= \<const0>\;
  ap_iarg_7_dout(10) <= \<const0>\;
  ap_iarg_7_dout(9) <= \<const0>\;
  ap_iarg_7_dout(8) <= \<const0>\;
  ap_iarg_7_dout(7) <= \<const0>\;
  ap_iarg_7_dout(6) <= \<const0>\;
  ap_iarg_7_dout(5) <= \<const0>\;
  ap_iarg_7_dout(4) <= \<const0>\;
  ap_iarg_7_dout(3) <= \<const0>\;
  ap_iarg_7_dout(2) <= \<const0>\;
  ap_iarg_7_dout(1) <= \<const0>\;
  ap_iarg_7_dout(0) <= \<const0>\;
  ap_iscalar_0_dout(31) <= \<const0>\;
  ap_iscalar_0_dout(30) <= \<const0>\;
  ap_iscalar_0_dout(29) <= \<const0>\;
  ap_iscalar_0_dout(28) <= \<const0>\;
  ap_iscalar_0_dout(27) <= \<const0>\;
  ap_iscalar_0_dout(26) <= \<const0>\;
  ap_iscalar_0_dout(25) <= \<const0>\;
  ap_iscalar_0_dout(24) <= \<const0>\;
  ap_iscalar_0_dout(23) <= \<const0>\;
  ap_iscalar_0_dout(22) <= \<const0>\;
  ap_iscalar_0_dout(21) <= \<const0>\;
  ap_iscalar_0_dout(20) <= \<const0>\;
  ap_iscalar_0_dout(19) <= \<const0>\;
  ap_iscalar_0_dout(18) <= \<const0>\;
  ap_iscalar_0_dout(17) <= \<const0>\;
  ap_iscalar_0_dout(16) <= \<const0>\;
  ap_iscalar_0_dout(15) <= \<const0>\;
  ap_iscalar_0_dout(14) <= \<const0>\;
  ap_iscalar_0_dout(13) <= \<const0>\;
  ap_iscalar_0_dout(12) <= \<const0>\;
  ap_iscalar_0_dout(11) <= \<const0>\;
  ap_iscalar_0_dout(10) <= \<const0>\;
  ap_iscalar_0_dout(9) <= \<const0>\;
  ap_iscalar_0_dout(8) <= \<const0>\;
  ap_iscalar_0_dout(7) <= \<const0>\;
  ap_iscalar_0_dout(6) <= \<const0>\;
  ap_iscalar_0_dout(5) <= \<const0>\;
  ap_iscalar_0_dout(4) <= \<const0>\;
  ap_iscalar_0_dout(3) <= \<const0>\;
  ap_iscalar_0_dout(2) <= \<const0>\;
  ap_iscalar_0_dout(1) <= \<const0>\;
  ap_iscalar_0_dout(0) <= \<const0>\;
  ap_iscalar_0_vld <= \<const0>\;
  ap_iscalar_10_dout(31) <= \<const0>\;
  ap_iscalar_10_dout(30) <= \<const0>\;
  ap_iscalar_10_dout(29) <= \<const0>\;
  ap_iscalar_10_dout(28) <= \<const0>\;
  ap_iscalar_10_dout(27) <= \<const0>\;
  ap_iscalar_10_dout(26) <= \<const0>\;
  ap_iscalar_10_dout(25) <= \<const0>\;
  ap_iscalar_10_dout(24) <= \<const0>\;
  ap_iscalar_10_dout(23) <= \<const0>\;
  ap_iscalar_10_dout(22) <= \<const0>\;
  ap_iscalar_10_dout(21) <= \<const0>\;
  ap_iscalar_10_dout(20) <= \<const0>\;
  ap_iscalar_10_dout(19) <= \<const0>\;
  ap_iscalar_10_dout(18) <= \<const0>\;
  ap_iscalar_10_dout(17) <= \<const0>\;
  ap_iscalar_10_dout(16) <= \<const0>\;
  ap_iscalar_10_dout(15) <= \<const0>\;
  ap_iscalar_10_dout(14) <= \<const0>\;
  ap_iscalar_10_dout(13) <= \<const0>\;
  ap_iscalar_10_dout(12) <= \<const0>\;
  ap_iscalar_10_dout(11) <= \<const0>\;
  ap_iscalar_10_dout(10) <= \<const0>\;
  ap_iscalar_10_dout(9) <= \<const0>\;
  ap_iscalar_10_dout(8) <= \<const0>\;
  ap_iscalar_10_dout(7) <= \<const0>\;
  ap_iscalar_10_dout(6) <= \<const0>\;
  ap_iscalar_10_dout(5) <= \<const0>\;
  ap_iscalar_10_dout(4) <= \<const0>\;
  ap_iscalar_10_dout(3) <= \<const0>\;
  ap_iscalar_10_dout(2) <= \<const0>\;
  ap_iscalar_10_dout(1) <= \<const0>\;
  ap_iscalar_10_dout(0) <= \<const0>\;
  ap_iscalar_10_vld <= \<const0>\;
  ap_iscalar_11_dout(31) <= \<const0>\;
  ap_iscalar_11_dout(30) <= \<const0>\;
  ap_iscalar_11_dout(29) <= \<const0>\;
  ap_iscalar_11_dout(28) <= \<const0>\;
  ap_iscalar_11_dout(27) <= \<const0>\;
  ap_iscalar_11_dout(26) <= \<const0>\;
  ap_iscalar_11_dout(25) <= \<const0>\;
  ap_iscalar_11_dout(24) <= \<const0>\;
  ap_iscalar_11_dout(23) <= \<const0>\;
  ap_iscalar_11_dout(22) <= \<const0>\;
  ap_iscalar_11_dout(21) <= \<const0>\;
  ap_iscalar_11_dout(20) <= \<const0>\;
  ap_iscalar_11_dout(19) <= \<const0>\;
  ap_iscalar_11_dout(18) <= \<const0>\;
  ap_iscalar_11_dout(17) <= \<const0>\;
  ap_iscalar_11_dout(16) <= \<const0>\;
  ap_iscalar_11_dout(15) <= \<const0>\;
  ap_iscalar_11_dout(14) <= \<const0>\;
  ap_iscalar_11_dout(13) <= \<const0>\;
  ap_iscalar_11_dout(12) <= \<const0>\;
  ap_iscalar_11_dout(11) <= \<const0>\;
  ap_iscalar_11_dout(10) <= \<const0>\;
  ap_iscalar_11_dout(9) <= \<const0>\;
  ap_iscalar_11_dout(8) <= \<const0>\;
  ap_iscalar_11_dout(7) <= \<const0>\;
  ap_iscalar_11_dout(6) <= \<const0>\;
  ap_iscalar_11_dout(5) <= \<const0>\;
  ap_iscalar_11_dout(4) <= \<const0>\;
  ap_iscalar_11_dout(3) <= \<const0>\;
  ap_iscalar_11_dout(2) <= \<const0>\;
  ap_iscalar_11_dout(1) <= \<const0>\;
  ap_iscalar_11_dout(0) <= \<const0>\;
  ap_iscalar_11_vld <= \<const0>\;
  ap_iscalar_12_dout(31) <= \<const0>\;
  ap_iscalar_12_dout(30) <= \<const0>\;
  ap_iscalar_12_dout(29) <= \<const0>\;
  ap_iscalar_12_dout(28) <= \<const0>\;
  ap_iscalar_12_dout(27) <= \<const0>\;
  ap_iscalar_12_dout(26) <= \<const0>\;
  ap_iscalar_12_dout(25) <= \<const0>\;
  ap_iscalar_12_dout(24) <= \<const0>\;
  ap_iscalar_12_dout(23) <= \<const0>\;
  ap_iscalar_12_dout(22) <= \<const0>\;
  ap_iscalar_12_dout(21) <= \<const0>\;
  ap_iscalar_12_dout(20) <= \<const0>\;
  ap_iscalar_12_dout(19) <= \<const0>\;
  ap_iscalar_12_dout(18) <= \<const0>\;
  ap_iscalar_12_dout(17) <= \<const0>\;
  ap_iscalar_12_dout(16) <= \<const0>\;
  ap_iscalar_12_dout(15) <= \<const0>\;
  ap_iscalar_12_dout(14) <= \<const0>\;
  ap_iscalar_12_dout(13) <= \<const0>\;
  ap_iscalar_12_dout(12) <= \<const0>\;
  ap_iscalar_12_dout(11) <= \<const0>\;
  ap_iscalar_12_dout(10) <= \<const0>\;
  ap_iscalar_12_dout(9) <= \<const0>\;
  ap_iscalar_12_dout(8) <= \<const0>\;
  ap_iscalar_12_dout(7) <= \<const0>\;
  ap_iscalar_12_dout(6) <= \<const0>\;
  ap_iscalar_12_dout(5) <= \<const0>\;
  ap_iscalar_12_dout(4) <= \<const0>\;
  ap_iscalar_12_dout(3) <= \<const0>\;
  ap_iscalar_12_dout(2) <= \<const0>\;
  ap_iscalar_12_dout(1) <= \<const0>\;
  ap_iscalar_12_dout(0) <= \<const0>\;
  ap_iscalar_12_vld <= \<const0>\;
  ap_iscalar_13_dout(31) <= \<const0>\;
  ap_iscalar_13_dout(30) <= \<const0>\;
  ap_iscalar_13_dout(29) <= \<const0>\;
  ap_iscalar_13_dout(28) <= \<const0>\;
  ap_iscalar_13_dout(27) <= \<const0>\;
  ap_iscalar_13_dout(26) <= \<const0>\;
  ap_iscalar_13_dout(25) <= \<const0>\;
  ap_iscalar_13_dout(24) <= \<const0>\;
  ap_iscalar_13_dout(23) <= \<const0>\;
  ap_iscalar_13_dout(22) <= \<const0>\;
  ap_iscalar_13_dout(21) <= \<const0>\;
  ap_iscalar_13_dout(20) <= \<const0>\;
  ap_iscalar_13_dout(19) <= \<const0>\;
  ap_iscalar_13_dout(18) <= \<const0>\;
  ap_iscalar_13_dout(17) <= \<const0>\;
  ap_iscalar_13_dout(16) <= \<const0>\;
  ap_iscalar_13_dout(15) <= \<const0>\;
  ap_iscalar_13_dout(14) <= \<const0>\;
  ap_iscalar_13_dout(13) <= \<const0>\;
  ap_iscalar_13_dout(12) <= \<const0>\;
  ap_iscalar_13_dout(11) <= \<const0>\;
  ap_iscalar_13_dout(10) <= \<const0>\;
  ap_iscalar_13_dout(9) <= \<const0>\;
  ap_iscalar_13_dout(8) <= \<const0>\;
  ap_iscalar_13_dout(7) <= \<const0>\;
  ap_iscalar_13_dout(6) <= \<const0>\;
  ap_iscalar_13_dout(5) <= \<const0>\;
  ap_iscalar_13_dout(4) <= \<const0>\;
  ap_iscalar_13_dout(3) <= \<const0>\;
  ap_iscalar_13_dout(2) <= \<const0>\;
  ap_iscalar_13_dout(1) <= \<const0>\;
  ap_iscalar_13_dout(0) <= \<const0>\;
  ap_iscalar_13_vld <= \<const0>\;
  ap_iscalar_14_dout(31) <= \<const0>\;
  ap_iscalar_14_dout(30) <= \<const0>\;
  ap_iscalar_14_dout(29) <= \<const0>\;
  ap_iscalar_14_dout(28) <= \<const0>\;
  ap_iscalar_14_dout(27) <= \<const0>\;
  ap_iscalar_14_dout(26) <= \<const0>\;
  ap_iscalar_14_dout(25) <= \<const0>\;
  ap_iscalar_14_dout(24) <= \<const0>\;
  ap_iscalar_14_dout(23) <= \<const0>\;
  ap_iscalar_14_dout(22) <= \<const0>\;
  ap_iscalar_14_dout(21) <= \<const0>\;
  ap_iscalar_14_dout(20) <= \<const0>\;
  ap_iscalar_14_dout(19) <= \<const0>\;
  ap_iscalar_14_dout(18) <= \<const0>\;
  ap_iscalar_14_dout(17) <= \<const0>\;
  ap_iscalar_14_dout(16) <= \<const0>\;
  ap_iscalar_14_dout(15) <= \<const0>\;
  ap_iscalar_14_dout(14) <= \<const0>\;
  ap_iscalar_14_dout(13) <= \<const0>\;
  ap_iscalar_14_dout(12) <= \<const0>\;
  ap_iscalar_14_dout(11) <= \<const0>\;
  ap_iscalar_14_dout(10) <= \<const0>\;
  ap_iscalar_14_dout(9) <= \<const0>\;
  ap_iscalar_14_dout(8) <= \<const0>\;
  ap_iscalar_14_dout(7) <= \<const0>\;
  ap_iscalar_14_dout(6) <= \<const0>\;
  ap_iscalar_14_dout(5) <= \<const0>\;
  ap_iscalar_14_dout(4) <= \<const0>\;
  ap_iscalar_14_dout(3) <= \<const0>\;
  ap_iscalar_14_dout(2) <= \<const0>\;
  ap_iscalar_14_dout(1) <= \<const0>\;
  ap_iscalar_14_dout(0) <= \<const0>\;
  ap_iscalar_14_vld <= \<const0>\;
  ap_iscalar_15_dout(31) <= \<const0>\;
  ap_iscalar_15_dout(30) <= \<const0>\;
  ap_iscalar_15_dout(29) <= \<const0>\;
  ap_iscalar_15_dout(28) <= \<const0>\;
  ap_iscalar_15_dout(27) <= \<const0>\;
  ap_iscalar_15_dout(26) <= \<const0>\;
  ap_iscalar_15_dout(25) <= \<const0>\;
  ap_iscalar_15_dout(24) <= \<const0>\;
  ap_iscalar_15_dout(23) <= \<const0>\;
  ap_iscalar_15_dout(22) <= \<const0>\;
  ap_iscalar_15_dout(21) <= \<const0>\;
  ap_iscalar_15_dout(20) <= \<const0>\;
  ap_iscalar_15_dout(19) <= \<const0>\;
  ap_iscalar_15_dout(18) <= \<const0>\;
  ap_iscalar_15_dout(17) <= \<const0>\;
  ap_iscalar_15_dout(16) <= \<const0>\;
  ap_iscalar_15_dout(15) <= \<const0>\;
  ap_iscalar_15_dout(14) <= \<const0>\;
  ap_iscalar_15_dout(13) <= \<const0>\;
  ap_iscalar_15_dout(12) <= \<const0>\;
  ap_iscalar_15_dout(11) <= \<const0>\;
  ap_iscalar_15_dout(10) <= \<const0>\;
  ap_iscalar_15_dout(9) <= \<const0>\;
  ap_iscalar_15_dout(8) <= \<const0>\;
  ap_iscalar_15_dout(7) <= \<const0>\;
  ap_iscalar_15_dout(6) <= \<const0>\;
  ap_iscalar_15_dout(5) <= \<const0>\;
  ap_iscalar_15_dout(4) <= \<const0>\;
  ap_iscalar_15_dout(3) <= \<const0>\;
  ap_iscalar_15_dout(2) <= \<const0>\;
  ap_iscalar_15_dout(1) <= \<const0>\;
  ap_iscalar_15_dout(0) <= \<const0>\;
  ap_iscalar_15_vld <= \<const0>\;
  ap_iscalar_1_dout(31) <= \<const0>\;
  ap_iscalar_1_dout(30) <= \<const0>\;
  ap_iscalar_1_dout(29) <= \<const0>\;
  ap_iscalar_1_dout(28) <= \<const0>\;
  ap_iscalar_1_dout(27) <= \<const0>\;
  ap_iscalar_1_dout(26) <= \<const0>\;
  ap_iscalar_1_dout(25) <= \<const0>\;
  ap_iscalar_1_dout(24) <= \<const0>\;
  ap_iscalar_1_dout(23) <= \<const0>\;
  ap_iscalar_1_dout(22) <= \<const0>\;
  ap_iscalar_1_dout(21) <= \<const0>\;
  ap_iscalar_1_dout(20) <= \<const0>\;
  ap_iscalar_1_dout(19) <= \<const0>\;
  ap_iscalar_1_dout(18) <= \<const0>\;
  ap_iscalar_1_dout(17) <= \<const0>\;
  ap_iscalar_1_dout(16) <= \<const0>\;
  ap_iscalar_1_dout(15) <= \<const0>\;
  ap_iscalar_1_dout(14) <= \<const0>\;
  ap_iscalar_1_dout(13) <= \<const0>\;
  ap_iscalar_1_dout(12) <= \<const0>\;
  ap_iscalar_1_dout(11) <= \<const0>\;
  ap_iscalar_1_dout(10) <= \<const0>\;
  ap_iscalar_1_dout(9) <= \<const0>\;
  ap_iscalar_1_dout(8) <= \<const0>\;
  ap_iscalar_1_dout(7) <= \<const0>\;
  ap_iscalar_1_dout(6) <= \<const0>\;
  ap_iscalar_1_dout(5) <= \<const0>\;
  ap_iscalar_1_dout(4) <= \<const0>\;
  ap_iscalar_1_dout(3) <= \<const0>\;
  ap_iscalar_1_dout(2) <= \<const0>\;
  ap_iscalar_1_dout(1) <= \<const0>\;
  ap_iscalar_1_dout(0) <= \<const0>\;
  ap_iscalar_1_vld <= \<const0>\;
  ap_iscalar_2_dout(31) <= \<const0>\;
  ap_iscalar_2_dout(30) <= \<const0>\;
  ap_iscalar_2_dout(29) <= \<const0>\;
  ap_iscalar_2_dout(28) <= \<const0>\;
  ap_iscalar_2_dout(27) <= \<const0>\;
  ap_iscalar_2_dout(26) <= \<const0>\;
  ap_iscalar_2_dout(25) <= \<const0>\;
  ap_iscalar_2_dout(24) <= \<const0>\;
  ap_iscalar_2_dout(23) <= \<const0>\;
  ap_iscalar_2_dout(22) <= \<const0>\;
  ap_iscalar_2_dout(21) <= \<const0>\;
  ap_iscalar_2_dout(20) <= \<const0>\;
  ap_iscalar_2_dout(19) <= \<const0>\;
  ap_iscalar_2_dout(18) <= \<const0>\;
  ap_iscalar_2_dout(17) <= \<const0>\;
  ap_iscalar_2_dout(16) <= \<const0>\;
  ap_iscalar_2_dout(15) <= \<const0>\;
  ap_iscalar_2_dout(14) <= \<const0>\;
  ap_iscalar_2_dout(13) <= \<const0>\;
  ap_iscalar_2_dout(12) <= \<const0>\;
  ap_iscalar_2_dout(11) <= \<const0>\;
  ap_iscalar_2_dout(10) <= \<const0>\;
  ap_iscalar_2_dout(9) <= \<const0>\;
  ap_iscalar_2_dout(8) <= \<const0>\;
  ap_iscalar_2_dout(7) <= \<const0>\;
  ap_iscalar_2_dout(6) <= \<const0>\;
  ap_iscalar_2_dout(5) <= \<const0>\;
  ap_iscalar_2_dout(4) <= \<const0>\;
  ap_iscalar_2_dout(3) <= \<const0>\;
  ap_iscalar_2_dout(2) <= \<const0>\;
  ap_iscalar_2_dout(1) <= \<const0>\;
  ap_iscalar_2_dout(0) <= \<const0>\;
  ap_iscalar_2_vld <= \<const0>\;
  ap_iscalar_3_dout(31) <= \<const0>\;
  ap_iscalar_3_dout(30) <= \<const0>\;
  ap_iscalar_3_dout(29) <= \<const0>\;
  ap_iscalar_3_dout(28) <= \<const0>\;
  ap_iscalar_3_dout(27) <= \<const0>\;
  ap_iscalar_3_dout(26) <= \<const0>\;
  ap_iscalar_3_dout(25) <= \<const0>\;
  ap_iscalar_3_dout(24) <= \<const0>\;
  ap_iscalar_3_dout(23) <= \<const0>\;
  ap_iscalar_3_dout(22) <= \<const0>\;
  ap_iscalar_3_dout(21) <= \<const0>\;
  ap_iscalar_3_dout(20) <= \<const0>\;
  ap_iscalar_3_dout(19) <= \<const0>\;
  ap_iscalar_3_dout(18) <= \<const0>\;
  ap_iscalar_3_dout(17) <= \<const0>\;
  ap_iscalar_3_dout(16) <= \<const0>\;
  ap_iscalar_3_dout(15) <= \<const0>\;
  ap_iscalar_3_dout(14) <= \<const0>\;
  ap_iscalar_3_dout(13) <= \<const0>\;
  ap_iscalar_3_dout(12) <= \<const0>\;
  ap_iscalar_3_dout(11) <= \<const0>\;
  ap_iscalar_3_dout(10) <= \<const0>\;
  ap_iscalar_3_dout(9) <= \<const0>\;
  ap_iscalar_3_dout(8) <= \<const0>\;
  ap_iscalar_3_dout(7) <= \<const0>\;
  ap_iscalar_3_dout(6) <= \<const0>\;
  ap_iscalar_3_dout(5) <= \<const0>\;
  ap_iscalar_3_dout(4) <= \<const0>\;
  ap_iscalar_3_dout(3) <= \<const0>\;
  ap_iscalar_3_dout(2) <= \<const0>\;
  ap_iscalar_3_dout(1) <= \<const0>\;
  ap_iscalar_3_dout(0) <= \<const0>\;
  ap_iscalar_3_vld <= \<const0>\;
  ap_iscalar_4_dout(31) <= \<const0>\;
  ap_iscalar_4_dout(30) <= \<const0>\;
  ap_iscalar_4_dout(29) <= \<const0>\;
  ap_iscalar_4_dout(28) <= \<const0>\;
  ap_iscalar_4_dout(27) <= \<const0>\;
  ap_iscalar_4_dout(26) <= \<const0>\;
  ap_iscalar_4_dout(25) <= \<const0>\;
  ap_iscalar_4_dout(24) <= \<const0>\;
  ap_iscalar_4_dout(23) <= \<const0>\;
  ap_iscalar_4_dout(22) <= \<const0>\;
  ap_iscalar_4_dout(21) <= \<const0>\;
  ap_iscalar_4_dout(20) <= \<const0>\;
  ap_iscalar_4_dout(19) <= \<const0>\;
  ap_iscalar_4_dout(18) <= \<const0>\;
  ap_iscalar_4_dout(17) <= \<const0>\;
  ap_iscalar_4_dout(16) <= \<const0>\;
  ap_iscalar_4_dout(15) <= \<const0>\;
  ap_iscalar_4_dout(14) <= \<const0>\;
  ap_iscalar_4_dout(13) <= \<const0>\;
  ap_iscalar_4_dout(12) <= \<const0>\;
  ap_iscalar_4_dout(11) <= \<const0>\;
  ap_iscalar_4_dout(10) <= \<const0>\;
  ap_iscalar_4_dout(9) <= \<const0>\;
  ap_iscalar_4_dout(8) <= \<const0>\;
  ap_iscalar_4_dout(7) <= \<const0>\;
  ap_iscalar_4_dout(6) <= \<const0>\;
  ap_iscalar_4_dout(5) <= \<const0>\;
  ap_iscalar_4_dout(4) <= \<const0>\;
  ap_iscalar_4_dout(3) <= \<const0>\;
  ap_iscalar_4_dout(2) <= \<const0>\;
  ap_iscalar_4_dout(1) <= \<const0>\;
  ap_iscalar_4_dout(0) <= \<const0>\;
  ap_iscalar_4_vld <= \<const0>\;
  ap_iscalar_5_dout(31) <= \<const0>\;
  ap_iscalar_5_dout(30) <= \<const0>\;
  ap_iscalar_5_dout(29) <= \<const0>\;
  ap_iscalar_5_dout(28) <= \<const0>\;
  ap_iscalar_5_dout(27) <= \<const0>\;
  ap_iscalar_5_dout(26) <= \<const0>\;
  ap_iscalar_5_dout(25) <= \<const0>\;
  ap_iscalar_5_dout(24) <= \<const0>\;
  ap_iscalar_5_dout(23) <= \<const0>\;
  ap_iscalar_5_dout(22) <= \<const0>\;
  ap_iscalar_5_dout(21) <= \<const0>\;
  ap_iscalar_5_dout(20) <= \<const0>\;
  ap_iscalar_5_dout(19) <= \<const0>\;
  ap_iscalar_5_dout(18) <= \<const0>\;
  ap_iscalar_5_dout(17) <= \<const0>\;
  ap_iscalar_5_dout(16) <= \<const0>\;
  ap_iscalar_5_dout(15) <= \<const0>\;
  ap_iscalar_5_dout(14) <= \<const0>\;
  ap_iscalar_5_dout(13) <= \<const0>\;
  ap_iscalar_5_dout(12) <= \<const0>\;
  ap_iscalar_5_dout(11) <= \<const0>\;
  ap_iscalar_5_dout(10) <= \<const0>\;
  ap_iscalar_5_dout(9) <= \<const0>\;
  ap_iscalar_5_dout(8) <= \<const0>\;
  ap_iscalar_5_dout(7) <= \<const0>\;
  ap_iscalar_5_dout(6) <= \<const0>\;
  ap_iscalar_5_dout(5) <= \<const0>\;
  ap_iscalar_5_dout(4) <= \<const0>\;
  ap_iscalar_5_dout(3) <= \<const0>\;
  ap_iscalar_5_dout(2) <= \<const0>\;
  ap_iscalar_5_dout(1) <= \<const0>\;
  ap_iscalar_5_dout(0) <= \<const0>\;
  ap_iscalar_5_vld <= \<const0>\;
  ap_iscalar_6_dout(31) <= \<const0>\;
  ap_iscalar_6_dout(30) <= \<const0>\;
  ap_iscalar_6_dout(29) <= \<const0>\;
  ap_iscalar_6_dout(28) <= \<const0>\;
  ap_iscalar_6_dout(27) <= \<const0>\;
  ap_iscalar_6_dout(26) <= \<const0>\;
  ap_iscalar_6_dout(25) <= \<const0>\;
  ap_iscalar_6_dout(24) <= \<const0>\;
  ap_iscalar_6_dout(23) <= \<const0>\;
  ap_iscalar_6_dout(22) <= \<const0>\;
  ap_iscalar_6_dout(21) <= \<const0>\;
  ap_iscalar_6_dout(20) <= \<const0>\;
  ap_iscalar_6_dout(19) <= \<const0>\;
  ap_iscalar_6_dout(18) <= \<const0>\;
  ap_iscalar_6_dout(17) <= \<const0>\;
  ap_iscalar_6_dout(16) <= \<const0>\;
  ap_iscalar_6_dout(15) <= \<const0>\;
  ap_iscalar_6_dout(14) <= \<const0>\;
  ap_iscalar_6_dout(13) <= \<const0>\;
  ap_iscalar_6_dout(12) <= \<const0>\;
  ap_iscalar_6_dout(11) <= \<const0>\;
  ap_iscalar_6_dout(10) <= \<const0>\;
  ap_iscalar_6_dout(9) <= \<const0>\;
  ap_iscalar_6_dout(8) <= \<const0>\;
  ap_iscalar_6_dout(7) <= \<const0>\;
  ap_iscalar_6_dout(6) <= \<const0>\;
  ap_iscalar_6_dout(5) <= \<const0>\;
  ap_iscalar_6_dout(4) <= \<const0>\;
  ap_iscalar_6_dout(3) <= \<const0>\;
  ap_iscalar_6_dout(2) <= \<const0>\;
  ap_iscalar_6_dout(1) <= \<const0>\;
  ap_iscalar_6_dout(0) <= \<const0>\;
  ap_iscalar_6_vld <= \<const0>\;
  ap_iscalar_7_dout(31) <= \<const0>\;
  ap_iscalar_7_dout(30) <= \<const0>\;
  ap_iscalar_7_dout(29) <= \<const0>\;
  ap_iscalar_7_dout(28) <= \<const0>\;
  ap_iscalar_7_dout(27) <= \<const0>\;
  ap_iscalar_7_dout(26) <= \<const0>\;
  ap_iscalar_7_dout(25) <= \<const0>\;
  ap_iscalar_7_dout(24) <= \<const0>\;
  ap_iscalar_7_dout(23) <= \<const0>\;
  ap_iscalar_7_dout(22) <= \<const0>\;
  ap_iscalar_7_dout(21) <= \<const0>\;
  ap_iscalar_7_dout(20) <= \<const0>\;
  ap_iscalar_7_dout(19) <= \<const0>\;
  ap_iscalar_7_dout(18) <= \<const0>\;
  ap_iscalar_7_dout(17) <= \<const0>\;
  ap_iscalar_7_dout(16) <= \<const0>\;
  ap_iscalar_7_dout(15) <= \<const0>\;
  ap_iscalar_7_dout(14) <= \<const0>\;
  ap_iscalar_7_dout(13) <= \<const0>\;
  ap_iscalar_7_dout(12) <= \<const0>\;
  ap_iscalar_7_dout(11) <= \<const0>\;
  ap_iscalar_7_dout(10) <= \<const0>\;
  ap_iscalar_7_dout(9) <= \<const0>\;
  ap_iscalar_7_dout(8) <= \<const0>\;
  ap_iscalar_7_dout(7) <= \<const0>\;
  ap_iscalar_7_dout(6) <= \<const0>\;
  ap_iscalar_7_dout(5) <= \<const0>\;
  ap_iscalar_7_dout(4) <= \<const0>\;
  ap_iscalar_7_dout(3) <= \<const0>\;
  ap_iscalar_7_dout(2) <= \<const0>\;
  ap_iscalar_7_dout(1) <= \<const0>\;
  ap_iscalar_7_dout(0) <= \<const0>\;
  ap_iscalar_7_vld <= \<const0>\;
  ap_iscalar_8_dout(31) <= \<const0>\;
  ap_iscalar_8_dout(30) <= \<const0>\;
  ap_iscalar_8_dout(29) <= \<const0>\;
  ap_iscalar_8_dout(28) <= \<const0>\;
  ap_iscalar_8_dout(27) <= \<const0>\;
  ap_iscalar_8_dout(26) <= \<const0>\;
  ap_iscalar_8_dout(25) <= \<const0>\;
  ap_iscalar_8_dout(24) <= \<const0>\;
  ap_iscalar_8_dout(23) <= \<const0>\;
  ap_iscalar_8_dout(22) <= \<const0>\;
  ap_iscalar_8_dout(21) <= \<const0>\;
  ap_iscalar_8_dout(20) <= \<const0>\;
  ap_iscalar_8_dout(19) <= \<const0>\;
  ap_iscalar_8_dout(18) <= \<const0>\;
  ap_iscalar_8_dout(17) <= \<const0>\;
  ap_iscalar_8_dout(16) <= \<const0>\;
  ap_iscalar_8_dout(15) <= \<const0>\;
  ap_iscalar_8_dout(14) <= \<const0>\;
  ap_iscalar_8_dout(13) <= \<const0>\;
  ap_iscalar_8_dout(12) <= \<const0>\;
  ap_iscalar_8_dout(11) <= \<const0>\;
  ap_iscalar_8_dout(10) <= \<const0>\;
  ap_iscalar_8_dout(9) <= \<const0>\;
  ap_iscalar_8_dout(8) <= \<const0>\;
  ap_iscalar_8_dout(7) <= \<const0>\;
  ap_iscalar_8_dout(6) <= \<const0>\;
  ap_iscalar_8_dout(5) <= \<const0>\;
  ap_iscalar_8_dout(4) <= \<const0>\;
  ap_iscalar_8_dout(3) <= \<const0>\;
  ap_iscalar_8_dout(2) <= \<const0>\;
  ap_iscalar_8_dout(1) <= \<const0>\;
  ap_iscalar_8_dout(0) <= \<const0>\;
  ap_iscalar_8_vld <= \<const0>\;
  ap_iscalar_9_dout(31) <= \<const0>\;
  ap_iscalar_9_dout(30) <= \<const0>\;
  ap_iscalar_9_dout(29) <= \<const0>\;
  ap_iscalar_9_dout(28) <= \<const0>\;
  ap_iscalar_9_dout(27) <= \<const0>\;
  ap_iscalar_9_dout(26) <= \<const0>\;
  ap_iscalar_9_dout(25) <= \<const0>\;
  ap_iscalar_9_dout(24) <= \<const0>\;
  ap_iscalar_9_dout(23) <= \<const0>\;
  ap_iscalar_9_dout(22) <= \<const0>\;
  ap_iscalar_9_dout(21) <= \<const0>\;
  ap_iscalar_9_dout(20) <= \<const0>\;
  ap_iscalar_9_dout(19) <= \<const0>\;
  ap_iscalar_9_dout(18) <= \<const0>\;
  ap_iscalar_9_dout(17) <= \<const0>\;
  ap_iscalar_9_dout(16) <= \<const0>\;
  ap_iscalar_9_dout(15) <= \<const0>\;
  ap_iscalar_9_dout(14) <= \<const0>\;
  ap_iscalar_9_dout(13) <= \<const0>\;
  ap_iscalar_9_dout(12) <= \<const0>\;
  ap_iscalar_9_dout(11) <= \<const0>\;
  ap_iscalar_9_dout(10) <= \<const0>\;
  ap_iscalar_9_dout(9) <= \<const0>\;
  ap_iscalar_9_dout(8) <= \<const0>\;
  ap_iscalar_9_dout(7) <= \<const0>\;
  ap_iscalar_9_dout(6) <= \<const0>\;
  ap_iscalar_9_dout(5) <= \<const0>\;
  ap_iscalar_9_dout(4) <= \<const0>\;
  ap_iscalar_9_dout(3) <= \<const0>\;
  ap_iscalar_9_dout(2) <= \<const0>\;
  ap_iscalar_9_dout(1) <= \<const0>\;
  ap_iscalar_9_dout(0) <= \<const0>\;
  ap_iscalar_9_vld <= \<const0>\;
  ap_oarg_0_dout(63) <= \<const0>\;
  ap_oarg_0_dout(62) <= \<const0>\;
  ap_oarg_0_dout(61) <= \<const0>\;
  ap_oarg_0_dout(60) <= \<const0>\;
  ap_oarg_0_dout(59) <= \<const0>\;
  ap_oarg_0_dout(58) <= \<const0>\;
  ap_oarg_0_dout(57) <= \<const0>\;
  ap_oarg_0_dout(56) <= \<const0>\;
  ap_oarg_0_dout(55) <= \<const0>\;
  ap_oarg_0_dout(54) <= \<const0>\;
  ap_oarg_0_dout(53) <= \<const0>\;
  ap_oarg_0_dout(52) <= \<const0>\;
  ap_oarg_0_dout(51) <= \<const0>\;
  ap_oarg_0_dout(50) <= \<const0>\;
  ap_oarg_0_dout(49) <= \<const0>\;
  ap_oarg_0_dout(48) <= \<const0>\;
  ap_oarg_0_dout(47) <= \<const0>\;
  ap_oarg_0_dout(46) <= \<const0>\;
  ap_oarg_0_dout(45) <= \<const0>\;
  ap_oarg_0_dout(44) <= \<const0>\;
  ap_oarg_0_dout(43) <= \<const0>\;
  ap_oarg_0_dout(42) <= \<const0>\;
  ap_oarg_0_dout(41) <= \<const0>\;
  ap_oarg_0_dout(40) <= \<const0>\;
  ap_oarg_0_dout(39) <= \<const0>\;
  ap_oarg_0_dout(38) <= \<const0>\;
  ap_oarg_0_dout(37) <= \<const0>\;
  ap_oarg_0_dout(36) <= \<const0>\;
  ap_oarg_0_dout(35) <= \<const0>\;
  ap_oarg_0_dout(34) <= \<const0>\;
  ap_oarg_0_dout(33) <= \<const0>\;
  ap_oarg_0_dout(32) <= \<const0>\;
  ap_oarg_0_dout(31) <= \<const0>\;
  ap_oarg_0_dout(30) <= \<const0>\;
  ap_oarg_0_dout(29) <= \<const0>\;
  ap_oarg_0_dout(28) <= \<const0>\;
  ap_oarg_0_dout(27) <= \<const0>\;
  ap_oarg_0_dout(26) <= \<const0>\;
  ap_oarg_0_dout(25) <= \<const0>\;
  ap_oarg_0_dout(24) <= \<const0>\;
  ap_oarg_0_dout(23) <= \<const0>\;
  ap_oarg_0_dout(22) <= \<const0>\;
  ap_oarg_0_dout(21) <= \<const0>\;
  ap_oarg_0_dout(20) <= \<const0>\;
  ap_oarg_0_dout(19) <= \<const0>\;
  ap_oarg_0_dout(18) <= \<const0>\;
  ap_oarg_0_dout(17) <= \<const0>\;
  ap_oarg_0_dout(16) <= \<const0>\;
  ap_oarg_0_dout(15) <= \<const0>\;
  ap_oarg_0_dout(14) <= \<const0>\;
  ap_oarg_0_dout(13) <= \<const0>\;
  ap_oarg_0_dout(12) <= \<const0>\;
  ap_oarg_0_dout(11) <= \<const0>\;
  ap_oarg_0_dout(10) <= \<const0>\;
  ap_oarg_0_dout(9) <= \<const0>\;
  ap_oarg_0_dout(8) <= \<const0>\;
  ap_oarg_0_dout(7) <= \<const0>\;
  ap_oarg_0_dout(6) <= \<const0>\;
  ap_oarg_0_dout(5) <= \<const0>\;
  ap_oarg_0_dout(4) <= \<const0>\;
  ap_oarg_0_dout(3) <= \<const0>\;
  ap_oarg_0_dout(2) <= \<const0>\;
  ap_oarg_0_dout(1) <= \<const0>\;
  ap_oarg_0_dout(0) <= \<const0>\;
  ap_oarg_1_dout(31) <= \<const0>\;
  ap_oarg_1_dout(30) <= \<const0>\;
  ap_oarg_1_dout(29) <= \<const0>\;
  ap_oarg_1_dout(28) <= \<const0>\;
  ap_oarg_1_dout(27) <= \<const0>\;
  ap_oarg_1_dout(26) <= \<const0>\;
  ap_oarg_1_dout(25) <= \<const0>\;
  ap_oarg_1_dout(24) <= \<const0>\;
  ap_oarg_1_dout(23) <= \<const0>\;
  ap_oarg_1_dout(22) <= \<const0>\;
  ap_oarg_1_dout(21) <= \<const0>\;
  ap_oarg_1_dout(20) <= \<const0>\;
  ap_oarg_1_dout(19) <= \<const0>\;
  ap_oarg_1_dout(18) <= \<const0>\;
  ap_oarg_1_dout(17) <= \<const0>\;
  ap_oarg_1_dout(16) <= \<const0>\;
  ap_oarg_1_dout(15) <= \<const0>\;
  ap_oarg_1_dout(14) <= \<const0>\;
  ap_oarg_1_dout(13) <= \<const0>\;
  ap_oarg_1_dout(12) <= \<const0>\;
  ap_oarg_1_dout(11) <= \<const0>\;
  ap_oarg_1_dout(10) <= \<const0>\;
  ap_oarg_1_dout(9) <= \<const0>\;
  ap_oarg_1_dout(8) <= \<const0>\;
  ap_oarg_1_dout(7) <= \<const0>\;
  ap_oarg_1_dout(6) <= \<const0>\;
  ap_oarg_1_dout(5) <= \<const0>\;
  ap_oarg_1_dout(4) <= \<const0>\;
  ap_oarg_1_dout(3) <= \<const0>\;
  ap_oarg_1_dout(2) <= \<const0>\;
  ap_oarg_1_dout(1) <= \<const0>\;
  ap_oarg_1_dout(0) <= \<const0>\;
  ap_oarg_2_dout(31) <= \<const0>\;
  ap_oarg_2_dout(30) <= \<const0>\;
  ap_oarg_2_dout(29) <= \<const0>\;
  ap_oarg_2_dout(28) <= \<const0>\;
  ap_oarg_2_dout(27) <= \<const0>\;
  ap_oarg_2_dout(26) <= \<const0>\;
  ap_oarg_2_dout(25) <= \<const0>\;
  ap_oarg_2_dout(24) <= \<const0>\;
  ap_oarg_2_dout(23) <= \<const0>\;
  ap_oarg_2_dout(22) <= \<const0>\;
  ap_oarg_2_dout(21) <= \<const0>\;
  ap_oarg_2_dout(20) <= \<const0>\;
  ap_oarg_2_dout(19) <= \<const0>\;
  ap_oarg_2_dout(18) <= \<const0>\;
  ap_oarg_2_dout(17) <= \<const0>\;
  ap_oarg_2_dout(16) <= \<const0>\;
  ap_oarg_2_dout(15) <= \<const0>\;
  ap_oarg_2_dout(14) <= \<const0>\;
  ap_oarg_2_dout(13) <= \<const0>\;
  ap_oarg_2_dout(12) <= \<const0>\;
  ap_oarg_2_dout(11) <= \<const0>\;
  ap_oarg_2_dout(10) <= \<const0>\;
  ap_oarg_2_dout(9) <= \<const0>\;
  ap_oarg_2_dout(8) <= \<const0>\;
  ap_oarg_2_dout(7) <= \<const0>\;
  ap_oarg_2_dout(6) <= \<const0>\;
  ap_oarg_2_dout(5) <= \<const0>\;
  ap_oarg_2_dout(4) <= \<const0>\;
  ap_oarg_2_dout(3) <= \<const0>\;
  ap_oarg_2_dout(2) <= \<const0>\;
  ap_oarg_2_dout(1) <= \<const0>\;
  ap_oarg_2_dout(0) <= \<const0>\;
  ap_oarg_3_dout(31) <= \<const0>\;
  ap_oarg_3_dout(30) <= \<const0>\;
  ap_oarg_3_dout(29) <= \<const0>\;
  ap_oarg_3_dout(28) <= \<const0>\;
  ap_oarg_3_dout(27) <= \<const0>\;
  ap_oarg_3_dout(26) <= \<const0>\;
  ap_oarg_3_dout(25) <= \<const0>\;
  ap_oarg_3_dout(24) <= \<const0>\;
  ap_oarg_3_dout(23) <= \<const0>\;
  ap_oarg_3_dout(22) <= \<const0>\;
  ap_oarg_3_dout(21) <= \<const0>\;
  ap_oarg_3_dout(20) <= \<const0>\;
  ap_oarg_3_dout(19) <= \<const0>\;
  ap_oarg_3_dout(18) <= \<const0>\;
  ap_oarg_3_dout(17) <= \<const0>\;
  ap_oarg_3_dout(16) <= \<const0>\;
  ap_oarg_3_dout(15) <= \<const0>\;
  ap_oarg_3_dout(14) <= \<const0>\;
  ap_oarg_3_dout(13) <= \<const0>\;
  ap_oarg_3_dout(12) <= \<const0>\;
  ap_oarg_3_dout(11) <= \<const0>\;
  ap_oarg_3_dout(10) <= \<const0>\;
  ap_oarg_3_dout(9) <= \<const0>\;
  ap_oarg_3_dout(8) <= \<const0>\;
  ap_oarg_3_dout(7) <= \<const0>\;
  ap_oarg_3_dout(6) <= \<const0>\;
  ap_oarg_3_dout(5) <= \<const0>\;
  ap_oarg_3_dout(4) <= \<const0>\;
  ap_oarg_3_dout(3) <= \<const0>\;
  ap_oarg_3_dout(2) <= \<const0>\;
  ap_oarg_3_dout(1) <= \<const0>\;
  ap_oarg_3_dout(0) <= \<const0>\;
  ap_oarg_4_dout(31) <= \<const0>\;
  ap_oarg_4_dout(30) <= \<const0>\;
  ap_oarg_4_dout(29) <= \<const0>\;
  ap_oarg_4_dout(28) <= \<const0>\;
  ap_oarg_4_dout(27) <= \<const0>\;
  ap_oarg_4_dout(26) <= \<const0>\;
  ap_oarg_4_dout(25) <= \<const0>\;
  ap_oarg_4_dout(24) <= \<const0>\;
  ap_oarg_4_dout(23) <= \<const0>\;
  ap_oarg_4_dout(22) <= \<const0>\;
  ap_oarg_4_dout(21) <= \<const0>\;
  ap_oarg_4_dout(20) <= \<const0>\;
  ap_oarg_4_dout(19) <= \<const0>\;
  ap_oarg_4_dout(18) <= \<const0>\;
  ap_oarg_4_dout(17) <= \<const0>\;
  ap_oarg_4_dout(16) <= \<const0>\;
  ap_oarg_4_dout(15) <= \<const0>\;
  ap_oarg_4_dout(14) <= \<const0>\;
  ap_oarg_4_dout(13) <= \<const0>\;
  ap_oarg_4_dout(12) <= \<const0>\;
  ap_oarg_4_dout(11) <= \<const0>\;
  ap_oarg_4_dout(10) <= \<const0>\;
  ap_oarg_4_dout(9) <= \<const0>\;
  ap_oarg_4_dout(8) <= \<const0>\;
  ap_oarg_4_dout(7) <= \<const0>\;
  ap_oarg_4_dout(6) <= \<const0>\;
  ap_oarg_4_dout(5) <= \<const0>\;
  ap_oarg_4_dout(4) <= \<const0>\;
  ap_oarg_4_dout(3) <= \<const0>\;
  ap_oarg_4_dout(2) <= \<const0>\;
  ap_oarg_4_dout(1) <= \<const0>\;
  ap_oarg_4_dout(0) <= \<const0>\;
  ap_oarg_5_dout(31) <= \<const0>\;
  ap_oarg_5_dout(30) <= \<const0>\;
  ap_oarg_5_dout(29) <= \<const0>\;
  ap_oarg_5_dout(28) <= \<const0>\;
  ap_oarg_5_dout(27) <= \<const0>\;
  ap_oarg_5_dout(26) <= \<const0>\;
  ap_oarg_5_dout(25) <= \<const0>\;
  ap_oarg_5_dout(24) <= \<const0>\;
  ap_oarg_5_dout(23) <= \<const0>\;
  ap_oarg_5_dout(22) <= \<const0>\;
  ap_oarg_5_dout(21) <= \<const0>\;
  ap_oarg_5_dout(20) <= \<const0>\;
  ap_oarg_5_dout(19) <= \<const0>\;
  ap_oarg_5_dout(18) <= \<const0>\;
  ap_oarg_5_dout(17) <= \<const0>\;
  ap_oarg_5_dout(16) <= \<const0>\;
  ap_oarg_5_dout(15) <= \<const0>\;
  ap_oarg_5_dout(14) <= \<const0>\;
  ap_oarg_5_dout(13) <= \<const0>\;
  ap_oarg_5_dout(12) <= \<const0>\;
  ap_oarg_5_dout(11) <= \<const0>\;
  ap_oarg_5_dout(10) <= \<const0>\;
  ap_oarg_5_dout(9) <= \<const0>\;
  ap_oarg_5_dout(8) <= \<const0>\;
  ap_oarg_5_dout(7) <= \<const0>\;
  ap_oarg_5_dout(6) <= \<const0>\;
  ap_oarg_5_dout(5) <= \<const0>\;
  ap_oarg_5_dout(4) <= \<const0>\;
  ap_oarg_5_dout(3) <= \<const0>\;
  ap_oarg_5_dout(2) <= \<const0>\;
  ap_oarg_5_dout(1) <= \<const0>\;
  ap_oarg_5_dout(0) <= \<const0>\;
  ap_oarg_6_dout(31) <= \<const0>\;
  ap_oarg_6_dout(30) <= \<const0>\;
  ap_oarg_6_dout(29) <= \<const0>\;
  ap_oarg_6_dout(28) <= \<const0>\;
  ap_oarg_6_dout(27) <= \<const0>\;
  ap_oarg_6_dout(26) <= \<const0>\;
  ap_oarg_6_dout(25) <= \<const0>\;
  ap_oarg_6_dout(24) <= \<const0>\;
  ap_oarg_6_dout(23) <= \<const0>\;
  ap_oarg_6_dout(22) <= \<const0>\;
  ap_oarg_6_dout(21) <= \<const0>\;
  ap_oarg_6_dout(20) <= \<const0>\;
  ap_oarg_6_dout(19) <= \<const0>\;
  ap_oarg_6_dout(18) <= \<const0>\;
  ap_oarg_6_dout(17) <= \<const0>\;
  ap_oarg_6_dout(16) <= \<const0>\;
  ap_oarg_6_dout(15) <= \<const0>\;
  ap_oarg_6_dout(14) <= \<const0>\;
  ap_oarg_6_dout(13) <= \<const0>\;
  ap_oarg_6_dout(12) <= \<const0>\;
  ap_oarg_6_dout(11) <= \<const0>\;
  ap_oarg_6_dout(10) <= \<const0>\;
  ap_oarg_6_dout(9) <= \<const0>\;
  ap_oarg_6_dout(8) <= \<const0>\;
  ap_oarg_6_dout(7) <= \<const0>\;
  ap_oarg_6_dout(6) <= \<const0>\;
  ap_oarg_6_dout(5) <= \<const0>\;
  ap_oarg_6_dout(4) <= \<const0>\;
  ap_oarg_6_dout(3) <= \<const0>\;
  ap_oarg_6_dout(2) <= \<const0>\;
  ap_oarg_6_dout(1) <= \<const0>\;
  ap_oarg_6_dout(0) <= \<const0>\;
  ap_oarg_7_dout(31) <= \<const0>\;
  ap_oarg_7_dout(30) <= \<const0>\;
  ap_oarg_7_dout(29) <= \<const0>\;
  ap_oarg_7_dout(28) <= \<const0>\;
  ap_oarg_7_dout(27) <= \<const0>\;
  ap_oarg_7_dout(26) <= \<const0>\;
  ap_oarg_7_dout(25) <= \<const0>\;
  ap_oarg_7_dout(24) <= \<const0>\;
  ap_oarg_7_dout(23) <= \<const0>\;
  ap_oarg_7_dout(22) <= \<const0>\;
  ap_oarg_7_dout(21) <= \<const0>\;
  ap_oarg_7_dout(20) <= \<const0>\;
  ap_oarg_7_dout(19) <= \<const0>\;
  ap_oarg_7_dout(18) <= \<const0>\;
  ap_oarg_7_dout(17) <= \<const0>\;
  ap_oarg_7_dout(16) <= \<const0>\;
  ap_oarg_7_dout(15) <= \<const0>\;
  ap_oarg_7_dout(14) <= \<const0>\;
  ap_oarg_7_dout(13) <= \<const0>\;
  ap_oarg_7_dout(12) <= \<const0>\;
  ap_oarg_7_dout(11) <= \<const0>\;
  ap_oarg_7_dout(10) <= \<const0>\;
  ap_oarg_7_dout(9) <= \<const0>\;
  ap_oarg_7_dout(8) <= \<const0>\;
  ap_oarg_7_dout(7) <= \<const0>\;
  ap_oarg_7_dout(6) <= \<const0>\;
  ap_oarg_7_dout(5) <= \<const0>\;
  ap_oarg_7_dout(4) <= \<const0>\;
  ap_oarg_7_dout(3) <= \<const0>\;
  ap_oarg_7_dout(2) <= \<const0>\;
  ap_oarg_7_dout(1) <= \<const0>\;
  ap_oarg_7_dout(0) <= \<const0>\;
  ap_oscalar_0_ack <= \<const0>\;
  ap_oscalar_10_ack <= \<const0>\;
  ap_oscalar_11_ack <= \<const0>\;
  ap_oscalar_12_ack <= \<const0>\;
  ap_oscalar_13_ack <= \<const0>\;
  ap_oscalar_14_ack <= \<const0>\;
  ap_oscalar_15_ack <= \<const0>\;
  ap_oscalar_1_ack <= \<const0>\;
  ap_oscalar_2_ack <= \<const0>\;
  ap_oscalar_3_ack <= \<const0>\;
  ap_oscalar_4_ack <= \<const0>\;
  ap_oscalar_5_ack <= \<const0>\;
  ap_oscalar_6_ack <= \<const0>\;
  ap_oscalar_7_ack <= \<const0>\;
  ap_oscalar_8_ack <= \<const0>\;
  ap_oscalar_9_ack <= \<const0>\;
  m_axis_0_tid(3) <= \<const0>\;
  m_axis_0_tid(2) <= \<const0>\;
  m_axis_0_tid(1) <= \<const0>\;
  m_axis_0_tid(0) <= \<const0>\;
  m_axis_0_tkeep(7) <= \<const1>\;
  m_axis_0_tkeep(6) <= \<const1>\;
  m_axis_0_tkeep(5) <= \<const1>\;
  m_axis_0_tkeep(4) <= \<const1>\;
  m_axis_0_tkeep(3) <= \<const1>\;
  m_axis_0_tkeep(2) <= \<const1>\;
  m_axis_0_tkeep(1) <= \<const1>\;
  m_axis_0_tkeep(0) <= \<const1>\;
  m_axis_0_tstrb(7) <= \<const0>\;
  m_axis_0_tstrb(6) <= \<const0>\;
  m_axis_0_tstrb(5) <= \<const0>\;
  m_axis_0_tstrb(4) <= \<const0>\;
  m_axis_0_tstrb(3) <= \<const0>\;
  m_axis_0_tstrb(2) <= \<const0>\;
  m_axis_0_tstrb(1) <= \<const0>\;
  m_axis_0_tstrb(0) <= \<const0>\;
  m_axis_0_tuser(7) <= \<const0>\;
  m_axis_0_tuser(6) <= \<const0>\;
  m_axis_0_tuser(5) <= \<const0>\;
  m_axis_0_tuser(4) <= \<const0>\;
  m_axis_0_tuser(3) <= \<const0>\;
  m_axis_0_tuser(2) <= \<const0>\;
  m_axis_0_tuser(1) <= \<const0>\;
  m_axis_0_tuser(0) <= \<const0>\;
  m_axis_1_tdata(63) <= \<const0>\;
  m_axis_1_tdata(62) <= \<const0>\;
  m_axis_1_tdata(61) <= \<const0>\;
  m_axis_1_tdata(60) <= \<const0>\;
  m_axis_1_tdata(59) <= \<const0>\;
  m_axis_1_tdata(58) <= \<const0>\;
  m_axis_1_tdata(57) <= \<const0>\;
  m_axis_1_tdata(56) <= \<const0>\;
  m_axis_1_tdata(55) <= \<const0>\;
  m_axis_1_tdata(54) <= \<const0>\;
  m_axis_1_tdata(53) <= \<const0>\;
  m_axis_1_tdata(52) <= \<const0>\;
  m_axis_1_tdata(51) <= \<const0>\;
  m_axis_1_tdata(50) <= \<const0>\;
  m_axis_1_tdata(49) <= \<const0>\;
  m_axis_1_tdata(48) <= \<const0>\;
  m_axis_1_tdata(47) <= \<const0>\;
  m_axis_1_tdata(46) <= \<const0>\;
  m_axis_1_tdata(45) <= \<const0>\;
  m_axis_1_tdata(44) <= \<const0>\;
  m_axis_1_tdata(43) <= \<const0>\;
  m_axis_1_tdata(42) <= \<const0>\;
  m_axis_1_tdata(41) <= \<const0>\;
  m_axis_1_tdata(40) <= \<const0>\;
  m_axis_1_tdata(39) <= \<const0>\;
  m_axis_1_tdata(38) <= \<const0>\;
  m_axis_1_tdata(37) <= \<const0>\;
  m_axis_1_tdata(36) <= \<const0>\;
  m_axis_1_tdata(35) <= \<const0>\;
  m_axis_1_tdata(34) <= \<const0>\;
  m_axis_1_tdata(33) <= \<const0>\;
  m_axis_1_tdata(32) <= \<const0>\;
  m_axis_1_tdata(31) <= \<const0>\;
  m_axis_1_tdata(30) <= \<const0>\;
  m_axis_1_tdata(29) <= \<const0>\;
  m_axis_1_tdata(28) <= \<const0>\;
  m_axis_1_tdata(27) <= \<const0>\;
  m_axis_1_tdata(26) <= \<const0>\;
  m_axis_1_tdata(25) <= \<const0>\;
  m_axis_1_tdata(24) <= \<const0>\;
  m_axis_1_tdata(23) <= \<const0>\;
  m_axis_1_tdata(22) <= \<const0>\;
  m_axis_1_tdata(21) <= \<const0>\;
  m_axis_1_tdata(20) <= \<const0>\;
  m_axis_1_tdata(19) <= \<const0>\;
  m_axis_1_tdata(18) <= \<const0>\;
  m_axis_1_tdata(17) <= \<const0>\;
  m_axis_1_tdata(16) <= \<const0>\;
  m_axis_1_tdata(15) <= \<const0>\;
  m_axis_1_tdata(14) <= \<const0>\;
  m_axis_1_tdata(13) <= \<const0>\;
  m_axis_1_tdata(12) <= \<const0>\;
  m_axis_1_tdata(11) <= \<const0>\;
  m_axis_1_tdata(10) <= \<const0>\;
  m_axis_1_tdata(9) <= \<const0>\;
  m_axis_1_tdata(8) <= \<const0>\;
  m_axis_1_tdata(7) <= \<const0>\;
  m_axis_1_tdata(6) <= \<const0>\;
  m_axis_1_tdata(5) <= \<const0>\;
  m_axis_1_tdata(4) <= \<const0>\;
  m_axis_1_tdata(3) <= \<const0>\;
  m_axis_1_tdata(2) <= \<const0>\;
  m_axis_1_tdata(1) <= \<const0>\;
  m_axis_1_tdata(0) <= \<const0>\;
  m_axis_1_tdest(3) <= \<const0>\;
  m_axis_1_tdest(2) <= \<const0>\;
  m_axis_1_tdest(1) <= \<const0>\;
  m_axis_1_tdest(0) <= \<const0>\;
  m_axis_1_tid(3) <= \<const0>\;
  m_axis_1_tid(2) <= \<const0>\;
  m_axis_1_tid(1) <= \<const0>\;
  m_axis_1_tid(0) <= \<const0>\;
  m_axis_1_tkeep(7) <= \<const0>\;
  m_axis_1_tkeep(6) <= \<const0>\;
  m_axis_1_tkeep(5) <= \<const0>\;
  m_axis_1_tkeep(4) <= \<const0>\;
  m_axis_1_tkeep(3) <= \<const0>\;
  m_axis_1_tkeep(2) <= \<const0>\;
  m_axis_1_tkeep(1) <= \<const0>\;
  m_axis_1_tkeep(0) <= \<const0>\;
  m_axis_1_tlast <= \<const0>\;
  m_axis_1_tstrb(7) <= \<const0>\;
  m_axis_1_tstrb(6) <= \<const0>\;
  m_axis_1_tstrb(5) <= \<const0>\;
  m_axis_1_tstrb(4) <= \<const0>\;
  m_axis_1_tstrb(3) <= \<const0>\;
  m_axis_1_tstrb(2) <= \<const0>\;
  m_axis_1_tstrb(1) <= \<const0>\;
  m_axis_1_tstrb(0) <= \<const0>\;
  m_axis_1_tuser(7) <= \<const0>\;
  m_axis_1_tuser(6) <= \<const0>\;
  m_axis_1_tuser(5) <= \<const0>\;
  m_axis_1_tuser(4) <= \<const0>\;
  m_axis_1_tuser(3) <= \<const0>\;
  m_axis_1_tuser(2) <= \<const0>\;
  m_axis_1_tuser(1) <= \<const0>\;
  m_axis_1_tuser(0) <= \<const0>\;
  m_axis_1_tvalid <= \<const0>\;
  m_axis_2_tdata(63) <= \<const0>\;
  m_axis_2_tdata(62) <= \<const0>\;
  m_axis_2_tdata(61) <= \<const0>\;
  m_axis_2_tdata(60) <= \<const0>\;
  m_axis_2_tdata(59) <= \<const0>\;
  m_axis_2_tdata(58) <= \<const0>\;
  m_axis_2_tdata(57) <= \<const0>\;
  m_axis_2_tdata(56) <= \<const0>\;
  m_axis_2_tdata(55) <= \<const0>\;
  m_axis_2_tdata(54) <= \<const0>\;
  m_axis_2_tdata(53) <= \<const0>\;
  m_axis_2_tdata(52) <= \<const0>\;
  m_axis_2_tdata(51) <= \<const0>\;
  m_axis_2_tdata(50) <= \<const0>\;
  m_axis_2_tdata(49) <= \<const0>\;
  m_axis_2_tdata(48) <= \<const0>\;
  m_axis_2_tdata(47) <= \<const0>\;
  m_axis_2_tdata(46) <= \<const0>\;
  m_axis_2_tdata(45) <= \<const0>\;
  m_axis_2_tdata(44) <= \<const0>\;
  m_axis_2_tdata(43) <= \<const0>\;
  m_axis_2_tdata(42) <= \<const0>\;
  m_axis_2_tdata(41) <= \<const0>\;
  m_axis_2_tdata(40) <= \<const0>\;
  m_axis_2_tdata(39) <= \<const0>\;
  m_axis_2_tdata(38) <= \<const0>\;
  m_axis_2_tdata(37) <= \<const0>\;
  m_axis_2_tdata(36) <= \<const0>\;
  m_axis_2_tdata(35) <= \<const0>\;
  m_axis_2_tdata(34) <= \<const0>\;
  m_axis_2_tdata(33) <= \<const0>\;
  m_axis_2_tdata(32) <= \<const0>\;
  m_axis_2_tdata(31) <= \<const0>\;
  m_axis_2_tdata(30) <= \<const0>\;
  m_axis_2_tdata(29) <= \<const0>\;
  m_axis_2_tdata(28) <= \<const0>\;
  m_axis_2_tdata(27) <= \<const0>\;
  m_axis_2_tdata(26) <= \<const0>\;
  m_axis_2_tdata(25) <= \<const0>\;
  m_axis_2_tdata(24) <= \<const0>\;
  m_axis_2_tdata(23) <= \<const0>\;
  m_axis_2_tdata(22) <= \<const0>\;
  m_axis_2_tdata(21) <= \<const0>\;
  m_axis_2_tdata(20) <= \<const0>\;
  m_axis_2_tdata(19) <= \<const0>\;
  m_axis_2_tdata(18) <= \<const0>\;
  m_axis_2_tdata(17) <= \<const0>\;
  m_axis_2_tdata(16) <= \<const0>\;
  m_axis_2_tdata(15) <= \<const0>\;
  m_axis_2_tdata(14) <= \<const0>\;
  m_axis_2_tdata(13) <= \<const0>\;
  m_axis_2_tdata(12) <= \<const0>\;
  m_axis_2_tdata(11) <= \<const0>\;
  m_axis_2_tdata(10) <= \<const0>\;
  m_axis_2_tdata(9) <= \<const0>\;
  m_axis_2_tdata(8) <= \<const0>\;
  m_axis_2_tdata(7) <= \<const0>\;
  m_axis_2_tdata(6) <= \<const0>\;
  m_axis_2_tdata(5) <= \<const0>\;
  m_axis_2_tdata(4) <= \<const0>\;
  m_axis_2_tdata(3) <= \<const0>\;
  m_axis_2_tdata(2) <= \<const0>\;
  m_axis_2_tdata(1) <= \<const0>\;
  m_axis_2_tdata(0) <= \<const0>\;
  m_axis_2_tdest(3) <= \<const0>\;
  m_axis_2_tdest(2) <= \<const0>\;
  m_axis_2_tdest(1) <= \<const0>\;
  m_axis_2_tdest(0) <= \<const0>\;
  m_axis_2_tid(3) <= \<const0>\;
  m_axis_2_tid(2) <= \<const0>\;
  m_axis_2_tid(1) <= \<const0>\;
  m_axis_2_tid(0) <= \<const0>\;
  m_axis_2_tkeep(7) <= \<const0>\;
  m_axis_2_tkeep(6) <= \<const0>\;
  m_axis_2_tkeep(5) <= \<const0>\;
  m_axis_2_tkeep(4) <= \<const0>\;
  m_axis_2_tkeep(3) <= \<const0>\;
  m_axis_2_tkeep(2) <= \<const0>\;
  m_axis_2_tkeep(1) <= \<const0>\;
  m_axis_2_tkeep(0) <= \<const0>\;
  m_axis_2_tlast <= \<const0>\;
  m_axis_2_tstrb(7) <= \<const0>\;
  m_axis_2_tstrb(6) <= \<const0>\;
  m_axis_2_tstrb(5) <= \<const0>\;
  m_axis_2_tstrb(4) <= \<const0>\;
  m_axis_2_tstrb(3) <= \<const0>\;
  m_axis_2_tstrb(2) <= \<const0>\;
  m_axis_2_tstrb(1) <= \<const0>\;
  m_axis_2_tstrb(0) <= \<const0>\;
  m_axis_2_tuser(7) <= \<const0>\;
  m_axis_2_tuser(6) <= \<const0>\;
  m_axis_2_tuser(5) <= \<const0>\;
  m_axis_2_tuser(4) <= \<const0>\;
  m_axis_2_tuser(3) <= \<const0>\;
  m_axis_2_tuser(2) <= \<const0>\;
  m_axis_2_tuser(1) <= \<const0>\;
  m_axis_2_tuser(0) <= \<const0>\;
  m_axis_2_tvalid <= \<const0>\;
  m_axis_3_tdata(63) <= \<const0>\;
  m_axis_3_tdata(62) <= \<const0>\;
  m_axis_3_tdata(61) <= \<const0>\;
  m_axis_3_tdata(60) <= \<const0>\;
  m_axis_3_tdata(59) <= \<const0>\;
  m_axis_3_tdata(58) <= \<const0>\;
  m_axis_3_tdata(57) <= \<const0>\;
  m_axis_3_tdata(56) <= \<const0>\;
  m_axis_3_tdata(55) <= \<const0>\;
  m_axis_3_tdata(54) <= \<const0>\;
  m_axis_3_tdata(53) <= \<const0>\;
  m_axis_3_tdata(52) <= \<const0>\;
  m_axis_3_tdata(51) <= \<const0>\;
  m_axis_3_tdata(50) <= \<const0>\;
  m_axis_3_tdata(49) <= \<const0>\;
  m_axis_3_tdata(48) <= \<const0>\;
  m_axis_3_tdata(47) <= \<const0>\;
  m_axis_3_tdata(46) <= \<const0>\;
  m_axis_3_tdata(45) <= \<const0>\;
  m_axis_3_tdata(44) <= \<const0>\;
  m_axis_3_tdata(43) <= \<const0>\;
  m_axis_3_tdata(42) <= \<const0>\;
  m_axis_3_tdata(41) <= \<const0>\;
  m_axis_3_tdata(40) <= \<const0>\;
  m_axis_3_tdata(39) <= \<const0>\;
  m_axis_3_tdata(38) <= \<const0>\;
  m_axis_3_tdata(37) <= \<const0>\;
  m_axis_3_tdata(36) <= \<const0>\;
  m_axis_3_tdata(35) <= \<const0>\;
  m_axis_3_tdata(34) <= \<const0>\;
  m_axis_3_tdata(33) <= \<const0>\;
  m_axis_3_tdata(32) <= \<const0>\;
  m_axis_3_tdata(31) <= \<const0>\;
  m_axis_3_tdata(30) <= \<const0>\;
  m_axis_3_tdata(29) <= \<const0>\;
  m_axis_3_tdata(28) <= \<const0>\;
  m_axis_3_tdata(27) <= \<const0>\;
  m_axis_3_tdata(26) <= \<const0>\;
  m_axis_3_tdata(25) <= \<const0>\;
  m_axis_3_tdata(24) <= \<const0>\;
  m_axis_3_tdata(23) <= \<const0>\;
  m_axis_3_tdata(22) <= \<const0>\;
  m_axis_3_tdata(21) <= \<const0>\;
  m_axis_3_tdata(20) <= \<const0>\;
  m_axis_3_tdata(19) <= \<const0>\;
  m_axis_3_tdata(18) <= \<const0>\;
  m_axis_3_tdata(17) <= \<const0>\;
  m_axis_3_tdata(16) <= \<const0>\;
  m_axis_3_tdata(15) <= \<const0>\;
  m_axis_3_tdata(14) <= \<const0>\;
  m_axis_3_tdata(13) <= \<const0>\;
  m_axis_3_tdata(12) <= \<const0>\;
  m_axis_3_tdata(11) <= \<const0>\;
  m_axis_3_tdata(10) <= \<const0>\;
  m_axis_3_tdata(9) <= \<const0>\;
  m_axis_3_tdata(8) <= \<const0>\;
  m_axis_3_tdata(7) <= \<const0>\;
  m_axis_3_tdata(6) <= \<const0>\;
  m_axis_3_tdata(5) <= \<const0>\;
  m_axis_3_tdata(4) <= \<const0>\;
  m_axis_3_tdata(3) <= \<const0>\;
  m_axis_3_tdata(2) <= \<const0>\;
  m_axis_3_tdata(1) <= \<const0>\;
  m_axis_3_tdata(0) <= \<const0>\;
  m_axis_3_tdest(3) <= \<const0>\;
  m_axis_3_tdest(2) <= \<const0>\;
  m_axis_3_tdest(1) <= \<const0>\;
  m_axis_3_tdest(0) <= \<const0>\;
  m_axis_3_tid(3) <= \<const0>\;
  m_axis_3_tid(2) <= \<const0>\;
  m_axis_3_tid(1) <= \<const0>\;
  m_axis_3_tid(0) <= \<const0>\;
  m_axis_3_tkeep(7) <= \<const0>\;
  m_axis_3_tkeep(6) <= \<const0>\;
  m_axis_3_tkeep(5) <= \<const0>\;
  m_axis_3_tkeep(4) <= \<const0>\;
  m_axis_3_tkeep(3) <= \<const0>\;
  m_axis_3_tkeep(2) <= \<const0>\;
  m_axis_3_tkeep(1) <= \<const0>\;
  m_axis_3_tkeep(0) <= \<const0>\;
  m_axis_3_tlast <= \<const0>\;
  m_axis_3_tstrb(7) <= \<const0>\;
  m_axis_3_tstrb(6) <= \<const0>\;
  m_axis_3_tstrb(5) <= \<const0>\;
  m_axis_3_tstrb(4) <= \<const0>\;
  m_axis_3_tstrb(3) <= \<const0>\;
  m_axis_3_tstrb(2) <= \<const0>\;
  m_axis_3_tstrb(1) <= \<const0>\;
  m_axis_3_tstrb(0) <= \<const0>\;
  m_axis_3_tuser(7) <= \<const0>\;
  m_axis_3_tuser(6) <= \<const0>\;
  m_axis_3_tuser(5) <= \<const0>\;
  m_axis_3_tuser(4) <= \<const0>\;
  m_axis_3_tuser(3) <= \<const0>\;
  m_axis_3_tuser(2) <= \<const0>\;
  m_axis_3_tuser(1) <= \<const0>\;
  m_axis_3_tuser(0) <= \<const0>\;
  m_axis_3_tvalid <= \<const0>\;
  m_axis_4_tdata(63) <= \<const0>\;
  m_axis_4_tdata(62) <= \<const0>\;
  m_axis_4_tdata(61) <= \<const0>\;
  m_axis_4_tdata(60) <= \<const0>\;
  m_axis_4_tdata(59) <= \<const0>\;
  m_axis_4_tdata(58) <= \<const0>\;
  m_axis_4_tdata(57) <= \<const0>\;
  m_axis_4_tdata(56) <= \<const0>\;
  m_axis_4_tdata(55) <= \<const0>\;
  m_axis_4_tdata(54) <= \<const0>\;
  m_axis_4_tdata(53) <= \<const0>\;
  m_axis_4_tdata(52) <= \<const0>\;
  m_axis_4_tdata(51) <= \<const0>\;
  m_axis_4_tdata(50) <= \<const0>\;
  m_axis_4_tdata(49) <= \<const0>\;
  m_axis_4_tdata(48) <= \<const0>\;
  m_axis_4_tdata(47) <= \<const0>\;
  m_axis_4_tdata(46) <= \<const0>\;
  m_axis_4_tdata(45) <= \<const0>\;
  m_axis_4_tdata(44) <= \<const0>\;
  m_axis_4_tdata(43) <= \<const0>\;
  m_axis_4_tdata(42) <= \<const0>\;
  m_axis_4_tdata(41) <= \<const0>\;
  m_axis_4_tdata(40) <= \<const0>\;
  m_axis_4_tdata(39) <= \<const0>\;
  m_axis_4_tdata(38) <= \<const0>\;
  m_axis_4_tdata(37) <= \<const0>\;
  m_axis_4_tdata(36) <= \<const0>\;
  m_axis_4_tdata(35) <= \<const0>\;
  m_axis_4_tdata(34) <= \<const0>\;
  m_axis_4_tdata(33) <= \<const0>\;
  m_axis_4_tdata(32) <= \<const0>\;
  m_axis_4_tdata(31) <= \<const0>\;
  m_axis_4_tdata(30) <= \<const0>\;
  m_axis_4_tdata(29) <= \<const0>\;
  m_axis_4_tdata(28) <= \<const0>\;
  m_axis_4_tdata(27) <= \<const0>\;
  m_axis_4_tdata(26) <= \<const0>\;
  m_axis_4_tdata(25) <= \<const0>\;
  m_axis_4_tdata(24) <= \<const0>\;
  m_axis_4_tdata(23) <= \<const0>\;
  m_axis_4_tdata(22) <= \<const0>\;
  m_axis_4_tdata(21) <= \<const0>\;
  m_axis_4_tdata(20) <= \<const0>\;
  m_axis_4_tdata(19) <= \<const0>\;
  m_axis_4_tdata(18) <= \<const0>\;
  m_axis_4_tdata(17) <= \<const0>\;
  m_axis_4_tdata(16) <= \<const0>\;
  m_axis_4_tdata(15) <= \<const0>\;
  m_axis_4_tdata(14) <= \<const0>\;
  m_axis_4_tdata(13) <= \<const0>\;
  m_axis_4_tdata(12) <= \<const0>\;
  m_axis_4_tdata(11) <= \<const0>\;
  m_axis_4_tdata(10) <= \<const0>\;
  m_axis_4_tdata(9) <= \<const0>\;
  m_axis_4_tdata(8) <= \<const0>\;
  m_axis_4_tdata(7) <= \<const0>\;
  m_axis_4_tdata(6) <= \<const0>\;
  m_axis_4_tdata(5) <= \<const0>\;
  m_axis_4_tdata(4) <= \<const0>\;
  m_axis_4_tdata(3) <= \<const0>\;
  m_axis_4_tdata(2) <= \<const0>\;
  m_axis_4_tdata(1) <= \<const0>\;
  m_axis_4_tdata(0) <= \<const0>\;
  m_axis_4_tdest(3) <= \<const0>\;
  m_axis_4_tdest(2) <= \<const0>\;
  m_axis_4_tdest(1) <= \<const0>\;
  m_axis_4_tdest(0) <= \<const0>\;
  m_axis_4_tid(3) <= \<const0>\;
  m_axis_4_tid(2) <= \<const0>\;
  m_axis_4_tid(1) <= \<const0>\;
  m_axis_4_tid(0) <= \<const0>\;
  m_axis_4_tkeep(7) <= \<const0>\;
  m_axis_4_tkeep(6) <= \<const0>\;
  m_axis_4_tkeep(5) <= \<const0>\;
  m_axis_4_tkeep(4) <= \<const0>\;
  m_axis_4_tkeep(3) <= \<const0>\;
  m_axis_4_tkeep(2) <= \<const0>\;
  m_axis_4_tkeep(1) <= \<const0>\;
  m_axis_4_tkeep(0) <= \<const0>\;
  m_axis_4_tlast <= \<const0>\;
  m_axis_4_tstrb(7) <= \<const0>\;
  m_axis_4_tstrb(6) <= \<const0>\;
  m_axis_4_tstrb(5) <= \<const0>\;
  m_axis_4_tstrb(4) <= \<const0>\;
  m_axis_4_tstrb(3) <= \<const0>\;
  m_axis_4_tstrb(2) <= \<const0>\;
  m_axis_4_tstrb(1) <= \<const0>\;
  m_axis_4_tstrb(0) <= \<const0>\;
  m_axis_4_tuser(7) <= \<const0>\;
  m_axis_4_tuser(6) <= \<const0>\;
  m_axis_4_tuser(5) <= \<const0>\;
  m_axis_4_tuser(4) <= \<const0>\;
  m_axis_4_tuser(3) <= \<const0>\;
  m_axis_4_tuser(2) <= \<const0>\;
  m_axis_4_tuser(1) <= \<const0>\;
  m_axis_4_tuser(0) <= \<const0>\;
  m_axis_4_tvalid <= \<const0>\;
  m_axis_5_tdata(63) <= \<const0>\;
  m_axis_5_tdata(62) <= \<const0>\;
  m_axis_5_tdata(61) <= \<const0>\;
  m_axis_5_tdata(60) <= \<const0>\;
  m_axis_5_tdata(59) <= \<const0>\;
  m_axis_5_tdata(58) <= \<const0>\;
  m_axis_5_tdata(57) <= \<const0>\;
  m_axis_5_tdata(56) <= \<const0>\;
  m_axis_5_tdata(55) <= \<const0>\;
  m_axis_5_tdata(54) <= \<const0>\;
  m_axis_5_tdata(53) <= \<const0>\;
  m_axis_5_tdata(52) <= \<const0>\;
  m_axis_5_tdata(51) <= \<const0>\;
  m_axis_5_tdata(50) <= \<const0>\;
  m_axis_5_tdata(49) <= \<const0>\;
  m_axis_5_tdata(48) <= \<const0>\;
  m_axis_5_tdata(47) <= \<const0>\;
  m_axis_5_tdata(46) <= \<const0>\;
  m_axis_5_tdata(45) <= \<const0>\;
  m_axis_5_tdata(44) <= \<const0>\;
  m_axis_5_tdata(43) <= \<const0>\;
  m_axis_5_tdata(42) <= \<const0>\;
  m_axis_5_tdata(41) <= \<const0>\;
  m_axis_5_tdata(40) <= \<const0>\;
  m_axis_5_tdata(39) <= \<const0>\;
  m_axis_5_tdata(38) <= \<const0>\;
  m_axis_5_tdata(37) <= \<const0>\;
  m_axis_5_tdata(36) <= \<const0>\;
  m_axis_5_tdata(35) <= \<const0>\;
  m_axis_5_tdata(34) <= \<const0>\;
  m_axis_5_tdata(33) <= \<const0>\;
  m_axis_5_tdata(32) <= \<const0>\;
  m_axis_5_tdata(31) <= \<const0>\;
  m_axis_5_tdata(30) <= \<const0>\;
  m_axis_5_tdata(29) <= \<const0>\;
  m_axis_5_tdata(28) <= \<const0>\;
  m_axis_5_tdata(27) <= \<const0>\;
  m_axis_5_tdata(26) <= \<const0>\;
  m_axis_5_tdata(25) <= \<const0>\;
  m_axis_5_tdata(24) <= \<const0>\;
  m_axis_5_tdata(23) <= \<const0>\;
  m_axis_5_tdata(22) <= \<const0>\;
  m_axis_5_tdata(21) <= \<const0>\;
  m_axis_5_tdata(20) <= \<const0>\;
  m_axis_5_tdata(19) <= \<const0>\;
  m_axis_5_tdata(18) <= \<const0>\;
  m_axis_5_tdata(17) <= \<const0>\;
  m_axis_5_tdata(16) <= \<const0>\;
  m_axis_5_tdata(15) <= \<const0>\;
  m_axis_5_tdata(14) <= \<const0>\;
  m_axis_5_tdata(13) <= \<const0>\;
  m_axis_5_tdata(12) <= \<const0>\;
  m_axis_5_tdata(11) <= \<const0>\;
  m_axis_5_tdata(10) <= \<const0>\;
  m_axis_5_tdata(9) <= \<const0>\;
  m_axis_5_tdata(8) <= \<const0>\;
  m_axis_5_tdata(7) <= \<const0>\;
  m_axis_5_tdata(6) <= \<const0>\;
  m_axis_5_tdata(5) <= \<const0>\;
  m_axis_5_tdata(4) <= \<const0>\;
  m_axis_5_tdata(3) <= \<const0>\;
  m_axis_5_tdata(2) <= \<const0>\;
  m_axis_5_tdata(1) <= \<const0>\;
  m_axis_5_tdata(0) <= \<const0>\;
  m_axis_5_tdest(3) <= \<const0>\;
  m_axis_5_tdest(2) <= \<const0>\;
  m_axis_5_tdest(1) <= \<const0>\;
  m_axis_5_tdest(0) <= \<const0>\;
  m_axis_5_tid(3) <= \<const0>\;
  m_axis_5_tid(2) <= \<const0>\;
  m_axis_5_tid(1) <= \<const0>\;
  m_axis_5_tid(0) <= \<const0>\;
  m_axis_5_tkeep(7) <= \<const0>\;
  m_axis_5_tkeep(6) <= \<const0>\;
  m_axis_5_tkeep(5) <= \<const0>\;
  m_axis_5_tkeep(4) <= \<const0>\;
  m_axis_5_tkeep(3) <= \<const0>\;
  m_axis_5_tkeep(2) <= \<const0>\;
  m_axis_5_tkeep(1) <= \<const0>\;
  m_axis_5_tkeep(0) <= \<const0>\;
  m_axis_5_tlast <= \<const0>\;
  m_axis_5_tstrb(7) <= \<const0>\;
  m_axis_5_tstrb(6) <= \<const0>\;
  m_axis_5_tstrb(5) <= \<const0>\;
  m_axis_5_tstrb(4) <= \<const0>\;
  m_axis_5_tstrb(3) <= \<const0>\;
  m_axis_5_tstrb(2) <= \<const0>\;
  m_axis_5_tstrb(1) <= \<const0>\;
  m_axis_5_tstrb(0) <= \<const0>\;
  m_axis_5_tuser(7) <= \<const0>\;
  m_axis_5_tuser(6) <= \<const0>\;
  m_axis_5_tuser(5) <= \<const0>\;
  m_axis_5_tuser(4) <= \<const0>\;
  m_axis_5_tuser(3) <= \<const0>\;
  m_axis_5_tuser(2) <= \<const0>\;
  m_axis_5_tuser(1) <= \<const0>\;
  m_axis_5_tuser(0) <= \<const0>\;
  m_axis_5_tvalid <= \<const0>\;
  m_axis_6_tdata(63) <= \<const0>\;
  m_axis_6_tdata(62) <= \<const0>\;
  m_axis_6_tdata(61) <= \<const0>\;
  m_axis_6_tdata(60) <= \<const0>\;
  m_axis_6_tdata(59) <= \<const0>\;
  m_axis_6_tdata(58) <= \<const0>\;
  m_axis_6_tdata(57) <= \<const0>\;
  m_axis_6_tdata(56) <= \<const0>\;
  m_axis_6_tdata(55) <= \<const0>\;
  m_axis_6_tdata(54) <= \<const0>\;
  m_axis_6_tdata(53) <= \<const0>\;
  m_axis_6_tdata(52) <= \<const0>\;
  m_axis_6_tdata(51) <= \<const0>\;
  m_axis_6_tdata(50) <= \<const0>\;
  m_axis_6_tdata(49) <= \<const0>\;
  m_axis_6_tdata(48) <= \<const0>\;
  m_axis_6_tdata(47) <= \<const0>\;
  m_axis_6_tdata(46) <= \<const0>\;
  m_axis_6_tdata(45) <= \<const0>\;
  m_axis_6_tdata(44) <= \<const0>\;
  m_axis_6_tdata(43) <= \<const0>\;
  m_axis_6_tdata(42) <= \<const0>\;
  m_axis_6_tdata(41) <= \<const0>\;
  m_axis_6_tdata(40) <= \<const0>\;
  m_axis_6_tdata(39) <= \<const0>\;
  m_axis_6_tdata(38) <= \<const0>\;
  m_axis_6_tdata(37) <= \<const0>\;
  m_axis_6_tdata(36) <= \<const0>\;
  m_axis_6_tdata(35) <= \<const0>\;
  m_axis_6_tdata(34) <= \<const0>\;
  m_axis_6_tdata(33) <= \<const0>\;
  m_axis_6_tdata(32) <= \<const0>\;
  m_axis_6_tdata(31) <= \<const0>\;
  m_axis_6_tdata(30) <= \<const0>\;
  m_axis_6_tdata(29) <= \<const0>\;
  m_axis_6_tdata(28) <= \<const0>\;
  m_axis_6_tdata(27) <= \<const0>\;
  m_axis_6_tdata(26) <= \<const0>\;
  m_axis_6_tdata(25) <= \<const0>\;
  m_axis_6_tdata(24) <= \<const0>\;
  m_axis_6_tdata(23) <= \<const0>\;
  m_axis_6_tdata(22) <= \<const0>\;
  m_axis_6_tdata(21) <= \<const0>\;
  m_axis_6_tdata(20) <= \<const0>\;
  m_axis_6_tdata(19) <= \<const0>\;
  m_axis_6_tdata(18) <= \<const0>\;
  m_axis_6_tdata(17) <= \<const0>\;
  m_axis_6_tdata(16) <= \<const0>\;
  m_axis_6_tdata(15) <= \<const0>\;
  m_axis_6_tdata(14) <= \<const0>\;
  m_axis_6_tdata(13) <= \<const0>\;
  m_axis_6_tdata(12) <= \<const0>\;
  m_axis_6_tdata(11) <= \<const0>\;
  m_axis_6_tdata(10) <= \<const0>\;
  m_axis_6_tdata(9) <= \<const0>\;
  m_axis_6_tdata(8) <= \<const0>\;
  m_axis_6_tdata(7) <= \<const0>\;
  m_axis_6_tdata(6) <= \<const0>\;
  m_axis_6_tdata(5) <= \<const0>\;
  m_axis_6_tdata(4) <= \<const0>\;
  m_axis_6_tdata(3) <= \<const0>\;
  m_axis_6_tdata(2) <= \<const0>\;
  m_axis_6_tdata(1) <= \<const0>\;
  m_axis_6_tdata(0) <= \<const0>\;
  m_axis_6_tdest(3) <= \<const0>\;
  m_axis_6_tdest(2) <= \<const0>\;
  m_axis_6_tdest(1) <= \<const0>\;
  m_axis_6_tdest(0) <= \<const0>\;
  m_axis_6_tid(3) <= \<const0>\;
  m_axis_6_tid(2) <= \<const0>\;
  m_axis_6_tid(1) <= \<const0>\;
  m_axis_6_tid(0) <= \<const0>\;
  m_axis_6_tkeep(7) <= \<const0>\;
  m_axis_6_tkeep(6) <= \<const0>\;
  m_axis_6_tkeep(5) <= \<const0>\;
  m_axis_6_tkeep(4) <= \<const0>\;
  m_axis_6_tkeep(3) <= \<const0>\;
  m_axis_6_tkeep(2) <= \<const0>\;
  m_axis_6_tkeep(1) <= \<const0>\;
  m_axis_6_tkeep(0) <= \<const0>\;
  m_axis_6_tlast <= \<const0>\;
  m_axis_6_tstrb(7) <= \<const0>\;
  m_axis_6_tstrb(6) <= \<const0>\;
  m_axis_6_tstrb(5) <= \<const0>\;
  m_axis_6_tstrb(4) <= \<const0>\;
  m_axis_6_tstrb(3) <= \<const0>\;
  m_axis_6_tstrb(2) <= \<const0>\;
  m_axis_6_tstrb(1) <= \<const0>\;
  m_axis_6_tstrb(0) <= \<const0>\;
  m_axis_6_tuser(7) <= \<const0>\;
  m_axis_6_tuser(6) <= \<const0>\;
  m_axis_6_tuser(5) <= \<const0>\;
  m_axis_6_tuser(4) <= \<const0>\;
  m_axis_6_tuser(3) <= \<const0>\;
  m_axis_6_tuser(2) <= \<const0>\;
  m_axis_6_tuser(1) <= \<const0>\;
  m_axis_6_tuser(0) <= \<const0>\;
  m_axis_6_tvalid <= \<const0>\;
  m_axis_7_tdata(63) <= \<const0>\;
  m_axis_7_tdata(62) <= \<const0>\;
  m_axis_7_tdata(61) <= \<const0>\;
  m_axis_7_tdata(60) <= \<const0>\;
  m_axis_7_tdata(59) <= \<const0>\;
  m_axis_7_tdata(58) <= \<const0>\;
  m_axis_7_tdata(57) <= \<const0>\;
  m_axis_7_tdata(56) <= \<const0>\;
  m_axis_7_tdata(55) <= \<const0>\;
  m_axis_7_tdata(54) <= \<const0>\;
  m_axis_7_tdata(53) <= \<const0>\;
  m_axis_7_tdata(52) <= \<const0>\;
  m_axis_7_tdata(51) <= \<const0>\;
  m_axis_7_tdata(50) <= \<const0>\;
  m_axis_7_tdata(49) <= \<const0>\;
  m_axis_7_tdata(48) <= \<const0>\;
  m_axis_7_tdata(47) <= \<const0>\;
  m_axis_7_tdata(46) <= \<const0>\;
  m_axis_7_tdata(45) <= \<const0>\;
  m_axis_7_tdata(44) <= \<const0>\;
  m_axis_7_tdata(43) <= \<const0>\;
  m_axis_7_tdata(42) <= \<const0>\;
  m_axis_7_tdata(41) <= \<const0>\;
  m_axis_7_tdata(40) <= \<const0>\;
  m_axis_7_tdata(39) <= \<const0>\;
  m_axis_7_tdata(38) <= \<const0>\;
  m_axis_7_tdata(37) <= \<const0>\;
  m_axis_7_tdata(36) <= \<const0>\;
  m_axis_7_tdata(35) <= \<const0>\;
  m_axis_7_tdata(34) <= \<const0>\;
  m_axis_7_tdata(33) <= \<const0>\;
  m_axis_7_tdata(32) <= \<const0>\;
  m_axis_7_tdata(31) <= \<const0>\;
  m_axis_7_tdata(30) <= \<const0>\;
  m_axis_7_tdata(29) <= \<const0>\;
  m_axis_7_tdata(28) <= \<const0>\;
  m_axis_7_tdata(27) <= \<const0>\;
  m_axis_7_tdata(26) <= \<const0>\;
  m_axis_7_tdata(25) <= \<const0>\;
  m_axis_7_tdata(24) <= \<const0>\;
  m_axis_7_tdata(23) <= \<const0>\;
  m_axis_7_tdata(22) <= \<const0>\;
  m_axis_7_tdata(21) <= \<const0>\;
  m_axis_7_tdata(20) <= \<const0>\;
  m_axis_7_tdata(19) <= \<const0>\;
  m_axis_7_tdata(18) <= \<const0>\;
  m_axis_7_tdata(17) <= \<const0>\;
  m_axis_7_tdata(16) <= \<const0>\;
  m_axis_7_tdata(15) <= \<const0>\;
  m_axis_7_tdata(14) <= \<const0>\;
  m_axis_7_tdata(13) <= \<const0>\;
  m_axis_7_tdata(12) <= \<const0>\;
  m_axis_7_tdata(11) <= \<const0>\;
  m_axis_7_tdata(10) <= \<const0>\;
  m_axis_7_tdata(9) <= \<const0>\;
  m_axis_7_tdata(8) <= \<const0>\;
  m_axis_7_tdata(7) <= \<const0>\;
  m_axis_7_tdata(6) <= \<const0>\;
  m_axis_7_tdata(5) <= \<const0>\;
  m_axis_7_tdata(4) <= \<const0>\;
  m_axis_7_tdata(3) <= \<const0>\;
  m_axis_7_tdata(2) <= \<const0>\;
  m_axis_7_tdata(1) <= \<const0>\;
  m_axis_7_tdata(0) <= \<const0>\;
  m_axis_7_tdest(3) <= \<const0>\;
  m_axis_7_tdest(2) <= \<const0>\;
  m_axis_7_tdest(1) <= \<const0>\;
  m_axis_7_tdest(0) <= \<const0>\;
  m_axis_7_tid(3) <= \<const0>\;
  m_axis_7_tid(2) <= \<const0>\;
  m_axis_7_tid(1) <= \<const0>\;
  m_axis_7_tid(0) <= \<const0>\;
  m_axis_7_tkeep(7) <= \<const0>\;
  m_axis_7_tkeep(6) <= \<const0>\;
  m_axis_7_tkeep(5) <= \<const0>\;
  m_axis_7_tkeep(4) <= \<const0>\;
  m_axis_7_tkeep(3) <= \<const0>\;
  m_axis_7_tkeep(2) <= \<const0>\;
  m_axis_7_tkeep(1) <= \<const0>\;
  m_axis_7_tkeep(0) <= \<const0>\;
  m_axis_7_tlast <= \<const0>\;
  m_axis_7_tstrb(7) <= \<const0>\;
  m_axis_7_tstrb(6) <= \<const0>\;
  m_axis_7_tstrb(5) <= \<const0>\;
  m_axis_7_tstrb(4) <= \<const0>\;
  m_axis_7_tstrb(3) <= \<const0>\;
  m_axis_7_tstrb(2) <= \<const0>\;
  m_axis_7_tstrb(1) <= \<const0>\;
  m_axis_7_tstrb(0) <= \<const0>\;
  m_axis_7_tuser(7) <= \<const0>\;
  m_axis_7_tuser(6) <= \<const0>\;
  m_axis_7_tuser(5) <= \<const0>\;
  m_axis_7_tuser(4) <= \<const0>\;
  m_axis_7_tuser(3) <= \<const0>\;
  m_axis_7_tuser(2) <= \<const0>\;
  m_axis_7_tuser(1) <= \<const0>\;
  m_axis_7_tuser(0) <= \<const0>\;
  m_axis_7_tvalid <= \<const0>\;
  s_axi_awready <= \^s_axi_wready\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_wready <= \^s_axi_wready\;
  s_axis_3_tready <= \<const0>\;
  s_axis_4_tready <= \<const0>\;
  s_axis_5_tready <= \<const0>\;
  s_axis_6_tready <= \<const0>\;
  s_axis_7_tready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
XD_ADAPTER_CORE_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_core
     port map (
      \NEW_INTRO.full_n_reg\ => s_axis_0_tready,
      \NEW_INTRO.full_n_reg_0\ => s_axis_1_tready,
      \SAME_WIDTH_GEN.axis_vld_reg\ => m_axis_0_tvalid,
      S_AXIS_TDATA(191 downto 128) => s_axis_2_tdata(63 downto 0),
      S_AXIS_TDATA(127 downto 64) => s_axis_1_tdata(63 downto 0),
      S_AXIS_TDATA(63 downto 0) => s_axis_0_tdata(63 downto 0),
      S_AXI_AWREADY => \^s_axi_wready\,
      aclk => aclk,
      ap_done => \^ap_done\,
      ap_fifo_iarg_2_dout(63 downto 0) => ap_fifo_iarg_2_dout(63 downto 0),
      ap_fifo_iarg_2_empty_n => ap_fifo_iarg_2_empty_n,
      ap_fifo_iarg_2_read => ap_fifo_iarg_2_read,
      ap_fifo_oarg_0_din(63 downto 0) => ap_fifo_oarg_0_din(63 downto 0),
      ap_fifo_oarg_0_full_n => ap_fifo_oarg_0_full_n,
      ap_fifo_oarg_0_write => ap_fifo_oarg_0_write,
      ap_iarg_1_din(63 downto 0) => ap_iarg_1_din(63 downto 0),
      ap_iarg_1_we(0) => ap_iarg_1_we(0),
      ap_iarg_addr(20 downto 10) => ap_iarg_1_addr(13 downto 3),
      ap_iarg_addr(9 downto 0) => ap_iarg_0_addr(9 downto 0),
      ap_iarg_ce(1) => ap_iarg_1_ce,
      ap_iarg_ce(0) => ap_iarg_0_ce,
      ap_iarg_dout(71 downto 8) => ap_iarg_1_dout(63 downto 0),
      ap_iarg_dout(7 downto 0) => ap_iarg_0_dout(7 downto 0),
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_start => ap_start,
      aresetn => aresetn,
      interrupt => interrupt,
      m_axis_0_tdata(63 downto 0) => m_axis_0_tdata(63 downto 0),
      m_axis_0_tdest(3 downto 0) => m_axis_0_tdest(3 downto 0),
      m_axis_0_tlast => m_axis_0_tlast,
      m_axis_0_tready => m_axis_0_tready,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      rd_data_vld_reg => s_axi_rvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(7 downto 0) => s_axi_araddr(9 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(7 downto 0) => s_axi_awaddr(9 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      s_axis_0_tlast => s_axis_0_tlast,
      s_axis_0_tvalid => s_axis_0_tvalid,
      s_axis_1_tlast => s_axis_1_tlast,
      s_axis_1_tvalid => s_axis_1_tvalid,
      s_axis_2_tlast => s_axis_2_tlast,
      s_axis_2_tready => s_axis_2_tready,
      s_axis_2_tvalid => s_axis_2_tvalid,
      s_axis_aclk => s_axis_aclk,
      s_axis_aresetn => s_axis_aresetn,
      wr_resp_vld_reg => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_aresetn : in STD_LOGIC;
    s_axis_0_tvalid : in STD_LOGIC;
    s_axis_0_tready : out STD_LOGIC;
    s_axis_0_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_0_tlast : in STD_LOGIC;
    s_axis_0_tid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_0_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_0_tuser : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_1_tvalid : in STD_LOGIC;
    s_axis_1_tready : out STD_LOGIC;
    s_axis_1_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_1_tlast : in STD_LOGIC;
    s_axis_1_tid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_1_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_1_tuser : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_2_tvalid : in STD_LOGIC;
    s_axis_2_tready : out STD_LOGIC;
    s_axis_2_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_2_tlast : in STD_LOGIC;
    s_axis_2_tid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_2_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_2_tuser : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_iarg_0_clk : in STD_LOGIC;
    ap_iarg_0_rst : in STD_LOGIC;
    ap_iarg_0_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_0_ce : in STD_LOGIC;
    ap_iarg_0_we : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_iarg_0_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_iarg_0_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_iarg_1_clk : in STD_LOGIC;
    ap_iarg_1_rst : in STD_LOGIC;
    ap_iarg_1_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_iarg_1_ce : in STD_LOGIC;
    ap_iarg_1_we : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_iarg_1_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_iarg_1_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_fifo_iarg_2_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_fifo_iarg_2_read : in STD_LOGIC;
    ap_fifo_iarg_2_empty_n : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    m_axis_0_tvalid : out STD_LOGIC;
    m_axis_0_tready : in STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_0_tlast : out STD_LOGIC;
    m_axis_0_tid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_0_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_0_tuser : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_fifo_oarg_0_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_fifo_oarg_0_write : in STD_LOGIC;
    ap_fifo_oarg_0_full_n : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    ap_ready : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    ap_continue : out STD_LOGIC;
    ap_idle : in STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dtpu_axis_accelerator_ada_0_0,axis_accelerator_adapter,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axis_accelerator_adapter,Vivado 2019.2.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_ap_fifo_iarg_0_empty_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_fifo_iarg_1_empty_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_fifo_iarg_3_empty_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_fifo_iarg_4_empty_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_fifo_iarg_5_empty_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_fifo_iarg_6_empty_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_fifo_iarg_7_empty_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_fifo_oarg_1_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_fifo_oarg_2_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_fifo_oarg_3_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_fifo_oarg_4_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_fifo_oarg_5_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_fifo_oarg_6_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_fifo_oarg_7_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_iscalar_0_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_iscalar_10_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_iscalar_11_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_iscalar_12_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_iscalar_13_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_iscalar_14_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_iscalar_15_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_iscalar_1_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_iscalar_2_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_iscalar_3_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_iscalar_4_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_iscalar_5_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_iscalar_6_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_iscalar_7_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_iscalar_8_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_iscalar_9_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_oscalar_0_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_oscalar_10_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_oscalar_11_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_oscalar_12_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_oscalar_13_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_oscalar_14_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_oscalar_15_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_oscalar_1_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_oscalar_2_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_oscalar_3_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_oscalar_4_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_oscalar_5_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_oscalar_6_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_oscalar_7_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_oscalar_8_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_oscalar_9_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_1_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_1_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_2_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_2_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_3_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_3_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_4_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_4_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_5_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_5_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_6_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_6_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_7_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_7_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_3_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_4_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_5_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_6_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_7_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ap_fifo_iarg_0_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_ap_fifo_iarg_1_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_ap_fifo_iarg_3_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_fifo_iarg_4_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_fifo_iarg_5_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_fifo_iarg_6_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_fifo_iarg_7_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iarg_2_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_ap_iarg_3_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iarg_4_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iarg_5_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iarg_6_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iarg_7_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iscalar_0_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iscalar_10_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iscalar_11_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iscalar_12_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iscalar_13_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iscalar_14_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iscalar_15_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iscalar_1_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iscalar_2_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iscalar_3_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iscalar_4_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iscalar_5_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iscalar_6_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iscalar_7_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iscalar_8_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_iscalar_9_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_oarg_0_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_ap_oarg_1_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_oarg_2_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_oarg_3_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_oarg_4_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_oarg_5_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_oarg_6_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_ap_oarg_7_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axis_0_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_0_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_1_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axis_1_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_1_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_1_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_1_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_1_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_2_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axis_2_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_2_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_2_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_2_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_2_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_3_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axis_3_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_3_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_3_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_3_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_3_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_4_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axis_4_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_4_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_4_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_4_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_4_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_5_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axis_5_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_5_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_5_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_5_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_5_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_6_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axis_6_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_6_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_6_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_6_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_6_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_7_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axis_7_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_7_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_7_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_7_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_7_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute C_AP_ADAPTER_ID : integer;
  attribute C_AP_ADAPTER_ID of U0 : label is 1;
  attribute C_AP_IARG_0_DWIDTH : integer;
  attribute C_AP_IARG_0_DWIDTH of U0 : label is 8;
  attribute C_AP_IARG_1_DWIDTH : integer;
  attribute C_AP_IARG_1_DWIDTH of U0 : label is 64;
  attribute C_AP_IARG_2_DWIDTH : integer;
  attribute C_AP_IARG_2_DWIDTH of U0 : label is 64;
  attribute C_AP_IARG_3_DWIDTH : integer;
  attribute C_AP_IARG_3_DWIDTH of U0 : label is 32;
  attribute C_AP_IARG_4_DWIDTH : integer;
  attribute C_AP_IARG_4_DWIDTH of U0 : label is 32;
  attribute C_AP_IARG_5_DWIDTH : integer;
  attribute C_AP_IARG_5_DWIDTH of U0 : label is 32;
  attribute C_AP_IARG_6_DWIDTH : integer;
  attribute C_AP_IARG_6_DWIDTH of U0 : label is 32;
  attribute C_AP_IARG_7_DWIDTH : integer;
  attribute C_AP_IARG_7_DWIDTH of U0 : label is 32;
  attribute C_AP_IARG_DIM_1 : string;
  attribute C_AP_IARG_DIM_1 of U0 : label is "256'b0000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000";
  attribute C_AP_IARG_DIM_2 : string;
  attribute C_AP_IARG_DIM_2 of U0 : label is "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute C_AP_IARG_FORMAT_DIM : string;
  attribute C_AP_IARG_FORMAT_DIM of U0 : label is "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute C_AP_IARG_FORMAT_FACTOR : string;
  attribute C_AP_IARG_FORMAT_FACTOR of U0 : label is "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute C_AP_IARG_FORMAT_TYPE : string;
  attribute C_AP_IARG_FORMAT_TYPE of U0 : label is "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_AP_IARG_MB_DEPTH : string;
  attribute C_AP_IARG_MB_DEPTH of U0 : label is "256'b0000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000001";
  attribute C_AP_IARG_N_DIM : string;
  attribute C_AP_IARG_N_DIM of U0 : label is "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute C_AP_IARG_TYPE : string;
  attribute C_AP_IARG_TYPE of U0 : label is "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
  attribute C_AP_IARG_WIDTH : string;
  attribute C_AP_IARG_WIDTH of U0 : label is "256'b0000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000001000";
  attribute C_AP_ISCALAR_DOUT_WIDTH : integer;
  attribute C_AP_ISCALAR_DOUT_WIDTH of U0 : label is 32;
  attribute C_AP_ISCALAR_IO_DOUT_WIDTH : integer;
  attribute C_AP_ISCALAR_IO_DOUT_WIDTH of U0 : label is 32;
  attribute C_AP_OARG_0_DWIDTH : integer;
  attribute C_AP_OARG_0_DWIDTH of U0 : label is 64;
  attribute C_AP_OARG_1_DWIDTH : integer;
  attribute C_AP_OARG_1_DWIDTH of U0 : label is 32;
  attribute C_AP_OARG_2_DWIDTH : integer;
  attribute C_AP_OARG_2_DWIDTH of U0 : label is 32;
  attribute C_AP_OARG_3_DWIDTH : integer;
  attribute C_AP_OARG_3_DWIDTH of U0 : label is 32;
  attribute C_AP_OARG_4_DWIDTH : integer;
  attribute C_AP_OARG_4_DWIDTH of U0 : label is 32;
  attribute C_AP_OARG_5_DWIDTH : integer;
  attribute C_AP_OARG_5_DWIDTH of U0 : label is 32;
  attribute C_AP_OARG_6_DWIDTH : integer;
  attribute C_AP_OARG_6_DWIDTH of U0 : label is 32;
  attribute C_AP_OARG_7_DWIDTH : integer;
  attribute C_AP_OARG_7_DWIDTH of U0 : label is 32;
  attribute C_AP_OARG_DIM : string;
  attribute C_AP_OARG_DIM of U0 : label is "1024'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000010000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000100000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000010000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000100000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000010000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000001000";
  attribute C_AP_OARG_DIM_1 : string;
  attribute C_AP_OARG_DIM_1 of U0 : label is "256'b0000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000100000000000";
  attribute C_AP_OARG_DIM_2 : string;
  attribute C_AP_OARG_DIM_2 of U0 : label is "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute C_AP_OARG_FORMAT_DIM : string;
  attribute C_AP_OARG_FORMAT_DIM of U0 : label is "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute C_AP_OARG_FORMAT_FACTOR : string;
  attribute C_AP_OARG_FORMAT_FACTOR of U0 : label is "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute C_AP_OARG_FORMAT_TYPE : string;
  attribute C_AP_OARG_FORMAT_TYPE of U0 : label is "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_AP_OARG_MB_DEPTH : string;
  attribute C_AP_OARG_MB_DEPTH of U0 : label is "256'b0000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100";
  attribute C_AP_OARG_N_DIM : string;
  attribute C_AP_OARG_N_DIM of U0 : label is "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute C_AP_OARG_TYPE : string;
  attribute C_AP_OARG_TYPE of U0 : label is "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
  attribute C_AP_OARG_WIDTH : string;
  attribute C_AP_OARG_WIDTH of U0 : label is "256'b0000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001000000";
  attribute C_AP_OSCALAR_DIN_WIDTH : integer;
  attribute C_AP_OSCALAR_DIN_WIDTH of U0 : label is 32;
  attribute C_AP_OSCALAR_IO_DIN_WIDTH : integer;
  attribute C_AP_OSCALAR_IO_DIN_WIDTH of U0 : label is 32;
  attribute C_ENABLE_STREAM_CLK : integer;
  attribute C_ENABLE_STREAM_CLK of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_INPUT_SCALAR_0_WIDTH : integer;
  attribute C_INPUT_SCALAR_0_WIDTH of U0 : label is 32;
  attribute C_INPUT_SCALAR_10_WIDTH : integer;
  attribute C_INPUT_SCALAR_10_WIDTH of U0 : label is 32;
  attribute C_INPUT_SCALAR_11_WIDTH : integer;
  attribute C_INPUT_SCALAR_11_WIDTH of U0 : label is 32;
  attribute C_INPUT_SCALAR_12_WIDTH : integer;
  attribute C_INPUT_SCALAR_12_WIDTH of U0 : label is 32;
  attribute C_INPUT_SCALAR_13_WIDTH : integer;
  attribute C_INPUT_SCALAR_13_WIDTH of U0 : label is 32;
  attribute C_INPUT_SCALAR_14_WIDTH : integer;
  attribute C_INPUT_SCALAR_14_WIDTH of U0 : label is 32;
  attribute C_INPUT_SCALAR_15_WIDTH : integer;
  attribute C_INPUT_SCALAR_15_WIDTH of U0 : label is 32;
  attribute C_INPUT_SCALAR_1_WIDTH : integer;
  attribute C_INPUT_SCALAR_1_WIDTH of U0 : label is 32;
  attribute C_INPUT_SCALAR_2_WIDTH : integer;
  attribute C_INPUT_SCALAR_2_WIDTH of U0 : label is 32;
  attribute C_INPUT_SCALAR_3_WIDTH : integer;
  attribute C_INPUT_SCALAR_3_WIDTH of U0 : label is 32;
  attribute C_INPUT_SCALAR_4_WIDTH : integer;
  attribute C_INPUT_SCALAR_4_WIDTH of U0 : label is 32;
  attribute C_INPUT_SCALAR_5_WIDTH : integer;
  attribute C_INPUT_SCALAR_5_WIDTH of U0 : label is 32;
  attribute C_INPUT_SCALAR_6_WIDTH : integer;
  attribute C_INPUT_SCALAR_6_WIDTH of U0 : label is 32;
  attribute C_INPUT_SCALAR_7_WIDTH : integer;
  attribute C_INPUT_SCALAR_7_WIDTH of U0 : label is 32;
  attribute C_INPUT_SCALAR_8_WIDTH : integer;
  attribute C_INPUT_SCALAR_8_WIDTH of U0 : label is 32;
  attribute C_INPUT_SCALAR_9_WIDTH : integer;
  attribute C_INPUT_SCALAR_9_WIDTH of U0 : label is 32;
  attribute C_INPUT_SCALAR_DWIDTH : string;
  attribute C_INPUT_SCALAR_DWIDTH of U0 : label is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
  attribute C_INPUT_SCALAR_MODE : string;
  attribute C_INPUT_SCALAR_MODE of U0 : label is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_M_AXIS_TDATA_WIDTH : integer;
  attribute C_M_AXIS_TDATA_WIDTH of U0 : label is 64;
  attribute C_M_AXIS_TDEST_WIDTH : integer;
  attribute C_M_AXIS_TDEST_WIDTH of U0 : label is 4;
  attribute C_M_AXIS_TID_WIDTH : integer;
  attribute C_M_AXIS_TID_WIDTH of U0 : label is 4;
  attribute C_M_AXIS_TUSER_WIDTH : integer;
  attribute C_M_AXIS_TUSER_WIDTH of U0 : label is 8;
  attribute C_NONE : integer;
  attribute C_NONE of U0 : label is 2;
  attribute C_N_INOUT_SCALARS : integer;
  attribute C_N_INOUT_SCALARS of U0 : label is 0;
  attribute C_N_INPUT_ARGS : integer;
  attribute C_N_INPUT_ARGS of U0 : label is 3;
  attribute C_N_INPUT_SCALARS : integer;
  attribute C_N_INPUT_SCALARS of U0 : label is 0;
  attribute C_N_OUTPUT_ARGS : integer;
  attribute C_N_OUTPUT_ARGS of U0 : label is 1;
  attribute C_N_OUTPUT_SCALARS : integer;
  attribute C_N_OUTPUT_SCALARS of U0 : label is 0;
  attribute C_OUTPUT_SCALAR_0_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_0_WIDTH of U0 : label is 32;
  attribute C_OUTPUT_SCALAR_10_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_10_WIDTH of U0 : label is 32;
  attribute C_OUTPUT_SCALAR_11_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_11_WIDTH of U0 : label is 32;
  attribute C_OUTPUT_SCALAR_12_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_12_WIDTH of U0 : label is 32;
  attribute C_OUTPUT_SCALAR_13_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_13_WIDTH of U0 : label is 32;
  attribute C_OUTPUT_SCALAR_14_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_14_WIDTH of U0 : label is 32;
  attribute C_OUTPUT_SCALAR_15_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_15_WIDTH of U0 : label is 32;
  attribute C_OUTPUT_SCALAR_1_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_1_WIDTH of U0 : label is 32;
  attribute C_OUTPUT_SCALAR_2_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_2_WIDTH of U0 : label is 32;
  attribute C_OUTPUT_SCALAR_3_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_3_WIDTH of U0 : label is 32;
  attribute C_OUTPUT_SCALAR_4_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_4_WIDTH of U0 : label is 32;
  attribute C_OUTPUT_SCALAR_5_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_5_WIDTH of U0 : label is 32;
  attribute C_OUTPUT_SCALAR_6_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_6_WIDTH of U0 : label is 32;
  attribute C_OUTPUT_SCALAR_7_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_7_WIDTH of U0 : label is 32;
  attribute C_OUTPUT_SCALAR_8_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_8_WIDTH of U0 : label is 32;
  attribute C_OUTPUT_SCALAR_9_WIDTH : integer;
  attribute C_OUTPUT_SCALAR_9_WIDTH of U0 : label is 32;
  attribute C_OUTPUT_SCALAR_DWIDTH : string;
  attribute C_OUTPUT_SCALAR_DWIDTH of U0 : label is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
  attribute C_OUTPUT_SCALAR_MODE : string;
  attribute C_OUTPUT_SCALAR_MODE of U0 : label is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_S_AXIS_HAS_TKEEP : integer;
  attribute C_S_AXIS_HAS_TKEEP of U0 : label is 0;
  attribute C_S_AXIS_HAS_TSTRB : integer;
  attribute C_S_AXIS_HAS_TSTRB of U0 : label is 0;
  attribute C_S_AXIS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_TDATA_WIDTH of U0 : label is 64;
  attribute C_S_AXIS_TDEST_WIDTH : integer;
  attribute C_S_AXIS_TDEST_WIDTH of U0 : label is 4;
  attribute C_S_AXIS_TID_WIDTH : integer;
  attribute C_S_AXIS_TID_WIDTH of U0 : label is 4;
  attribute C_S_AXIS_TUSER_WIDTH : integer;
  attribute C_S_AXIS_TUSER_WIDTH of U0 : label is 8;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 13;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF AP_CTRL, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN dtpu_clk, INSERT_VIP 0";
  attribute x_interface_info of ap_continue : signal is "xilinx.com:interface:acc_handshake:1.0 AP_CTRL ap_continue";
  attribute x_interface_info of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 AP_CTRL ap_done";
  attribute x_interface_info of ap_fifo_iarg_2_empty_n : signal is "xilinx.com:interface:acc_fifo_read:1.0 AP_FIFO_IARG_2 EMPTY_N";
  attribute x_interface_info of ap_fifo_iarg_2_read : signal is "xilinx.com:interface:acc_fifo_read:1.0 AP_FIFO_IARG_2 RD_EN";
  attribute x_interface_info of ap_fifo_oarg_0_full_n : signal is "xilinx.com:interface:acc_fifo_write:1.0 AP_FIFO_OARG_0 FULL_N";
  attribute x_interface_info of ap_fifo_oarg_0_write : signal is "xilinx.com:interface:acc_fifo_write:1.0 AP_FIFO_OARG_0 WR_EN";
  attribute x_interface_info of ap_iarg_0_ce : signal is "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0 EN";
  attribute x_interface_info of ap_iarg_0_clk : signal is "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0 CLK";
  attribute x_interface_parameter of ap_iarg_0_clk : signal is "XIL_INTERFACENAME AP_BRAM_IARG_0, MASTER_TYPE BRAM_CTRL, MEM_SIZE 1024, MEM_WIDTH 8, MEM_ECC no, READ_LATENCY 1";
  attribute x_interface_info of ap_iarg_0_rst : signal is "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0 RST";
  attribute x_interface_info of ap_iarg_1_ce : signal is "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1 EN";
  attribute x_interface_info of ap_iarg_1_clk : signal is "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1 CLK";
  attribute x_interface_parameter of ap_iarg_1_clk : signal is "XIL_INTERFACENAME AP_BRAM_IARG_1, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 64, MEM_ECC no, READ_LATENCY 1";
  attribute x_interface_info of ap_iarg_1_rst : signal is "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1 RST";
  attribute x_interface_info of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 AP_CTRL ap_idle";
  attribute x_interface_info of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 AP_CTRL ap_ready";
  attribute x_interface_info of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 AP_CTRL ap_start";
  attribute x_interface_info of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute x_interface_parameter of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute x_interface_parameter of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of m_axis_0_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS_0 TLAST";
  attribute x_interface_info of m_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS_0 TREADY";
  attribute x_interface_info of m_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS_0 TVALID";
  attribute x_interface_parameter of m_axis_0_tvalid : signal is "XIL_INTERFACENAME M_AXIS_0, TDATA_NUM_BYTES 8, TDEST_WIDTH 4, TID_WIDTH 4, TUSER_WIDTH 8, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN dtpu_clk, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of m_axis_aclk : signal is "xilinx.com:signal:clock:1.0 m_axis_aclk CLK";
  attribute x_interface_parameter of m_axis_aclk : signal is "XIL_INTERFACENAME m_axis_aclk, ASSOCIATED_BUSIF M_AXIS_0:M_AXIS_1:M_AXIS_2:M_AXIS_3:M_AXIS_4:M_AXIS_5:M_AXIS_6:M_AXIS_7, ASSOCIATED_RESET m_axis_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN dtpu_clk, INSERT_VIP 0";
  attribute x_interface_info of m_axis_aresetn : signal is "xilinx.com:signal:reset:1.0 m_axis_aresetn RST";
  attribute x_interface_parameter of m_axis_aresetn : signal is "XIL_INTERFACENAME m_axis_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_aclk CLK";
  attribute x_interface_parameter of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN dtpu_clk, INSERT_VIP 0";
  attribute x_interface_info of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_aresetn RST";
  attribute x_interface_parameter of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute x_interface_info of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute x_interface_info of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute x_interface_info of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute x_interface_info of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute x_interface_info of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute x_interface_info of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute x_interface_info of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute x_interface_info of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute x_interface_info of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute x_interface_info of s_axis_0_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS_0 TLAST";
  attribute x_interface_info of s_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS_0 TREADY";
  attribute x_interface_info of s_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_0 TVALID";
  attribute x_interface_parameter of s_axis_0_tvalid : signal is "XIL_INTERFACENAME S_AXIS_0, TDATA_NUM_BYTES 8, TDEST_WIDTH 4, TID_WIDTH 4, TUSER_WIDTH 8, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN dtpu_clk, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of s_axis_1_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS_1 TLAST";
  attribute x_interface_info of s_axis_1_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS_1 TREADY";
  attribute x_interface_info of s_axis_1_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_1 TVALID";
  attribute x_interface_parameter of s_axis_1_tvalid : signal is "XIL_INTERFACENAME S_AXIS_1, TDATA_NUM_BYTES 8, TDEST_WIDTH 4, TID_WIDTH 4, TUSER_WIDTH 8, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN dtpu_clk, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of s_axis_2_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS_2 TLAST";
  attribute x_interface_info of s_axis_2_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS_2 TREADY";
  attribute x_interface_info of s_axis_2_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_2 TVALID";
  attribute x_interface_parameter of s_axis_2_tvalid : signal is "XIL_INTERFACENAME S_AXIS_2, TDATA_NUM_BYTES 8, TDEST_WIDTH 4, TID_WIDTH 4, TUSER_WIDTH 8, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN dtpu_clk, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of s_axis_aclk : signal is "xilinx.com:signal:clock:1.0 s_axis_aclk CLK";
  attribute x_interface_parameter of s_axis_aclk : signal is "XIL_INTERFACENAME s_axis_aclk, ASSOCIATED_BUSIF S_AXIS_0:S_AXIS_1:S_AXIS_2:S_AXIS_3:S_AXIS_4:S_AXIS_5:S_AXIS_6:S_AXIS_7, ASSOCIATED_RESET s_axis_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN dtpu_clk, INSERT_VIP 0";
  attribute x_interface_info of s_axis_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axis_aresetn RST";
  attribute x_interface_parameter of s_axis_aresetn : signal is "XIL_INTERFACENAME s_axis_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of ap_fifo_iarg_2_dout : signal is "xilinx.com:interface:acc_fifo_read:1.0 AP_FIFO_IARG_2 RD_DATA";
  attribute x_interface_info of ap_fifo_oarg_0_din : signal is "xilinx.com:interface:acc_fifo_write:1.0 AP_FIFO_OARG_0 WR_DATA";
  attribute x_interface_info of ap_iarg_0_addr : signal is "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0 ADDR";
  attribute x_interface_info of ap_iarg_0_din : signal is "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0 DIN";
  attribute x_interface_info of ap_iarg_0_dout : signal is "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0 DOUT";
  attribute x_interface_info of ap_iarg_0_we : signal is "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0 WE";
  attribute x_interface_info of ap_iarg_1_addr : signal is "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1 ADDR";
  attribute x_interface_info of ap_iarg_1_din : signal is "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1 DIN";
  attribute x_interface_info of ap_iarg_1_dout : signal is "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1 DOUT";
  attribute x_interface_info of ap_iarg_1_we : signal is "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1 WE";
  attribute x_interface_info of m_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS_0 TDATA";
  attribute x_interface_info of m_axis_0_tdest : signal is "xilinx.com:interface:axis:1.0 M_AXIS_0 TDEST";
  attribute x_interface_info of m_axis_0_tid : signal is "xilinx.com:interface:axis:1.0 M_AXIS_0 TID";
  attribute x_interface_info of m_axis_0_tuser : signal is "xilinx.com:interface:axis:1.0 M_AXIS_0 TUSER";
  attribute x_interface_info of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute x_interface_info of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute x_interface_parameter of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 13, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN dtpu_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute x_interface_info of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute x_interface_info of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute x_interface_info of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute x_interface_info of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
  attribute x_interface_info of s_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_0 TDATA";
  attribute x_interface_info of s_axis_0_tdest : signal is "xilinx.com:interface:axis:1.0 S_AXIS_0 TDEST";
  attribute x_interface_info of s_axis_0_tid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_0 TID";
  attribute x_interface_info of s_axis_0_tuser : signal is "xilinx.com:interface:axis:1.0 S_AXIS_0 TUSER";
  attribute x_interface_info of s_axis_1_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_1 TDATA";
  attribute x_interface_info of s_axis_1_tdest : signal is "xilinx.com:interface:axis:1.0 S_AXIS_1 TDEST";
  attribute x_interface_info of s_axis_1_tid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_1 TID";
  attribute x_interface_info of s_axis_1_tuser : signal is "xilinx.com:interface:axis:1.0 S_AXIS_1 TUSER";
  attribute x_interface_info of s_axis_2_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_2 TDATA";
  attribute x_interface_info of s_axis_2_tdest : signal is "xilinx.com:interface:axis:1.0 S_AXIS_2 TDEST";
  attribute x_interface_info of s_axis_2_tid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_2 TID";
  attribute x_interface_info of s_axis_2_tuser : signal is "xilinx.com:interface:axis:1.0 S_AXIS_2 TUSER";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter
     port map (
      aclk => aclk,
      ap_continue => ap_continue,
      ap_done => ap_done,
      ap_fifo_iarg_0_dout(7 downto 0) => NLW_U0_ap_fifo_iarg_0_dout_UNCONNECTED(7 downto 0),
      ap_fifo_iarg_0_empty_n => NLW_U0_ap_fifo_iarg_0_empty_n_UNCONNECTED,
      ap_fifo_iarg_0_read => '0',
      ap_fifo_iarg_1_dout(63 downto 0) => NLW_U0_ap_fifo_iarg_1_dout_UNCONNECTED(63 downto 0),
      ap_fifo_iarg_1_empty_n => NLW_U0_ap_fifo_iarg_1_empty_n_UNCONNECTED,
      ap_fifo_iarg_1_read => '0',
      ap_fifo_iarg_2_dout(63 downto 0) => ap_fifo_iarg_2_dout(63 downto 0),
      ap_fifo_iarg_2_empty_n => ap_fifo_iarg_2_empty_n,
      ap_fifo_iarg_2_read => ap_fifo_iarg_2_read,
      ap_fifo_iarg_3_dout(31 downto 0) => NLW_U0_ap_fifo_iarg_3_dout_UNCONNECTED(31 downto 0),
      ap_fifo_iarg_3_empty_n => NLW_U0_ap_fifo_iarg_3_empty_n_UNCONNECTED,
      ap_fifo_iarg_3_read => '0',
      ap_fifo_iarg_4_dout(31 downto 0) => NLW_U0_ap_fifo_iarg_4_dout_UNCONNECTED(31 downto 0),
      ap_fifo_iarg_4_empty_n => NLW_U0_ap_fifo_iarg_4_empty_n_UNCONNECTED,
      ap_fifo_iarg_4_read => '0',
      ap_fifo_iarg_5_dout(31 downto 0) => NLW_U0_ap_fifo_iarg_5_dout_UNCONNECTED(31 downto 0),
      ap_fifo_iarg_5_empty_n => NLW_U0_ap_fifo_iarg_5_empty_n_UNCONNECTED,
      ap_fifo_iarg_5_read => '0',
      ap_fifo_iarg_6_dout(31 downto 0) => NLW_U0_ap_fifo_iarg_6_dout_UNCONNECTED(31 downto 0),
      ap_fifo_iarg_6_empty_n => NLW_U0_ap_fifo_iarg_6_empty_n_UNCONNECTED,
      ap_fifo_iarg_6_read => '0',
      ap_fifo_iarg_7_dout(31 downto 0) => NLW_U0_ap_fifo_iarg_7_dout_UNCONNECTED(31 downto 0),
      ap_fifo_iarg_7_empty_n => NLW_U0_ap_fifo_iarg_7_empty_n_UNCONNECTED,
      ap_fifo_iarg_7_read => '0',
      ap_fifo_oarg_0_din(63 downto 0) => ap_fifo_oarg_0_din(63 downto 0),
      ap_fifo_oarg_0_full_n => ap_fifo_oarg_0_full_n,
      ap_fifo_oarg_0_write => ap_fifo_oarg_0_write,
      ap_fifo_oarg_1_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_fifo_oarg_1_full_n => NLW_U0_ap_fifo_oarg_1_full_n_UNCONNECTED,
      ap_fifo_oarg_1_write => '0',
      ap_fifo_oarg_2_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_fifo_oarg_2_full_n => NLW_U0_ap_fifo_oarg_2_full_n_UNCONNECTED,
      ap_fifo_oarg_2_write => '0',
      ap_fifo_oarg_3_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_fifo_oarg_3_full_n => NLW_U0_ap_fifo_oarg_3_full_n_UNCONNECTED,
      ap_fifo_oarg_3_write => '0',
      ap_fifo_oarg_4_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_fifo_oarg_4_full_n => NLW_U0_ap_fifo_oarg_4_full_n_UNCONNECTED,
      ap_fifo_oarg_4_write => '0',
      ap_fifo_oarg_5_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_fifo_oarg_5_full_n => NLW_U0_ap_fifo_oarg_5_full_n_UNCONNECTED,
      ap_fifo_oarg_5_write => '0',
      ap_fifo_oarg_6_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_fifo_oarg_6_full_n => NLW_U0_ap_fifo_oarg_6_full_n_UNCONNECTED,
      ap_fifo_oarg_6_write => '0',
      ap_fifo_oarg_7_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_fifo_oarg_7_full_n => NLW_U0_ap_fifo_oarg_7_full_n_UNCONNECTED,
      ap_fifo_oarg_7_write => '0',
      ap_iarg_0_addr(31 downto 0) => ap_iarg_0_addr(31 downto 0),
      ap_iarg_0_ce => ap_iarg_0_ce,
      ap_iarg_0_clk => ap_iarg_0_clk,
      ap_iarg_0_din(7 downto 0) => ap_iarg_0_din(7 downto 0),
      ap_iarg_0_dout(7 downto 0) => ap_iarg_0_dout(7 downto 0),
      ap_iarg_0_rst => ap_iarg_0_rst,
      ap_iarg_0_we(0) => ap_iarg_0_we(0),
      ap_iarg_1_addr(31 downto 0) => ap_iarg_1_addr(31 downto 0),
      ap_iarg_1_ce => ap_iarg_1_ce,
      ap_iarg_1_clk => ap_iarg_1_clk,
      ap_iarg_1_din(63 downto 0) => ap_iarg_1_din(63 downto 0),
      ap_iarg_1_dout(63 downto 0) => ap_iarg_1_dout(63 downto 0),
      ap_iarg_1_rst => ap_iarg_1_rst,
      ap_iarg_1_we(7 downto 0) => ap_iarg_1_we(7 downto 0),
      ap_iarg_2_addr(31 downto 0) => B"00000000000000000000000000000000",
      ap_iarg_2_ce => '0',
      ap_iarg_2_clk => '0',
      ap_iarg_2_din(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      ap_iarg_2_dout(63 downto 0) => NLW_U0_ap_iarg_2_dout_UNCONNECTED(63 downto 0),
      ap_iarg_2_rst => '0',
      ap_iarg_2_we(7 downto 0) => B"00000000",
      ap_iarg_3_addr(31 downto 0) => B"00000000000000000000000000000000",
      ap_iarg_3_ce => '0',
      ap_iarg_3_clk => '0',
      ap_iarg_3_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_iarg_3_dout(31 downto 0) => NLW_U0_ap_iarg_3_dout_UNCONNECTED(31 downto 0),
      ap_iarg_3_rst => '0',
      ap_iarg_3_we(3 downto 0) => B"0000",
      ap_iarg_4_addr(31 downto 0) => B"00000000000000000000000000000000",
      ap_iarg_4_ce => '0',
      ap_iarg_4_clk => '0',
      ap_iarg_4_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_iarg_4_dout(31 downto 0) => NLW_U0_ap_iarg_4_dout_UNCONNECTED(31 downto 0),
      ap_iarg_4_rst => '0',
      ap_iarg_4_we(3 downto 0) => B"0000",
      ap_iarg_5_addr(31 downto 0) => B"00000000000000000000000000000000",
      ap_iarg_5_ce => '0',
      ap_iarg_5_clk => '0',
      ap_iarg_5_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_iarg_5_dout(31 downto 0) => NLW_U0_ap_iarg_5_dout_UNCONNECTED(31 downto 0),
      ap_iarg_5_rst => '0',
      ap_iarg_5_we(3 downto 0) => B"0000",
      ap_iarg_6_addr(31 downto 0) => B"00000000000000000000000000000000",
      ap_iarg_6_ce => '0',
      ap_iarg_6_clk => '0',
      ap_iarg_6_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_iarg_6_dout(31 downto 0) => NLW_U0_ap_iarg_6_dout_UNCONNECTED(31 downto 0),
      ap_iarg_6_rst => '0',
      ap_iarg_6_we(3 downto 0) => B"0000",
      ap_iarg_7_addr(31 downto 0) => B"00000000000000000000000000000000",
      ap_iarg_7_ce => '0',
      ap_iarg_7_clk => '0',
      ap_iarg_7_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_iarg_7_dout(31 downto 0) => NLW_U0_ap_iarg_7_dout_UNCONNECTED(31 downto 0),
      ap_iarg_7_rst => '0',
      ap_iarg_7_we(3 downto 0) => B"0000",
      ap_idle => ap_idle,
      ap_iscalar_0_ack => '0',
      ap_iscalar_0_dout(31 downto 0) => NLW_U0_ap_iscalar_0_dout_UNCONNECTED(31 downto 0),
      ap_iscalar_0_vld => NLW_U0_ap_iscalar_0_vld_UNCONNECTED,
      ap_iscalar_10_ack => '0',
      ap_iscalar_10_dout(31 downto 0) => NLW_U0_ap_iscalar_10_dout_UNCONNECTED(31 downto 0),
      ap_iscalar_10_vld => NLW_U0_ap_iscalar_10_vld_UNCONNECTED,
      ap_iscalar_11_ack => '0',
      ap_iscalar_11_dout(31 downto 0) => NLW_U0_ap_iscalar_11_dout_UNCONNECTED(31 downto 0),
      ap_iscalar_11_vld => NLW_U0_ap_iscalar_11_vld_UNCONNECTED,
      ap_iscalar_12_ack => '0',
      ap_iscalar_12_dout(31 downto 0) => NLW_U0_ap_iscalar_12_dout_UNCONNECTED(31 downto 0),
      ap_iscalar_12_vld => NLW_U0_ap_iscalar_12_vld_UNCONNECTED,
      ap_iscalar_13_ack => '0',
      ap_iscalar_13_dout(31 downto 0) => NLW_U0_ap_iscalar_13_dout_UNCONNECTED(31 downto 0),
      ap_iscalar_13_vld => NLW_U0_ap_iscalar_13_vld_UNCONNECTED,
      ap_iscalar_14_ack => '0',
      ap_iscalar_14_dout(31 downto 0) => NLW_U0_ap_iscalar_14_dout_UNCONNECTED(31 downto 0),
      ap_iscalar_14_vld => NLW_U0_ap_iscalar_14_vld_UNCONNECTED,
      ap_iscalar_15_ack => '0',
      ap_iscalar_15_dout(31 downto 0) => NLW_U0_ap_iscalar_15_dout_UNCONNECTED(31 downto 0),
      ap_iscalar_15_vld => NLW_U0_ap_iscalar_15_vld_UNCONNECTED,
      ap_iscalar_1_ack => '0',
      ap_iscalar_1_dout(31 downto 0) => NLW_U0_ap_iscalar_1_dout_UNCONNECTED(31 downto 0),
      ap_iscalar_1_vld => NLW_U0_ap_iscalar_1_vld_UNCONNECTED,
      ap_iscalar_2_ack => '0',
      ap_iscalar_2_dout(31 downto 0) => NLW_U0_ap_iscalar_2_dout_UNCONNECTED(31 downto 0),
      ap_iscalar_2_vld => NLW_U0_ap_iscalar_2_vld_UNCONNECTED,
      ap_iscalar_3_ack => '0',
      ap_iscalar_3_dout(31 downto 0) => NLW_U0_ap_iscalar_3_dout_UNCONNECTED(31 downto 0),
      ap_iscalar_3_vld => NLW_U0_ap_iscalar_3_vld_UNCONNECTED,
      ap_iscalar_4_ack => '0',
      ap_iscalar_4_dout(31 downto 0) => NLW_U0_ap_iscalar_4_dout_UNCONNECTED(31 downto 0),
      ap_iscalar_4_vld => NLW_U0_ap_iscalar_4_vld_UNCONNECTED,
      ap_iscalar_5_ack => '0',
      ap_iscalar_5_dout(31 downto 0) => NLW_U0_ap_iscalar_5_dout_UNCONNECTED(31 downto 0),
      ap_iscalar_5_vld => NLW_U0_ap_iscalar_5_vld_UNCONNECTED,
      ap_iscalar_6_ack => '0',
      ap_iscalar_6_dout(31 downto 0) => NLW_U0_ap_iscalar_6_dout_UNCONNECTED(31 downto 0),
      ap_iscalar_6_vld => NLW_U0_ap_iscalar_6_vld_UNCONNECTED,
      ap_iscalar_7_ack => '0',
      ap_iscalar_7_dout(31 downto 0) => NLW_U0_ap_iscalar_7_dout_UNCONNECTED(31 downto 0),
      ap_iscalar_7_vld => NLW_U0_ap_iscalar_7_vld_UNCONNECTED,
      ap_iscalar_8_ack => '0',
      ap_iscalar_8_dout(31 downto 0) => NLW_U0_ap_iscalar_8_dout_UNCONNECTED(31 downto 0),
      ap_iscalar_8_vld => NLW_U0_ap_iscalar_8_vld_UNCONNECTED,
      ap_iscalar_9_ack => '0',
      ap_iscalar_9_dout(31 downto 0) => NLW_U0_ap_iscalar_9_dout_UNCONNECTED(31 downto 0),
      ap_iscalar_9_vld => NLW_U0_ap_iscalar_9_vld_UNCONNECTED,
      ap_oarg_0_addr(31 downto 0) => B"00000000000000000000000000000000",
      ap_oarg_0_ce => '0',
      ap_oarg_0_clk => '0',
      ap_oarg_0_din(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      ap_oarg_0_dout(63 downto 0) => NLW_U0_ap_oarg_0_dout_UNCONNECTED(63 downto 0),
      ap_oarg_0_rst => '0',
      ap_oarg_0_we(7 downto 0) => B"00000000",
      ap_oarg_1_addr(31 downto 0) => B"00000000000000000000000000000000",
      ap_oarg_1_ce => '0',
      ap_oarg_1_clk => '0',
      ap_oarg_1_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oarg_1_dout(31 downto 0) => NLW_U0_ap_oarg_1_dout_UNCONNECTED(31 downto 0),
      ap_oarg_1_rst => '0',
      ap_oarg_1_we(3 downto 0) => B"0000",
      ap_oarg_2_addr(31 downto 0) => B"00000000000000000000000000000000",
      ap_oarg_2_ce => '0',
      ap_oarg_2_clk => '0',
      ap_oarg_2_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oarg_2_dout(31 downto 0) => NLW_U0_ap_oarg_2_dout_UNCONNECTED(31 downto 0),
      ap_oarg_2_rst => '0',
      ap_oarg_2_we(3 downto 0) => B"0000",
      ap_oarg_3_addr(31 downto 0) => B"00000000000000000000000000000000",
      ap_oarg_3_ce => '0',
      ap_oarg_3_clk => '0',
      ap_oarg_3_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oarg_3_dout(31 downto 0) => NLW_U0_ap_oarg_3_dout_UNCONNECTED(31 downto 0),
      ap_oarg_3_rst => '0',
      ap_oarg_3_we(3 downto 0) => B"0000",
      ap_oarg_4_addr(31 downto 0) => B"00000000000000000000000000000000",
      ap_oarg_4_ce => '0',
      ap_oarg_4_clk => '0',
      ap_oarg_4_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oarg_4_dout(31 downto 0) => NLW_U0_ap_oarg_4_dout_UNCONNECTED(31 downto 0),
      ap_oarg_4_rst => '0',
      ap_oarg_4_we(3 downto 0) => B"0000",
      ap_oarg_5_addr(31 downto 0) => B"00000000000000000000000000000000",
      ap_oarg_5_ce => '0',
      ap_oarg_5_clk => '0',
      ap_oarg_5_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oarg_5_dout(31 downto 0) => NLW_U0_ap_oarg_5_dout_UNCONNECTED(31 downto 0),
      ap_oarg_5_rst => '0',
      ap_oarg_5_we(3 downto 0) => B"0000",
      ap_oarg_6_addr(31 downto 0) => B"00000000000000000000000000000000",
      ap_oarg_6_ce => '0',
      ap_oarg_6_clk => '0',
      ap_oarg_6_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oarg_6_dout(31 downto 0) => NLW_U0_ap_oarg_6_dout_UNCONNECTED(31 downto 0),
      ap_oarg_6_rst => '0',
      ap_oarg_6_we(3 downto 0) => B"0000",
      ap_oarg_7_addr(31 downto 0) => B"00000000000000000000000000000000",
      ap_oarg_7_ce => '0',
      ap_oarg_7_clk => '0',
      ap_oarg_7_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oarg_7_dout(31 downto 0) => NLW_U0_ap_oarg_7_dout_UNCONNECTED(31 downto 0),
      ap_oarg_7_rst => '0',
      ap_oarg_7_we(3 downto 0) => B"0000",
      ap_oscalar_0_ack => NLW_U0_ap_oscalar_0_ack_UNCONNECTED,
      ap_oscalar_0_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oscalar_0_vld => '0',
      ap_oscalar_10_ack => NLW_U0_ap_oscalar_10_ack_UNCONNECTED,
      ap_oscalar_10_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oscalar_10_vld => '0',
      ap_oscalar_11_ack => NLW_U0_ap_oscalar_11_ack_UNCONNECTED,
      ap_oscalar_11_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oscalar_11_vld => '0',
      ap_oscalar_12_ack => NLW_U0_ap_oscalar_12_ack_UNCONNECTED,
      ap_oscalar_12_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oscalar_12_vld => '0',
      ap_oscalar_13_ack => NLW_U0_ap_oscalar_13_ack_UNCONNECTED,
      ap_oscalar_13_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oscalar_13_vld => '0',
      ap_oscalar_14_ack => NLW_U0_ap_oscalar_14_ack_UNCONNECTED,
      ap_oscalar_14_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oscalar_14_vld => '0',
      ap_oscalar_15_ack => NLW_U0_ap_oscalar_15_ack_UNCONNECTED,
      ap_oscalar_15_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oscalar_15_vld => '0',
      ap_oscalar_1_ack => NLW_U0_ap_oscalar_1_ack_UNCONNECTED,
      ap_oscalar_1_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oscalar_1_vld => '0',
      ap_oscalar_2_ack => NLW_U0_ap_oscalar_2_ack_UNCONNECTED,
      ap_oscalar_2_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oscalar_2_vld => '0',
      ap_oscalar_3_ack => NLW_U0_ap_oscalar_3_ack_UNCONNECTED,
      ap_oscalar_3_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oscalar_3_vld => '0',
      ap_oscalar_4_ack => NLW_U0_ap_oscalar_4_ack_UNCONNECTED,
      ap_oscalar_4_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oscalar_4_vld => '0',
      ap_oscalar_5_ack => NLW_U0_ap_oscalar_5_ack_UNCONNECTED,
      ap_oscalar_5_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oscalar_5_vld => '0',
      ap_oscalar_6_ack => NLW_U0_ap_oscalar_6_ack_UNCONNECTED,
      ap_oscalar_6_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oscalar_6_vld => '0',
      ap_oscalar_7_ack => NLW_U0_ap_oscalar_7_ack_UNCONNECTED,
      ap_oscalar_7_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oscalar_7_vld => '0',
      ap_oscalar_8_ack => NLW_U0_ap_oscalar_8_ack_UNCONNECTED,
      ap_oscalar_8_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oscalar_8_vld => '0',
      ap_oscalar_9_ack => NLW_U0_ap_oscalar_9_ack_UNCONNECTED,
      ap_oscalar_9_din(31 downto 0) => B"00000000000000000000000000000000",
      ap_oscalar_9_vld => '0',
      ap_ready => ap_ready,
      ap_start => ap_start,
      aresetn => aresetn,
      interrupt => interrupt,
      m_axis_0_aclk => '0',
      m_axis_0_aresetn => '0',
      m_axis_0_tdata(63 downto 0) => m_axis_0_tdata(63 downto 0),
      m_axis_0_tdest(3 downto 0) => m_axis_0_tdest(3 downto 0),
      m_axis_0_tid(3 downto 0) => m_axis_0_tid(3 downto 0),
      m_axis_0_tkeep(7 downto 0) => NLW_U0_m_axis_0_tkeep_UNCONNECTED(7 downto 0),
      m_axis_0_tlast => m_axis_0_tlast,
      m_axis_0_tready => m_axis_0_tready,
      m_axis_0_tstrb(7 downto 0) => NLW_U0_m_axis_0_tstrb_UNCONNECTED(7 downto 0),
      m_axis_0_tuser(7 downto 0) => m_axis_0_tuser(7 downto 0),
      m_axis_0_tvalid => m_axis_0_tvalid,
      m_axis_1_aclk => '0',
      m_axis_1_aresetn => '0',
      m_axis_1_tdata(63 downto 0) => NLW_U0_m_axis_1_tdata_UNCONNECTED(63 downto 0),
      m_axis_1_tdest(3 downto 0) => NLW_U0_m_axis_1_tdest_UNCONNECTED(3 downto 0),
      m_axis_1_tid(3 downto 0) => NLW_U0_m_axis_1_tid_UNCONNECTED(3 downto 0),
      m_axis_1_tkeep(7 downto 0) => NLW_U0_m_axis_1_tkeep_UNCONNECTED(7 downto 0),
      m_axis_1_tlast => NLW_U0_m_axis_1_tlast_UNCONNECTED,
      m_axis_1_tready => '0',
      m_axis_1_tstrb(7 downto 0) => NLW_U0_m_axis_1_tstrb_UNCONNECTED(7 downto 0),
      m_axis_1_tuser(7 downto 0) => NLW_U0_m_axis_1_tuser_UNCONNECTED(7 downto 0),
      m_axis_1_tvalid => NLW_U0_m_axis_1_tvalid_UNCONNECTED,
      m_axis_2_aclk => '0',
      m_axis_2_aresetn => '0',
      m_axis_2_tdata(63 downto 0) => NLW_U0_m_axis_2_tdata_UNCONNECTED(63 downto 0),
      m_axis_2_tdest(3 downto 0) => NLW_U0_m_axis_2_tdest_UNCONNECTED(3 downto 0),
      m_axis_2_tid(3 downto 0) => NLW_U0_m_axis_2_tid_UNCONNECTED(3 downto 0),
      m_axis_2_tkeep(7 downto 0) => NLW_U0_m_axis_2_tkeep_UNCONNECTED(7 downto 0),
      m_axis_2_tlast => NLW_U0_m_axis_2_tlast_UNCONNECTED,
      m_axis_2_tready => '0',
      m_axis_2_tstrb(7 downto 0) => NLW_U0_m_axis_2_tstrb_UNCONNECTED(7 downto 0),
      m_axis_2_tuser(7 downto 0) => NLW_U0_m_axis_2_tuser_UNCONNECTED(7 downto 0),
      m_axis_2_tvalid => NLW_U0_m_axis_2_tvalid_UNCONNECTED,
      m_axis_3_aclk => '0',
      m_axis_3_aresetn => '0',
      m_axis_3_tdata(63 downto 0) => NLW_U0_m_axis_3_tdata_UNCONNECTED(63 downto 0),
      m_axis_3_tdest(3 downto 0) => NLW_U0_m_axis_3_tdest_UNCONNECTED(3 downto 0),
      m_axis_3_tid(3 downto 0) => NLW_U0_m_axis_3_tid_UNCONNECTED(3 downto 0),
      m_axis_3_tkeep(7 downto 0) => NLW_U0_m_axis_3_tkeep_UNCONNECTED(7 downto 0),
      m_axis_3_tlast => NLW_U0_m_axis_3_tlast_UNCONNECTED,
      m_axis_3_tready => '0',
      m_axis_3_tstrb(7 downto 0) => NLW_U0_m_axis_3_tstrb_UNCONNECTED(7 downto 0),
      m_axis_3_tuser(7 downto 0) => NLW_U0_m_axis_3_tuser_UNCONNECTED(7 downto 0),
      m_axis_3_tvalid => NLW_U0_m_axis_3_tvalid_UNCONNECTED,
      m_axis_4_aclk => '0',
      m_axis_4_aresetn => '0',
      m_axis_4_tdata(63 downto 0) => NLW_U0_m_axis_4_tdata_UNCONNECTED(63 downto 0),
      m_axis_4_tdest(3 downto 0) => NLW_U0_m_axis_4_tdest_UNCONNECTED(3 downto 0),
      m_axis_4_tid(3 downto 0) => NLW_U0_m_axis_4_tid_UNCONNECTED(3 downto 0),
      m_axis_4_tkeep(7 downto 0) => NLW_U0_m_axis_4_tkeep_UNCONNECTED(7 downto 0),
      m_axis_4_tlast => NLW_U0_m_axis_4_tlast_UNCONNECTED,
      m_axis_4_tready => '0',
      m_axis_4_tstrb(7 downto 0) => NLW_U0_m_axis_4_tstrb_UNCONNECTED(7 downto 0),
      m_axis_4_tuser(7 downto 0) => NLW_U0_m_axis_4_tuser_UNCONNECTED(7 downto 0),
      m_axis_4_tvalid => NLW_U0_m_axis_4_tvalid_UNCONNECTED,
      m_axis_5_aclk => '0',
      m_axis_5_aresetn => '0',
      m_axis_5_tdata(63 downto 0) => NLW_U0_m_axis_5_tdata_UNCONNECTED(63 downto 0),
      m_axis_5_tdest(3 downto 0) => NLW_U0_m_axis_5_tdest_UNCONNECTED(3 downto 0),
      m_axis_5_tid(3 downto 0) => NLW_U0_m_axis_5_tid_UNCONNECTED(3 downto 0),
      m_axis_5_tkeep(7 downto 0) => NLW_U0_m_axis_5_tkeep_UNCONNECTED(7 downto 0),
      m_axis_5_tlast => NLW_U0_m_axis_5_tlast_UNCONNECTED,
      m_axis_5_tready => '0',
      m_axis_5_tstrb(7 downto 0) => NLW_U0_m_axis_5_tstrb_UNCONNECTED(7 downto 0),
      m_axis_5_tuser(7 downto 0) => NLW_U0_m_axis_5_tuser_UNCONNECTED(7 downto 0),
      m_axis_5_tvalid => NLW_U0_m_axis_5_tvalid_UNCONNECTED,
      m_axis_6_aclk => '0',
      m_axis_6_aresetn => '0',
      m_axis_6_tdata(63 downto 0) => NLW_U0_m_axis_6_tdata_UNCONNECTED(63 downto 0),
      m_axis_6_tdest(3 downto 0) => NLW_U0_m_axis_6_tdest_UNCONNECTED(3 downto 0),
      m_axis_6_tid(3 downto 0) => NLW_U0_m_axis_6_tid_UNCONNECTED(3 downto 0),
      m_axis_6_tkeep(7 downto 0) => NLW_U0_m_axis_6_tkeep_UNCONNECTED(7 downto 0),
      m_axis_6_tlast => NLW_U0_m_axis_6_tlast_UNCONNECTED,
      m_axis_6_tready => '0',
      m_axis_6_tstrb(7 downto 0) => NLW_U0_m_axis_6_tstrb_UNCONNECTED(7 downto 0),
      m_axis_6_tuser(7 downto 0) => NLW_U0_m_axis_6_tuser_UNCONNECTED(7 downto 0),
      m_axis_6_tvalid => NLW_U0_m_axis_6_tvalid_UNCONNECTED,
      m_axis_7_aclk => '0',
      m_axis_7_aresetn => '0',
      m_axis_7_tdata(63 downto 0) => NLW_U0_m_axis_7_tdata_UNCONNECTED(63 downto 0),
      m_axis_7_tdest(3 downto 0) => NLW_U0_m_axis_7_tdest_UNCONNECTED(3 downto 0),
      m_axis_7_tid(3 downto 0) => NLW_U0_m_axis_7_tid_UNCONNECTED(3 downto 0),
      m_axis_7_tkeep(7 downto 0) => NLW_U0_m_axis_7_tkeep_UNCONNECTED(7 downto 0),
      m_axis_7_tlast => NLW_U0_m_axis_7_tlast_UNCONNECTED,
      m_axis_7_tready => '0',
      m_axis_7_tstrb(7 downto 0) => NLW_U0_m_axis_7_tstrb_UNCONNECTED(7 downto 0),
      m_axis_7_tuser(7 downto 0) => NLW_U0_m_axis_7_tuser_UNCONNECTED(7 downto 0),
      m_axis_7_tvalid => NLW_U0_m_axis_7_tvalid_UNCONNECTED,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(12 downto 0) => s_axi_araddr(12 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(12 downto 0) => s_axi_awaddr(12 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      s_axis_0_aclk => '0',
      s_axis_0_aresetn => '0',
      s_axis_0_tdata(63 downto 0) => s_axis_0_tdata(63 downto 0),
      s_axis_0_tdest(3 downto 0) => s_axis_0_tdest(3 downto 0),
      s_axis_0_tid(3 downto 0) => s_axis_0_tid(3 downto 0),
      s_axis_0_tkeep(7 downto 0) => B"00000000",
      s_axis_0_tlast => s_axis_0_tlast,
      s_axis_0_tready => s_axis_0_tready,
      s_axis_0_tstrb(7 downto 0) => B"00000000",
      s_axis_0_tuser(7 downto 0) => s_axis_0_tuser(7 downto 0),
      s_axis_0_tvalid => s_axis_0_tvalid,
      s_axis_1_aclk => '0',
      s_axis_1_aresetn => '0',
      s_axis_1_tdata(63 downto 0) => s_axis_1_tdata(63 downto 0),
      s_axis_1_tdest(3 downto 0) => s_axis_1_tdest(3 downto 0),
      s_axis_1_tid(3 downto 0) => s_axis_1_tid(3 downto 0),
      s_axis_1_tkeep(7 downto 0) => B"00000000",
      s_axis_1_tlast => s_axis_1_tlast,
      s_axis_1_tready => s_axis_1_tready,
      s_axis_1_tstrb(7 downto 0) => B"00000000",
      s_axis_1_tuser(7 downto 0) => s_axis_1_tuser(7 downto 0),
      s_axis_1_tvalid => s_axis_1_tvalid,
      s_axis_2_aclk => '0',
      s_axis_2_aresetn => '0',
      s_axis_2_tdata(63 downto 0) => s_axis_2_tdata(63 downto 0),
      s_axis_2_tdest(3 downto 0) => s_axis_2_tdest(3 downto 0),
      s_axis_2_tid(3 downto 0) => s_axis_2_tid(3 downto 0),
      s_axis_2_tkeep(7 downto 0) => B"00000000",
      s_axis_2_tlast => s_axis_2_tlast,
      s_axis_2_tready => s_axis_2_tready,
      s_axis_2_tstrb(7 downto 0) => B"00000000",
      s_axis_2_tuser(7 downto 0) => s_axis_2_tuser(7 downto 0),
      s_axis_2_tvalid => s_axis_2_tvalid,
      s_axis_3_aclk => '0',
      s_axis_3_aresetn => '0',
      s_axis_3_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_3_tdest(3 downto 0) => B"0000",
      s_axis_3_tid(3 downto 0) => B"0000",
      s_axis_3_tkeep(7 downto 0) => B"00000000",
      s_axis_3_tlast => '0',
      s_axis_3_tready => NLW_U0_s_axis_3_tready_UNCONNECTED,
      s_axis_3_tstrb(7 downto 0) => B"00000000",
      s_axis_3_tuser(7 downto 0) => B"00000000",
      s_axis_3_tvalid => '0',
      s_axis_4_aclk => '0',
      s_axis_4_aresetn => '0',
      s_axis_4_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_4_tdest(3 downto 0) => B"0000",
      s_axis_4_tid(3 downto 0) => B"0000",
      s_axis_4_tkeep(7 downto 0) => B"00000000",
      s_axis_4_tlast => '0',
      s_axis_4_tready => NLW_U0_s_axis_4_tready_UNCONNECTED,
      s_axis_4_tstrb(7 downto 0) => B"00000000",
      s_axis_4_tuser(7 downto 0) => B"00000000",
      s_axis_4_tvalid => '0',
      s_axis_5_aclk => '0',
      s_axis_5_aresetn => '0',
      s_axis_5_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_5_tdest(3 downto 0) => B"0000",
      s_axis_5_tid(3 downto 0) => B"0000",
      s_axis_5_tkeep(7 downto 0) => B"00000000",
      s_axis_5_tlast => '0',
      s_axis_5_tready => NLW_U0_s_axis_5_tready_UNCONNECTED,
      s_axis_5_tstrb(7 downto 0) => B"00000000",
      s_axis_5_tuser(7 downto 0) => B"00000000",
      s_axis_5_tvalid => '0',
      s_axis_6_aclk => '0',
      s_axis_6_aresetn => '0',
      s_axis_6_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_6_tdest(3 downto 0) => B"0000",
      s_axis_6_tid(3 downto 0) => B"0000",
      s_axis_6_tkeep(7 downto 0) => B"00000000",
      s_axis_6_tlast => '0',
      s_axis_6_tready => NLW_U0_s_axis_6_tready_UNCONNECTED,
      s_axis_6_tstrb(7 downto 0) => B"00000000",
      s_axis_6_tuser(7 downto 0) => B"00000000",
      s_axis_6_tvalid => '0',
      s_axis_7_aclk => '0',
      s_axis_7_aresetn => '0',
      s_axis_7_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_7_tdest(3 downto 0) => B"0000",
      s_axis_7_tid(3 downto 0) => B"0000",
      s_axis_7_tkeep(7 downto 0) => B"00000000",
      s_axis_7_tlast => '0',
      s_axis_7_tready => NLW_U0_s_axis_7_tready_UNCONNECTED,
      s_axis_7_tstrb(7 downto 0) => B"00000000",
      s_axis_7_tuser(7 downto 0) => B"00000000",
      s_axis_7_tvalid => '0',
      s_axis_aclk => s_axis_aclk,
      s_axis_aresetn => s_axis_aresetn
    );
end STRUCTURE;
