{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628546562761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628546562761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 09 18:02:42 2021 " "Processing started: Mon Aug 09 18:02:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628546562761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1628546562761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uk101 -c uk101 " "Command: quartus_sta uk101 -c uk101" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1628546562762 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1628546562912 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1628546564055 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546564115 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546564115 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1628546564662 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628546564781 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628546564781 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628546564781 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1628546564781 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1628546564781 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uk101.sdc " "Synopsys Design Constraints File file not found: 'uk101.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1628546564805 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_clk " "Node: i_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register BasicRom:BASIC_IN_ROM\|altsyncram:altsyncram_component\|altsyncram_nf74:auto_generated\|altsyncram_4p53:altsyncram1\|ram_block3a0~porta_address_reg6 i_clk " "Register BasicRom:BASIC_IN_ROM\|altsyncram:altsyncram_component\|altsyncram_nf74:auto_generated\|altsyncram_4p53:altsyncram1\|ram_block3a0~porta_address_reg6 is being clocked by i_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628546564819 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1628546564819 "|uk101|i_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1628546564832 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628546566167 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.001 " "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.001" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1628546566174 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628546566174 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1628546566175 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1628546566190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.116 " "Worst-case setup slack is 8.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546566274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546566274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.116               0.000 altera_reserved_tck  " "    8.116               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546566274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546566274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.222 " "Worst-case hold slack is 0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546566292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546566292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 altera_reserved_tck  " "    0.222               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546566292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546566292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.553 " "Worst-case recovery slack is 28.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546566302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546566302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.553               0.000 altera_reserved_tck  " "   28.553               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546566302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546566302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.169 " "Worst-case removal slack is 1.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546566314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546566314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.169               0.000 altera_reserved_tck  " "    1.169               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546566314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546566314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.674 " "Worst-case minimum pulse width slack is 14.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546566323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546566323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.674               0.000 altera_reserved_tck  " "   14.674               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546566323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546566323 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546566365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546566365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 19 Registers " "Shortest Synchronizer Chain: 19 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546566365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546566365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 587.912 ns " "Worst Case Available Settling Time: 587.912 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546566365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546566365 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628546566365 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1628546566370 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1628546566423 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1628546571034 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_clk " "Node: i_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register BasicRom:BASIC_IN_ROM\|altsyncram:altsyncram_component\|altsyncram_nf74:auto_generated\|altsyncram_4p53:altsyncram1\|ram_block3a0~porta_address_reg6 i_clk " "Register BasicRom:BASIC_IN_ROM\|altsyncram:altsyncram_component\|altsyncram_nf74:auto_generated\|altsyncram_4p53:altsyncram1\|ram_block3a0~porta_address_reg6 is being clocked by i_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628546571435 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1628546571435 "|uk101|i_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628546572581 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.001 " "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.001" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1628546572587 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628546572587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.429 " "Worst-case setup slack is 8.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546572629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546572629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.429               0.000 altera_reserved_tck  " "    8.429               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546572629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546572629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.218 " "Worst-case hold slack is 0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546572643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546572643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 altera_reserved_tck  " "    0.218               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546572643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546572643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.694 " "Worst-case recovery slack is 28.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546572654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546572654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.694               0.000 altera_reserved_tck  " "   28.694               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546572654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546572654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.074 " "Worst-case removal slack is 1.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546572664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546572664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.074               0.000 altera_reserved_tck  " "    1.074               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546572664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546572664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.638 " "Worst-case minimum pulse width slack is 14.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546572669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546572669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.638               0.000 altera_reserved_tck  " "   14.638               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546572669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546572669 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546572703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546572703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 19 Registers " "Shortest Synchronizer Chain: 19 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546572703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546572703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 588.061 ns " "Worst Case Available Settling Time: 588.061 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546572703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546572703 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628546572703 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1628546572708 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1628546573038 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1628546576066 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_clk " "Node: i_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register BasicRom:BASIC_IN_ROM\|altsyncram:altsyncram_component\|altsyncram_nf74:auto_generated\|altsyncram_4p53:altsyncram1\|ram_block3a0~porta_address_reg6 i_clk " "Register BasicRom:BASIC_IN_ROM\|altsyncram:altsyncram_component\|altsyncram_nf74:auto_generated\|altsyncram_4p53:altsyncram1\|ram_block3a0~porta_address_reg6 is being clocked by i_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628546576352 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1628546576352 "|uk101|i_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628546577665 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.001 " "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.001" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1628546577679 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628546577679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.007 " "Worst-case setup slack is 13.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546577717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546577717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.007               0.000 altera_reserved_tck  " "   13.007               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546577717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546577717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.035 " "Worst-case hold slack is 0.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546577764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546577764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 altera_reserved_tck  " "    0.035               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546577764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546577764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.629 " "Worst-case recovery slack is 30.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546577785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546577785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.629               0.000 altera_reserved_tck  " "   30.629               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546577785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546577785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.353 " "Worst-case removal slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546577801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546577801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546577801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546577801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.629 " "Worst-case minimum pulse width slack is 14.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546577809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546577809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.629               0.000 altera_reserved_tck  " "   14.629               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546577809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546577809 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546577878 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546577878 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 19 Registers " "Shortest Synchronizer Chain: 19 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546577878 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546577878 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 609.687 ns " "Worst Case Available Settling Time: 609.687 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546577878 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546577878 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628546577878 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1628546577884 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_clk " "Node: i_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register BasicRom:BASIC_IN_ROM\|altsyncram:altsyncram_component\|altsyncram_nf74:auto_generated\|altsyncram_4p53:altsyncram1\|ram_block3a0~porta_address_reg6 i_clk " "Register BasicRom:BASIC_IN_ROM\|altsyncram:altsyncram_component\|altsyncram_nf74:auto_generated\|altsyncram_4p53:altsyncram1\|ram_block3a0~porta_address_reg6 is being clocked by i_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628546578353 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1628546578353 "|uk101|i_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628546579770 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.001 " "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.001" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1628546579776 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628546579776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.485 " "Worst-case setup slack is 13.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546579796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546579796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.485               0.000 altera_reserved_tck  " "   13.485               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546579796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546579796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.022 " "Worst-case hold slack is 0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546579818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546579818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 altera_reserved_tck  " "    0.022               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546579818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546579818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.917 " "Worst-case recovery slack is 30.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546579830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546579830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.917               0.000 altera_reserved_tck  " "   30.917               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546579830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546579830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.316 " "Worst-case removal slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546579844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546579844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 altera_reserved_tck  " "    0.316               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546579844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546579844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.645 " "Worst-case minimum pulse width slack is 14.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546579850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546579850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.645               0.000 altera_reserved_tck  " "   14.645               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628546579850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628546579850 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546579893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546579893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 19 Registers " "Shortest Synchronizer Chain: 19 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546579893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546579893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 611.076 ns " "Worst Case Available Settling Time: 611.076 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546579893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628546579893 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628546579893 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1628546582341 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1628546582342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5267 " "Peak virtual memory: 5267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628546582466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 09 18:03:02 2021 " "Processing ended: Mon Aug 09 18:03:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628546582466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628546582466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628546582466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1628546582466 ""}
