
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.080109                       # Number of seconds simulated
sim_ticks                                1080108705500                       # Number of ticks simulated
final_tick                               1080108705500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 439208                       # Simulator instruction rate (inst/s)
host_op_rate                                   641639                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              948783727                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656300                       # Number of bytes of host memory used
host_seconds                                  1138.41                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1080108705500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        48608064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48673600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        65536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         65536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     24930816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24930816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           759501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              760525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        389544                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             389544                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              60675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           45002937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45063612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         60675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            60675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23081766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23081766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23081766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             60675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          45002937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             68145378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      760525                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     389544                       # Number of write requests accepted
system.mem_ctrls.readBursts                    760525                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   389544                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               48541888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  131712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24920768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48673600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24930816                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2058                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   129                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            50073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            54575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26775                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1080075957500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                760525                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               389544                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  749901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       586246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.310290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.106251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   154.805308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       405499     69.17%     69.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118455     20.21%     89.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26884      4.59%     93.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9728      1.66%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12105      2.06%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2096      0.36%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1606      0.27%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1633      0.28%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8240      1.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       586246                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.343689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.740979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    124.658029                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         22459     99.82%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           33      0.15%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22500                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.306089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.278574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.965905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7685     34.16%     34.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              659      2.93%     37.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13745     61.09%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              406      1.80%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22500                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  24445053750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             38666310000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3792335000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32229.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50979.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        44.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.40                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   358306                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  203302                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.21                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     939140.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2056012980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1092796815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2656394160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1008363060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         42614220480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          21792742170                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1732867200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    133159959480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     50775691680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     149677709295                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           406579573020                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            376.424678                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1027757760500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2706598750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   18083560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 603530584750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 132227267750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   31543555250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 292017139000                       # Time in different power states
system.mem_ctrls_1.actEnergy               2129783460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1132006755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2759060220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1024237080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         44160040080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          22298088210                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1819731360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    137459299620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     52915977600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     146004424380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           411717744885                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            381.181763                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1026398673000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2864507250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   18740742000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 587189028750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 137801003250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   32067645250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 301445779000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1080108705500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1080108705500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1080108705500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1080108705500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1080108705500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2160217411                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688906                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688906                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743411                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892950                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840559                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245121                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985461                       # number of memory refs
system.cpu.num_load_insts                   225946751                       # Number of load instructions
system.cpu.num_store_insts                   70038710                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2160217411                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94740      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349067     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946751     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038710      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1080108705500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2379693                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2041.922129                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293603728                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2381741                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.272735                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3766200500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2041.922129                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1362                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          668                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         298367210                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        298367210                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1080108705500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    224200187                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224200187                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69403541                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69403541                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293603728                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293603728                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293603728                       # number of overall hits
system.cpu.dcache.overall_hits::total       293603728                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1730187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1730187                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       635170                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       635170                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2365357                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2365357                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2381741                       # number of overall misses
system.cpu.dcache.overall_misses::total       2381741                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  63115407500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  63115407500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  35730644000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  35730644000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  98846051500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  98846051500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  98846051500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  98846051500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969085                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969085                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985469                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985469                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007658                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009069                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009069                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007992                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007992                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.008047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008047                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 36478.951408                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36478.951408                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56253.670671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56253.670671                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41789.062497                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41789.062497                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 41501.595472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41501.595472                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       297510                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4973                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.825055                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1170185                       # number of writebacks
system.cpu.dcache.writebacks::total           1170185                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1730187                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1730187                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       635170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       635170                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2365357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2365357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2381741                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2381741                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  61385220500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  61385220500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  35095474000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  35095474000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1401995992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1401995992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  96480694500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  96480694500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  97882690492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  97882690492                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007658                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007658                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007992                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007992                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.008047                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008047                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 35478.951408                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35478.951408                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55253.670671                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55253.670671                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 85571.044434                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85571.044434                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 40789.062497                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40789.062497                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 41097.117819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41097.117819                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1080108705500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1080108705500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1080108705500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               738                       # number of replacements
system.cpu.icache.tags.tagsinuse           415.287218                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396664                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1198                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          573786.864775                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   415.287218                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.811108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.811108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          427                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         687399060                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        687399060                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1080108705500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    687396664                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396664                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396664                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396664                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396664                       # number of overall hits
system.cpu.icache.overall_hits::total       687396664                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1198                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1198                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1198                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1198                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1198                       # number of overall misses
system.cpu.icache.overall_misses::total          1198                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    104550000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    104550000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    104550000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    104550000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    104550000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    104550000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397862                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 87270.450751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87270.450751                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 87270.450751                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87270.450751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 87270.450751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87270.450751                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          738                       # number of writebacks
system.cpu.icache.writebacks::total               738                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1198                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1198                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1198                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1198                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1198                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1198                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    103352000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    103352000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    103352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    103352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    103352000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    103352000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 86270.450751                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86270.450751                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 86270.450751                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86270.450751                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 86270.450751                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86270.450751                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1080108705500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1080108705500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1080108705500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    828251                       # number of replacements
system.l2.tags.tagsinuse                 16328.163885                       # Cycle average of tags in use
system.l2.tags.total_refs                     3831968                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    844635                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.536833                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                4863737000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      634.126296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          4.686825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      15689.350764                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.038704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.957602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996592                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16099                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5608004                       # Number of tag accesses
system.l2.tags.data_accesses                  5608004                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1080108705500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1170185                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1170185                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          738                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              738                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             325919                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                325919                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                174                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1296321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1296321                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   174                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1622240                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1622414                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  174                       # number of overall hits
system.l2.overall_hits::cpu.data              1622240                       # number of overall hits
system.l2.overall_hits::total                 1622414                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           309251                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              309251                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1024                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       450250                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          450250                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1024                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              759501                       # number of demand (read+write) misses
system.l2.demand_misses::total                 760525                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1024                       # number of overall misses
system.l2.overall_misses::cpu.data             759501                       # number of overall misses
system.l2.overall_misses::total                760525                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  30720547500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30720547500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     99724500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     99724500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  46554407000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  46554407000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      99724500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   77274954500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      77374679000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     99724500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  77274954500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     77374679000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1170185                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1170185                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          738                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          738                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         635170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            635170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1198                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1198                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1746571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1746571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1198                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2381741                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2382939                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1198                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2381741                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2382939                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.486879                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.486879                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.854758                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.854758                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.257791                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.257791                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.854758                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.318885                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.319154                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.854758                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.318885                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.319154                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 99338.555090                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99338.555090                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 97387.207031                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97387.207031                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 103396.795114                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103396.795114                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 97387.207031                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101744.374925                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101738.508267                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 97387.207031                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101744.374925                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101738.508267                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               389544                       # number of writebacks
system.l2.writebacks::total                    389544                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        86766                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         86766                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       309251                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         309251                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1024                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1024                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       450250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       450250                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         759501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            760525                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        759501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           760525                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  27628037500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27628037500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     89484500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     89484500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  42051907000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  42051907000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     89484500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  69679944500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  69769429000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     89484500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  69679944500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  69769429000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.486879                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.486879                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.854758                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.854758                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.257791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.257791                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.854758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.318885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.319154                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.854758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.318885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.319154                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 89338.555090                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89338.555090                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 87387.207031                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87387.207031                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 93396.795114                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93396.795114                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 87387.207031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91744.374925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91738.508267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 87387.207031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91744.374925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91738.508267                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1504248                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       743723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1080108705500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             451274                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       389544                       # Transaction distribution
system.membus.trans_dist::CleanEvict           354179                       # Transaction distribution
system.membus.trans_dist::ReadExReq            309251                       # Transaction distribution
system.membus.trans_dist::ReadExResp           309251                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        451274                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2264773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2264773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2264773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     73604416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     73604416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73604416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            760525                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  760525    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              760525                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3070541500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4114252500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4763370                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2380431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         171294                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       171294                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1080108705500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1747769                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1559729                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          738                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1648215                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           635170                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          635170                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1198                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1746571                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7143175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7146309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       123904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    227323264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              227447168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          828251                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24930816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3211190                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.053343                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.224717                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3039895     94.67%     94.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 171295      5.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3211190                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3552608000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1797000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3572611500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
