Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr  3 09:31:38 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_counter_up_down_timing_summary_routed.rpt -pb top_counter_up_down_timing_summary_routed.pb -rpx top_counter_up_down_timing_summary_routed.rpx -warn_on_violation
| Design       : top_counter_up_down
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.833        0.000                      0                   73        0.346        0.000                      0                   73        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.833        0.000                      0                   73        0.346        0.000                      0                   73        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 1.244ns (24.288%)  route 3.878ns (75.712%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.626     5.147    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_Counter/U_Counter_Up_Down/counter_reg[7]/Q
                         net (fo=32, routed)          1.795     7.460    U_Counter/U_Counter_Up_Down/Q[7]
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.152     7.612 r  U_Counter/U_Counter_Up_Down/counter[13]_i_11/O
                         net (fo=1, routed)           0.602     8.214    U_Counter/U_Counter_Up_Down/counter[13]_i_11_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.326     8.540 f  U_Counter/U_Counter_Up_Down/counter[13]_i_7/O
                         net (fo=1, routed)           0.151     8.692    U_Counter/U_Counter_Up_Down/counter[13]_i_7_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.816 f  U_Counter/U_Counter_Up_Down/counter[13]_i_2/O
                         net (fo=14, routed)          1.329    10.145    U_Counter/U_Counter_Up_Down/counter[13]_i_2_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.269 r  U_Counter/U_Counter_Up_Down/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    10.269    U_Counter/U_Counter_Up_Down/p_0_in[5]
    SLICE_X61Y19         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507    14.848    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y19         FDCE (Setup_fdce_C_D)        0.029    15.102    U_Counter/U_Counter_Up_Down/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 1.244ns (24.288%)  route 3.878ns (75.712%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.626     5.147    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  U_Counter/U_Counter_Up_Down/counter_reg[7]/Q
                         net (fo=32, routed)          1.795     7.460    U_Counter/U_Counter_Up_Down/Q[7]
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.152     7.612 f  U_Counter/U_Counter_Up_Down/counter[13]_i_11/O
                         net (fo=1, routed)           0.602     8.214    U_Counter/U_Counter_Up_Down/counter[13]_i_11_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.326     8.540 r  U_Counter/U_Counter_Up_Down/counter[13]_i_7/O
                         net (fo=1, routed)           0.151     8.692    U_Counter/U_Counter_Up_Down/counter[13]_i_7_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.816 r  U_Counter/U_Counter_Up_Down/counter[13]_i_2/O
                         net (fo=14, routed)          1.329    10.145    U_Counter/U_Counter_Up_Down/counter[13]_i_2_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.269 r  U_Counter/U_Counter_Up_Down/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    10.269    U_Counter/U_Counter_Up_Down/p_0_in[8]
    SLICE_X61Y19         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507    14.848    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[8]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y19         FDCE (Setup_fdce_C_D)        0.031    15.104    U_Counter/U_Counter_Up_Down/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.244ns (24.384%)  route 3.858ns (75.616%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.626     5.147    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  U_Counter/U_Counter_Up_Down/counter_reg[7]/Q
                         net (fo=32, routed)          1.795     7.460    U_Counter/U_Counter_Up_Down/Q[7]
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.152     7.612 f  U_Counter/U_Counter_Up_Down/counter[13]_i_11/O
                         net (fo=1, routed)           0.602     8.214    U_Counter/U_Counter_Up_Down/counter[13]_i_11_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.326     8.540 r  U_Counter/U_Counter_Up_Down/counter[13]_i_7/O
                         net (fo=1, routed)           0.151     8.692    U_Counter/U_Counter_Up_Down/counter[13]_i_7_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.816 r  U_Counter/U_Counter_Up_Down/counter[13]_i_2/O
                         net (fo=14, routed)          1.309    10.125    U_Counter/U_Counter_Up_Down/counter[13]_i_2_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I1_O)        0.124    10.249 r  U_Counter/U_Counter_Up_Down/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.249    U_Counter/U_Counter_Up_Down/p_0_in[1]
    SLICE_X63Y18         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.509    14.850    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[1]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y18         FDCE (Setup_fdce_C_D)        0.029    15.118    U_Counter/U_Counter_Up_Down/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.244ns (24.389%)  route 3.857ns (75.611%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.626     5.147    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  U_Counter/U_Counter_Up_Down/counter_reg[7]/Q
                         net (fo=32, routed)          1.795     7.460    U_Counter/U_Counter_Up_Down/Q[7]
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.152     7.612 f  U_Counter/U_Counter_Up_Down/counter[13]_i_11/O
                         net (fo=1, routed)           0.602     8.214    U_Counter/U_Counter_Up_Down/counter[13]_i_11_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.326     8.540 r  U_Counter/U_Counter_Up_Down/counter[13]_i_7/O
                         net (fo=1, routed)           0.151     8.692    U_Counter/U_Counter_Up_Down/counter[13]_i_7_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.816 r  U_Counter/U_Counter_Up_Down/counter[13]_i_2/O
                         net (fo=14, routed)          1.308    10.124    U_Counter/U_Counter_Up_Down/counter[13]_i_2_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I1_O)        0.124    10.248 r  U_Counter/U_Counter_Up_Down/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    10.248    U_Counter/U_Counter_Up_Down/p_0_in[2]
    SLICE_X63Y18         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.509    14.850    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y18         FDCE (Setup_fdce_C_D)        0.031    15.120    U_Counter/U_Counter_Up_Down/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 1.244ns (25.079%)  route 3.716ns (74.921%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.626     5.147    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_Counter/U_Counter_Up_Down/counter_reg[7]/Q
                         net (fo=32, routed)          1.795     7.460    U_Counter/U_Counter_Up_Down/Q[7]
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.152     7.612 r  U_Counter/U_Counter_Up_Down/counter[13]_i_11/O
                         net (fo=1, routed)           0.602     8.214    U_Counter/U_Counter_Up_Down/counter[13]_i_11_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.326     8.540 f  U_Counter/U_Counter_Up_Down/counter[13]_i_7/O
                         net (fo=1, routed)           0.151     8.692    U_Counter/U_Counter_Up_Down/counter[13]_i_7_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.816 f  U_Counter/U_Counter_Up_Down/counter[13]_i_2/O
                         net (fo=14, routed)          1.168     9.984    U_Counter/U_Counter_Up_Down/counter[13]_i_2_n_0
    SLICE_X61Y21         LUT5 (Prop_lut5_I1_O)        0.124    10.108 r  U_Counter/U_Counter_Up_Down/counter[11]_i_1/O
                         net (fo=1, routed)           0.000    10.108    U_Counter/U_Counter_Up_Down/p_0_in[11]
    SLICE_X61Y21         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506    14.847    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[11]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDCE (Setup_fdce_C_D)        0.029    15.101    U_Counter/U_Counter_Up_Down/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 1.244ns (25.079%)  route 3.716ns (74.921%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.626     5.147    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  U_Counter/U_Counter_Up_Down/counter_reg[7]/Q
                         net (fo=32, routed)          1.795     7.460    U_Counter/U_Counter_Up_Down/Q[7]
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.152     7.612 f  U_Counter/U_Counter_Up_Down/counter[13]_i_11/O
                         net (fo=1, routed)           0.602     8.214    U_Counter/U_Counter_Up_Down/counter[13]_i_11_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.326     8.540 r  U_Counter/U_Counter_Up_Down/counter[13]_i_7/O
                         net (fo=1, routed)           0.151     8.692    U_Counter/U_Counter_Up_Down/counter[13]_i_7_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.816 r  U_Counter/U_Counter_Up_Down/counter[13]_i_2/O
                         net (fo=14, routed)          1.168     9.984    U_Counter/U_Counter_Up_Down/counter[13]_i_2_n_0
    SLICE_X61Y21         LUT5 (Prop_lut5_I1_O)        0.124    10.108 r  U_Counter/U_Counter_Up_Down/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    10.108    U_Counter/U_Counter_Up_Down/p_0_in[10]
    SLICE_X61Y21         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506    14.847    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[10]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDCE (Setup_fdce_C_D)        0.031    15.103    U_Counter/U_Counter_Up_Down/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 1.244ns (25.084%)  route 3.715ns (74.916%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.626     5.147    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  U_Counter/U_Counter_Up_Down/counter_reg[7]/Q
                         net (fo=32, routed)          1.795     7.460    U_Counter/U_Counter_Up_Down/Q[7]
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.152     7.612 f  U_Counter/U_Counter_Up_Down/counter[13]_i_11/O
                         net (fo=1, routed)           0.602     8.214    U_Counter/U_Counter_Up_Down/counter[13]_i_11_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.326     8.540 r  U_Counter/U_Counter_Up_Down/counter[13]_i_7/O
                         net (fo=1, routed)           0.151     8.692    U_Counter/U_Counter_Up_Down/counter[13]_i_7_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.816 r  U_Counter/U_Counter_Up_Down/counter[13]_i_2/O
                         net (fo=14, routed)          1.167     9.983    U_Counter/U_Counter_Up_Down/counter[13]_i_2_n_0
    SLICE_X61Y21         LUT5 (Prop_lut5_I1_O)        0.124    10.107 r  U_Counter/U_Counter_Up_Down/counter[13]_i_1/O
                         net (fo=1, routed)           0.000    10.107    U_Counter/U_Counter_Up_Down/p_0_in[13]
    SLICE_X61Y21         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506    14.847    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDCE (Setup_fdce_C_D)        0.031    15.103    U_Counter/U_Counter_Up_Down/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.244ns (25.404%)  route 3.653ns (74.596%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.626     5.147    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_Counter/U_Counter_Up_Down/counter_reg[7]/Q
                         net (fo=32, routed)          1.795     7.460    U_Counter/U_Counter_Up_Down/Q[7]
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.152     7.612 r  U_Counter/U_Counter_Up_Down/counter[13]_i_11/O
                         net (fo=1, routed)           0.602     8.214    U_Counter/U_Counter_Up_Down/counter[13]_i_11_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.326     8.540 f  U_Counter/U_Counter_Up_Down/counter[13]_i_7/O
                         net (fo=1, routed)           0.151     8.692    U_Counter/U_Counter_Up_Down/counter[13]_i_7_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.816 f  U_Counter/U_Counter_Up_Down/counter[13]_i_2/O
                         net (fo=14, routed)          1.104     9.920    U_Counter/U_Counter_Up_Down/counter[13]_i_2_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.044 r  U_Counter/U_Counter_Up_Down/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    10.044    U_Counter/U_Counter_Up_Down/p_0_in[6]
    SLICE_X61Y19         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507    14.848    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[6]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y19         FDCE (Setup_fdce_C_D)        0.031    15.104    U_Counter/U_Counter_Up_Down/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 U_Counter/U_clk_div_10hz/div_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_clk_div_10hz/div_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.211ns (24.792%)  route 3.674ns (75.208%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.633     5.154    U_Counter/U_clk_div_10hz/clk_IBUF_BUFG
    SLICE_X62Y14         FDCE                                         r  U_Counter/U_clk_div_10hz/div_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.419     5.573 f  U_Counter/U_clk_div_10hz/div_counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.580    U_Counter/U_clk_div_10hz/div_counter[20]
    SLICE_X62Y14         LUT4 (Prop_lut4_I0_O)        0.296     6.876 r  U_Counter/U_clk_div_10hz/div_counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.156    U_Counter/U_clk_div_10hz/div_counter[23]_i_7_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.280 r  U_Counter/U_clk_div_10hz/div_counter[23]_i_6/O
                         net (fo=1, routed)           0.643     7.923    U_Counter/U_clk_div_10hz/div_counter[23]_i_6_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.047 r  U_Counter/U_clk_div_10hz/div_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.622    U_Counter/U_clk_div_10hz/div_counter[23]_i_3_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.746 f  U_Counter/U_clk_div_10hz/div_counter[23]_i_2/O
                         net (fo=24, routed)          1.169     9.915    U_Counter/U_clk_div_10hz/tick
    SLICE_X62Y14         LUT2 (Prop_lut2_I0_O)        0.124    10.039 r  U_Counter/U_clk_div_10hz/div_counter[18]_i_1/O
                         net (fo=1, routed)           0.000    10.039    U_Counter/U_clk_div_10hz/div_counter_0[18]
    SLICE_X62Y14         FDCE                                         r  U_Counter/U_clk_div_10hz/div_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.514    14.855    U_Counter/U_clk_div_10hz/clk_IBUF_BUFG
    SLICE_X62Y14         FDCE                                         r  U_Counter/U_clk_div_10hz/div_counter_reg[18]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X62Y14         FDCE (Setup_fdce_C_D)        0.029    15.148    U_Counter/U_clk_div_10hz/div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 U_Counter/U_clk_div_10hz/div_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_clk_div_10hz/div_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.239ns (25.220%)  route 3.674ns (74.779%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.633     5.154    U_Counter/U_clk_div_10hz/clk_IBUF_BUFG
    SLICE_X62Y14         FDCE                                         r  U_Counter/U_clk_div_10hz/div_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.419     5.573 f  U_Counter/U_clk_div_10hz/div_counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.580    U_Counter/U_clk_div_10hz/div_counter[20]
    SLICE_X62Y14         LUT4 (Prop_lut4_I0_O)        0.296     6.876 r  U_Counter/U_clk_div_10hz/div_counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.156    U_Counter/U_clk_div_10hz/div_counter[23]_i_7_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.280 r  U_Counter/U_clk_div_10hz/div_counter[23]_i_6/O
                         net (fo=1, routed)           0.643     7.923    U_Counter/U_clk_div_10hz/div_counter[23]_i_6_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.047 r  U_Counter/U_clk_div_10hz/div_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.622    U_Counter/U_clk_div_10hz/div_counter[23]_i_3_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.746 f  U_Counter/U_clk_div_10hz/div_counter[23]_i_2/O
                         net (fo=24, routed)          1.169     9.915    U_Counter/U_clk_div_10hz/tick
    SLICE_X62Y14         LUT2 (Prop_lut2_I0_O)        0.152    10.067 r  U_Counter/U_clk_div_10hz/div_counter[21]_i_1/O
                         net (fo=1, routed)           0.000    10.067    U_Counter/U_clk_div_10hz/div_counter_0[21]
    SLICE_X62Y14         FDCE                                         r  U_Counter/U_clk_div_10hz/div_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.514    14.855    U_Counter/U_clk_div_10hz/clk_IBUF_BUFG
    SLICE_X62Y14         FDCE                                         r  U_Counter/U_clk_div_10hz/div_counter_reg[21]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X62Y14         FDCE (Setup_fdce_C_D)        0.075    15.194    U_Counter/U_clk_div_10hz/div_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  5.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.795%)  route 0.258ns (55.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.585     1.468    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     1.632 f  U_Counter/U_Counter_Up_Down/counter_reg[0]/Q
                         net (fo=15, routed)          0.258     1.890    U_Counter/U_Counter_Up_Down/Q[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.935 r  U_Counter/U_Counter_Up_Down/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.935    U_Counter/U_Counter_Up_Down/p_0_in[0]
    SLICE_X64Y21         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.854     1.981    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDCE (Hold_fdce_C_D)         0.121     1.589    U_Counter/U_Counter_Up_Down/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 U_Counter/U_clk_div_10hz/div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_clk_div_10hz/div_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.314%)  route 0.254ns (57.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.593     1.476    U_Counter/U_clk_div_10hz/clk_IBUF_BUFG
    SLICE_X62Y10         FDCE                                         r  U_Counter/U_clk_div_10hz/div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  U_Counter/U_clk_div_10hz/div_counter_reg[0]/Q
                         net (fo=3, routed)           0.254     1.871    U_Counter/U_clk_div_10hz/div_counter[0]
    SLICE_X62Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.916 r  U_Counter/U_clk_div_10hz/div_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.916    U_Counter/U_clk_div_10hz/div_counter_0[0]
    SLICE_X62Y10         FDCE                                         r  U_Counter/U_clk_div_10hz/div_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.864     1.991    U_Counter/U_clk_div_10hz/clk_IBUF_BUFG
    SLICE_X62Y10         FDCE                                         r  U_Counter/U_clk_div_10hz/div_counter_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.092     1.568    U_Counter/U_clk_div_10hz/div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 U_FndController/U_clk_div_1khz/div_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_clk_div_1khz/div_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.237ns (50.547%)  route 0.232ns (49.453%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    U_FndController/U_clk_div_1khz/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  U_FndController/U_clk_div_1khz/div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  U_FndController/U_clk_div_1khz/div_counter_reg[3]/Q
                         net (fo=2, routed)           0.115     1.702    U_FndController/U_clk_div_1khz/div_counter_reg_n_0_[3]
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.747 f  U_FndController/U_clk_div_1khz/div_counter[16]_i_2/O
                         net (fo=17, routed)          0.117     1.864    U_FndController/U_clk_div_1khz/tick
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.051     1.915 r  U_FndController/U_clk_div_1khz/div_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.915    U_FndController/U_clk_div_1khz/div_counter[8]
    SLICE_X57Y17         FDCE                                         r  U_FndController/U_clk_div_1khz/div_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.829     1.956    U_FndController/U_clk_div_1khz/clk_IBUF_BUFG
    SLICE_X57Y17         FDCE                                         r  U_FndController/U_clk_div_1khz/div_counter_reg[8]/C
                         clock pessimism             -0.497     1.459    
    SLICE_X57Y17         FDCE (Hold_fdce_C_D)         0.107     1.566    U_FndController/U_clk_div_1khz/div_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 U_Counter/U_clk_div_10hz/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.814%)  route 0.188ns (57.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.591     1.474    U_Counter/U_clk_div_10hz/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  U_Counter/U_clk_div_10hz/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_Counter/U_clk_div_10hz/tick_reg/Q
                         net (fo=14, routed)          0.188     1.803    U_Counter/U_Counter_Up_Down/E[0]
    SLICE_X63Y18         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.857     1.984    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X63Y18         FDCE (Hold_fdce_C_CE)       -0.039     1.446    U_Counter/U_Counter_Up_Down/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 U_Counter/U_clk_div_10hz/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.814%)  route 0.188ns (57.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.591     1.474    U_Counter/U_clk_div_10hz/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  U_Counter/U_clk_div_10hz/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_Counter/U_clk_div_10hz/tick_reg/Q
                         net (fo=14, routed)          0.188     1.803    U_Counter/U_Counter_Up_Down/E[0]
    SLICE_X63Y18         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.857     1.984    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X63Y18         FDCE (Hold_fdce_C_CE)       -0.039     1.446    U_Counter/U_Counter_Up_Down/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 U_Counter/U_clk_div_10hz/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.814%)  route 0.188ns (57.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.591     1.474    U_Counter/U_clk_div_10hz/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  U_Counter/U_clk_div_10hz/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_Counter/U_clk_div_10hz/tick_reg/Q
                         net (fo=14, routed)          0.188     1.803    U_Counter/U_Counter_Up_Down/E[0]
    SLICE_X63Y18         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.857     1.984    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X63Y18         FDCE (Hold_fdce_C_CE)       -0.039     1.446    U_Counter/U_Counter_Up_Down/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 U_Counter/U_clk_div_10hz/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.814%)  route 0.188ns (57.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.591     1.474    U_Counter/U_clk_div_10hz/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  U_Counter/U_clk_div_10hz/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_Counter/U_clk_div_10hz/tick_reg/Q
                         net (fo=14, routed)          0.188     1.803    U_Counter/U_Counter_Up_Down/E[0]
    SLICE_X63Y18         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.857     1.984    U_Counter/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[4]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X63Y18         FDCE (Hold_fdce_C_CE)       -0.039     1.446    U_Counter/U_Counter_Up_Down/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 U_FndController/U_clk_div_1khz/div_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_clk_div_1khz/div_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.231ns (49.906%)  route 0.232ns (50.094%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    U_FndController/U_clk_div_1khz/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  U_FndController/U_clk_div_1khz/div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  U_FndController/U_clk_div_1khz/div_counter_reg[3]/Q
                         net (fo=2, routed)           0.115     1.702    U_FndController/U_clk_div_1khz/div_counter_reg_n_0_[3]
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.747 f  U_FndController/U_clk_div_1khz/div_counter[16]_i_2/O
                         net (fo=17, routed)          0.117     1.864    U_FndController/U_clk_div_1khz/tick
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.045     1.909 r  U_FndController/U_clk_div_1khz/div_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.909    U_FndController/U_clk_div_1khz/div_counter[6]
    SLICE_X57Y17         FDCE                                         r  U_FndController/U_clk_div_1khz/div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.829     1.956    U_FndController/U_clk_div_1khz/clk_IBUF_BUFG
    SLICE_X57Y17         FDCE                                         r  U_FndController/U_clk_div_1khz/div_counter_reg[6]/C
                         clock pessimism             -0.497     1.459    
    SLICE_X57Y17         FDCE (Hold_fdce_C_D)         0.092     1.551    U_FndController/U_clk_div_1khz/div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 U_FndController/U_clk_div_1khz/div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_clk_div_1khz/div_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.212ns (46.694%)  route 0.242ns (53.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.562     1.445    U_FndController/U_clk_div_1khz/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  U_FndController/U_clk_div_1khz/div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  U_FndController/U_clk_div_1khz/div_counter_reg[0]/Q
                         net (fo=3, routed)           0.094     1.703    U_FndController/U_clk_div_1khz/div_counter_reg_n_0_[0]
    SLICE_X57Y17         LUT1 (Prop_lut1_I0_O)        0.048     1.751 r  U_FndController/U_clk_div_1khz/div_counter[0]_i_1/O
                         net (fo=1, routed)           0.148     1.899    U_FndController/U_clk_div_1khz/div_counter[0]
    SLICE_X56Y17         FDCE                                         r  U_FndController/U_clk_div_1khz/div_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.829     1.956    U_FndController/U_clk_div_1khz/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  U_FndController/U_clk_div_1khz/div_counter_reg[0]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X56Y17         FDCE (Hold_fdce_C_D)         0.023     1.468    U_FndController/U_clk_div_1khz/div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 U_FndController/U_clk_div_1khz/div_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_clk_div_1khz/div_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.231ns (38.444%)  route 0.370ns (61.556%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    U_FndController/U_clk_div_1khz/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  U_FndController/U_clk_div_1khz/div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  U_FndController/U_clk_div_1khz/div_counter_reg[3]/Q
                         net (fo=2, routed)           0.115     1.702    U_FndController/U_clk_div_1khz/div_counter_reg_n_0_[3]
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.747 f  U_FndController/U_clk_div_1khz/div_counter[16]_i_2/O
                         net (fo=17, routed)          0.255     2.002    U_FndController/U_clk_div_1khz/tick
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.045     2.047 r  U_FndController/U_clk_div_1khz/div_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.047    U_FndController/U_clk_div_1khz/div_counter[7]
    SLICE_X57Y17         FDCE                                         r  U_FndController/U_clk_div_1khz/div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.829     1.956    U_FndController/U_clk_div_1khz/clk_IBUF_BUFG
    SLICE_X57Y17         FDCE                                         r  U_FndController/U_clk_div_1khz/div_counter_reg[7]/C
                         clock pessimism             -0.497     1.459    
    SLICE_X57Y17         FDCE (Hold_fdce_C_D)         0.107     1.566    U_FndController/U_clk_div_1khz/div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.481    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   U_Counter/U_Counter_Up_Down/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   U_Counter/U_Counter_Up_Down/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   U_Counter/U_Counter_Up_Down/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   U_Counter/U_Counter_Up_Down/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   U_Counter/U_Counter_Up_Down/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   U_Counter/U_Counter_Up_Down/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   U_Counter/U_Counter_Up_Down/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   U_Counter/U_Counter_Up_Down/counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   U_Counter/U_Counter_Up_Down/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_Counter/U_Counter_Up_Down/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_Counter/U_Counter_Up_Down/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_Counter/U_Counter_Up_Down/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_FndController/U_clk_div_1khz/div_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_FndController/U_clk_div_1khz/div_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_FndController/U_clk_div_1khz/div_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_FndController/U_clk_div_1khz/div_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   U_Counter/U_Counter_Up_Down/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   U_Counter/U_Counter_Up_Down/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   U_Counter/U_Counter_Up_Down/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   U_Counter/U_clk_div_10hz/div_counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   U_Counter/U_clk_div_10hz/div_counter_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   U_Counter/U_clk_div_10hz/tick_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   U_FndController/U_clk_div_1khz/div_counter_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   U_FndController/U_clk_div_1khz/div_counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   U_FndController/U_clk_div_1khz/div_counter_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   U_FndController/U_clk_div_1khz/div_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   U_FndController/U_clk_div_1khz/tick_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   U_FndController/U_counter_2bit/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   U_FndController/U_counter_2bit/count_reg[0]/C



