## Section 1
### Bugs and Issues
I did not encounter any bugs are major issues. When I was failing tests my verilog exported with CPU memory DIG_RAMDualAccess_i5, but when I passed all the tests it changed to i7 which I thought was interesting.

## Section 2
