<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 80</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:14px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page80-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce080.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">2-18&#160;Vol. 3A</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">SYSTEM&#160;ARCHITECTURE&#160;OVERVIEW</p>
<p style="position:absolute;top:99px;left:432px;white-space:nowrap" class="ft02">NOTE</p>
<p style="position:absolute;top:124px;left:120px;white-space:nowrap" class="ft06">CPUID feature&#160;flag FXSR indicates availability&#160;of&#160;the&#160;FXSAVE/FXRSTOR instructions. The&#160;OSFXSR&#160;<br/>bit provides operating&#160;system&#160;software&#160;with a means&#160;of&#160;enabling FXSAVE/FXRSTOR to save/restore&#160;<br/>the&#160;contents of the&#160;X87 FPU,&#160;XMM&#160;and MXCSR&#160;registers. Consequently OSFXSR bit indicates that&#160;<br/>the operating&#160;system provides context switch support for SSE/SSE2/SSE3/SSSE3/SSE4.</p>
<p style="position:absolute;top:219px;left:68px;white-space:nowrap" class="ft03">OSXMMEXCPT</p>
<p style="position:absolute;top:235px;left:122px;white-space:nowrap" class="ft06"><b>Operating System Support for&#160;Unmasked&#160;SIMD&#160;Floating-Point&#160;Exceptions (bit 10 of CR4)</b>&#160;‚Äî&#160;<br/>When&#160;set,&#160;indicates that&#160;the&#160;operating system&#160;supports&#160;the&#160;handling&#160;of&#160;unmasked&#160;SIMD floating-point&#160;<br/>exceptions&#160;through an&#160;exception handler&#160;that&#160;is&#160;invoked when&#160;a&#160;SIMD floating-point&#160;exception (#XM) is&#160;<br/>generated. SIMD floating-point exceptions are only&#160;generated by SSE/SSE2/SSE3/SSE4.1&#160;SIMD floating-<br/>point instructions.&#160;<br/>The&#160;operating system or&#160;executive must explicitly set&#160;this flag. If&#160;this&#160;flag is&#160;not set,&#160;the&#160;processor will&#160;<br/>generate an invalid opcode&#160;exception (#UD) whenever&#160;it&#160;detects an unmasked&#160;SIMD floating-point excep-<br/>tion.</p>
<p style="position:absolute;top:382px;left:68px;white-space:nowrap" class="ft03">UMIP</p>
<p style="position:absolute;top:399px;left:122px;white-space:nowrap" class="ft06"><b>User-Mode Instruction&#160;Prevention (bit&#160;11 of CR4)</b>&#160;‚Äî When&#160;set,&#160;the following&#160;instructions cannot be&#160;<br/>executed&#160;if CPL&#160;&gt; 0:&#160;SGDT,&#160;SIDT,&#160;SLDT,&#160;SMSW,&#160;and STR.&#160;An&#160;attempt&#160;at such execution causes&#160;a general-<br/>protection exception&#160;(#GP).</p>
<p style="position:absolute;top:456px;left:68px;white-space:nowrap" class="ft03">VMXE</p>
<p style="position:absolute;top:472px;left:122px;white-space:nowrap" class="ft06"><b>VMX-Enable&#160;Bit (bit 13&#160;of&#160;CR4)</b>&#160;‚Äî&#160;Enables VMX operation when set. Se<a href="o_fe12b1e2a880e0ce-1043.html">e&#160;Chapter 23,&#160;‚ÄúIntroduction&#160;to&#160;<br/>Virtual Machine&#160;Extensions.‚Äù</a></p>
<p style="position:absolute;top:513px;left:68px;white-space:nowrap" class="ft03">SMXE</p>
<p style="position:absolute;top:529px;left:122px;white-space:nowrap" class="ft06"><b>SMX-Enable&#160;Bit (bit 14 of&#160;CR4)</b>&#160;‚Äî&#160;Enables&#160;SMX&#160;operation&#160;when&#160;set.&#160;S<a href="˛ˇ">ee&#160;Chapter 6,&#160;‚ÄúSafer&#160;Mode&#160;Exten-<br/>sions Reference‚Äù&#160;of&#160;<i>Intel¬Æ 64&#160;and&#160;IA-32&#160;Architectures Software&#160;Developer‚Äôs&#160;Manual,&#160;Volume 2D</i></a>.</p>
<p style="position:absolute;top:570px;left:68px;white-space:nowrap" class="ft03">FSGSBASE</p>
<p style="position:absolute;top:586px;left:122px;white-space:nowrap" class="ft06"><b>FSGSBASE-Enable Bit&#160;(bit 16 of&#160;CR4)</b>&#160;‚Äî Enables&#160;the&#160;instructions&#160;RDFSBASE,&#160;RDGSBASE,&#160;WRFSBASE,&#160;<br/>and WRGSBASE.</p>
<p style="position:absolute;top:627px;left:68px;white-space:nowrap" class="ft03">PCIDE</p>
<p style="position:absolute;top:643px;left:122px;white-space:nowrap" class="ft06"><b>PCID-Enable Bit (bit&#160;17&#160;of CR4)</b>&#160;‚Äî&#160;Enables process-context identifiers (PCIDs) when set.&#160;Se<a href="o_fe12b1e2a880e0ce-139.html">e Section&#160;<br/>4.10.1,&#160;‚ÄúProcess-Context Identifiers (PCIDs)‚Äù.</a>&#160;Can be&#160;set only in IA-32e&#160;mode&#160;(if&#160;IA32_EFER.LMA&#160;=&#160;1).</p>
<p style="position:absolute;top:684px;left:68px;white-space:nowrap" class="ft03">OSXSAVE</p>
<p style="position:absolute;top:700px;left:122px;white-space:nowrap" class="ft06"><b>XSAVE and Processor Extended&#160;States-Enable Bit&#160;(bit 18 of&#160;CR4)</b>&#160;‚Äî When set, this&#160;flag: (1)&#160;indi-<br/>cates (via CPUID.01H:ECX.OSXSAVE[bit&#160;27])&#160;that the&#160;operating&#160;system supports the&#160;use&#160;of the&#160;XGETBV,&#160;<br/>XSAVE and&#160;XRSTOR instructions by general&#160;software; (2) enables the&#160;XSAVE and&#160;XRSTOR instructions to&#160;<br/>save&#160;and&#160;restore&#160;the&#160;x87&#160;FPU&#160;state&#160;(including&#160;MMX registers), the SSE&#160;state&#160;(XMM&#160;registers and MXCSR),&#160;<br/>along with other&#160;processor extended&#160;states&#160;enabled in&#160;XCR0; (3) enables&#160;the processor&#160;to execute XGETBV&#160;<br/>and XSETBV&#160;instructions&#160;in order&#160;to&#160;read and write XCR0.&#160;See<a href="o_fe12b1e2a880e0ce-81.html">&#160;Section 2.6&#160;</a><a href="˛ˇ">and Chapter&#160;13,&#160;‚ÄúSystem&#160;<br/>Programming for Instruction&#160;Set&#160;Extensions&#160;and Processor Extended&#160;States‚Äù.</a></p>
<p style="position:absolute;top:823px;left:68px;white-space:nowrap" class="ft03">SMEP</p>
<p style="position:absolute;top:840px;left:122px;white-space:nowrap" class="ft06"><b>SMEP-Enable&#160;Bit (bit 20 of CR4)</b>&#160;‚Äî&#160;Enables supervisor-mode execution&#160;prevention (SMEP) when set.&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-132.html">e Section 4.6, ‚ÄúAccess Rights‚Äù.</a></p>
<p style="position:absolute;top:880px;left:68px;white-space:nowrap" class="ft03">SMAP</p>
<p style="position:absolute;top:897px;left:122px;white-space:nowrap" class="ft06"><b>SMAP-Enable&#160;Bit&#160;(bit 21&#160;of&#160;CR4)</b>&#160;‚Äî&#160;Enables supervisor-mode access&#160;prevention&#160;(SMAP) when set.&#160;See&#160;<br/><a href="o_fe12b1e2a880e0ce-132.html">Section&#160;4.6,&#160;‚ÄúAccess Rights.‚Äù</a></p>
<p style="position:absolute;top:937px;left:68px;white-space:nowrap" class="ft03">PKE</p>
<p style="position:absolute;top:954px;left:122px;white-space:nowrap" class="ft06"><b>Protection-Key-Enable Bit (bit 22 of CR4)</b>&#160;‚Äî Enables IA-32e&#160;paging&#160;to associate&#160;each&#160;linear address&#160;<br/>with&#160;a protection key.&#160;The&#160;PKRU register&#160;specifies,&#160;for&#160;each protection key,&#160;whether user-mode&#160;linear&#160;<br/>addresses with that protection key can be read or written. This bit also enables access to the PKRU register&#160;<br/>using&#160;the RDPKRU and WRPKRU&#160;instructions.</p>
<p style="position:absolute;top:1027px;left:68px;white-space:nowrap" class="ft03">TPL</p>
<p style="position:absolute;top:1044px;left:122px;white-space:nowrap" class="ft04"><b>Task Priority Level (bit&#160;3:0&#160;of&#160;CR8)</b>&#160;‚Äî This&#160;sets the&#160;threshold&#160;value&#160;corresponding to&#160;the highest-</p>
</div>
</body>
</html>
