$date
	Fri Aug 22 09:35:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module flip_flop_D_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#5000
0!
1#
#10000
0#
1"
#15000
1!
1#
#20000
0#
#25000
1#
#30000
1#
#35000
0#
#40000
0!
1#
1$
#45000
0#
#50000
1#
0"
0$
#55000
0#
#60000
0#
#65000
1#
#70000
1#
