INFO:sim:172 - Generating IP...
Resolving generics for 'Inst_ROM_64x32bit_C'...
Applying external generics to 'Inst_ROM_64x32bit_C'...
Delivering associated files for 'Inst_ROM_64x32bit_C'...
Delivering EJava files for 'Inst_ROM_64x32bit_C'...
Generating implementation netlist for 'Inst_ROM_64x32bit_C'...
INFO:sim - Pre-processing HDL files for 'Inst_ROM_64x32bit_C'...
Running synthesis for 'Inst_ROM_64x32bit_C'
Running ngcbuild...
Writing VEO instantiation template for 'Inst_ROM_64x32bit_C'...
Writing Verilog behavioral simulation model for 'Inst_ROM_64x32bit_C'...
WARNING:sim - Overwriting existing file
   Z:/WorkSpace/Verilog/Young_08_CPU_R/ipcore_dir/tmp/_cg/Inst_ROM_64x32bit_C/do
   c/dist_mem_gen_v7_2_vinfo.html with file from view xilinx_documentation
Delivered 2 files into directory
Z:/WorkSpace/Verilog/Young_08_CPU_R/ipcore_dir/tmp/_cg/Inst_ROM_64x32bit_C
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Inst_ROM_64x32bit_C'...
Generating metadata file...
Generating ISE project file for 'Inst_ROM_64x32bit_C'...
Generating ISE project...
XCO file found: Inst_ROM_64x32bit_C.xco
XMDF file found: Inst_ROM_64x32bit_C_xmdf.tcl
Adding
Z:/WorkSpace/Verilog/Young_08_CPU_R/ipcore_dir/tmp/_cg/Inst_ROM_64x32bit_C.asy
-view all -origin_type imported
Adding
Z:/WorkSpace/Verilog/Young_08_CPU_R/ipcore_dir/tmp/_cg/Inst_ROM_64x32bit_C.ngc
-view all -origin_type created
Checking file
"Z:/WorkSpace/Verilog/Young_08_CPU_R/ipcore_dir/tmp/_cg/Inst_ROM_64x32bit_C.ngc"
for project device match ...
File
"Z:/WorkSpace/Verilog/Young_08_CPU_R/ipcore_dir/tmp/_cg/Inst_ROM_64x32bit_C.ngc"
device information matches project device.
Adding
Z:/WorkSpace/Verilog/Young_08_CPU_R/ipcore_dir/tmp/_cg/Inst_ROM_64x32bit_C.sym
-view all -origin_type imported
Adding
Z:/WorkSpace/Verilog/Young_08_CPU_R/ipcore_dir/tmp/_cg/Inst_ROM_64x32bit_C.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "Z:/WorkSpace/Verilog/Young_08_CPU_R/ipcore_dir/tmp/_cg/Inst_ROM_64x32bit_C.v
   " into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
Z:/WorkSpace/Verilog/Young_08_CPU_R/ipcore_dir/tmp/_cg/Inst_ROM_64x32bit_C.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Inst_ROM_64x32bit_C"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Inst_ROM_64x32bit_C'.
