--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml program_counter.twx program_counter.ncd -o
program_counter.twr program_counter.pcf

Design file:              program_counter.ncd
Physical constraint file: program_counter.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ext<0>      |    3.823(R)|      SLOW  |   -1.705(R)|      FAST  |clk_BUFGP         |   0.000|
ext<1>      |    4.171(R)|      SLOW  |   -1.726(R)|      FAST  |clk_BUFGP         |   0.000|
ext<2>      |    3.899(R)|      SLOW  |   -1.909(R)|      FAST  |clk_BUFGP         |   0.000|
ext<3>      |    3.559(R)|      SLOW  |   -1.595(R)|      FAST  |clk_BUFGP         |   0.000|
ext<4>      |    3.274(R)|      SLOW  |   -1.300(R)|      FAST  |clk_BUFGP         |   0.000|
ext<5>      |    3.478(R)|      SLOW  |   -1.528(R)|      FAST  |clk_BUFGP         |   0.000|
ext<6>      |    3.108(R)|      SLOW  |   -1.369(R)|      FAST  |clk_BUFGP         |   0.000|
ext<7>      |    3.640(R)|      SLOW  |   -1.569(R)|      FAST  |clk_BUFGP         |   0.000|
ext<8>      |    3.050(R)|      SLOW  |   -1.134(R)|      FAST  |clk_BUFGP         |   0.000|
ext<9>      |    2.838(R)|      SLOW  |   -1.033(R)|      FAST  |clk_BUFGP         |   0.000|
ext<10>     |    3.037(R)|      SLOW  |   -1.048(R)|      FAST  |clk_BUFGP         |   0.000|
ext<11>     |    2.320(R)|      SLOW  |   -0.958(R)|      FAST  |clk_BUFGP         |   0.000|
ext<12>     |    2.876(R)|      SLOW  |   -1.150(R)|      FAST  |clk_BUFGP         |   0.000|
ext<13>     |    2.840(R)|      SLOW  |   -1.151(R)|      FAST  |clk_BUFGP         |   0.000|
ext<14>     |    2.827(R)|      SLOW  |   -1.223(R)|      FAST  |clk_BUFGP         |   0.000|
ext<15>     |    2.259(R)|      SLOW  |   -1.071(R)|      FAST  |clk_BUFGP         |   0.000|
jump_or_not |    3.627(R)|      SLOW  |   -1.229(R)|      FAST  |clk_BUFGP         |   0.000|
pc_en       |    1.643(R)|      SLOW  |    0.078(R)|      SLOW  |clk_BUFGP         |   0.000|
rst_n       |    2.014(R)|      SLOW  |   -0.672(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
addr<0>     |         9.126(R)|      SLOW  |         4.994(R)|      FAST  |clk_BUFGP         |   0.000|
addr<1>     |         8.910(R)|      SLOW  |         4.862(R)|      FAST  |clk_BUFGP         |   0.000|
addr<2>     |         9.283(R)|      SLOW  |         5.102(R)|      FAST  |clk_BUFGP         |   0.000|
addr<3>     |         9.283(R)|      SLOW  |         5.102(R)|      FAST  |clk_BUFGP         |   0.000|
addr<4>     |         9.077(R)|      SLOW  |         5.008(R)|      FAST  |clk_BUFGP         |   0.000|
addr<5>     |         9.215(R)|      SLOW  |         5.116(R)|      FAST  |clk_BUFGP         |   0.000|
addr<6>     |         9.154(R)|      SLOW  |         5.009(R)|      FAST  |clk_BUFGP         |   0.000|
addr<7>     |         9.153(R)|      SLOW  |         5.008(R)|      FAST  |clk_BUFGP         |   0.000|
addr<8>     |         9.005(R)|      SLOW  |         4.936(R)|      FAST  |clk_BUFGP         |   0.000|
addr<9>     |         9.257(R)|      SLOW  |         5.120(R)|      FAST  |clk_BUFGP         |   0.000|
addr<10>    |         8.605(R)|      SLOW  |         4.640(R)|      FAST  |clk_BUFGP         |   0.000|
addr<11>    |         8.434(R)|      SLOW  |         4.551(R)|      FAST  |clk_BUFGP         |   0.000|
addr<12>    |         8.456(R)|      SLOW  |         4.565(R)|      FAST  |clk_BUFGP         |   0.000|
addr<13>    |         7.358(R)|      SLOW  |         3.902(R)|      FAST  |clk_BUFGP         |   0.000|
addr<14>    |         8.697(R)|      SLOW  |         4.754(R)|      FAST  |clk_BUFGP         |   0.000|
addr<15>    |         7.717(R)|      SLOW  |         4.145(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.663|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 21 03:53:54 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 375 MB



