digraph "CFG for 'mb_width_aux' function" {
	label="CFG for 'mb_width_aux' function";

	Node0x94b070 [shape=record,label="{%1:\l  %2 = alloca i32, align 4\l  %3 = alloca i32, align 4\l  store i32 %0, i32* %2, align 4, !tbaa !1062\l  call void @llvm.dbg.declare(metadata i32* %2, metadata !1060, metadata\l... !DIExpression()), !dbg !1066\l  %4 = bitcast i32* %3 to i8*, !dbg !1067\l  call void @llvm.lifetime.start.p0i8(i64 4, i8* %4) #12, !dbg !1067\l  call void @llvm.dbg.declare(metadata i32* %3, metadata !1061, metadata\l... !DIExpression()), !dbg !1068\l  %5 = load i32, i32* %2, align 4, !dbg !1069, !tbaa !1062\l  %6 = call i32 @wcwidth(i32 %5) #12, !dbg !1070\l  store i32 %6, i32* %3, align 4, !dbg !1068, !tbaa !1062\l  %7 = load i32, i32* %3, align 4, !dbg !1071, !tbaa !1062\l  %8 = icmp sge i32 %7, 0, !dbg !1072\l  br i1 %8, label %9, label %11, !dbg !1071\l|{<s0>T|<s1>F}}"];
	Node0x94b070:s0 -> Node0x94b120;
	Node0x94b070:s1 -> Node0x94b170;
	Node0x94b120 [shape=record,label="{%9:\l\l  %10 = load i32, i32* %3, align 4, !dbg !1073, !tbaa !1062\l  br label %17, !dbg !1071\l}"];
	Node0x94b120 -> Node0x94b1c0;
	Node0x94b170 [shape=record,label="{%11:\l\l  %12 = load i32, i32* %2, align 4, !dbg !1074, !tbaa !1062\l  %13 = call i32 @iswcntrl(i32 %12) #12, !dbg !1075\l  %14 = icmp ne i32 %13, 0, !dbg !1075\l  %15 = zext i1 %14 to i64, !dbg !1075\l  %16 = select i1 %14, i32 0, i32 1, !dbg !1075\l  br label %17, !dbg !1071\l}"];
	Node0x94b170 -> Node0x94b1c0;
	Node0x94b1c0 [shape=record,label="{%17:\l\l  %18 = phi i32 [ %10, %9 ], [ %16, %11 ], !dbg !1071\l  %19 = bitcast i32* %3 to i8*, !dbg !1076\l  call void @llvm.lifetime.end.p0i8(i64 4, i8* %19) #12, !dbg !1076\l  ret i32 %18, !dbg !1077\l}"];
}
