INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/harman_Verilog/1118_add_sub/1118_add_sub.srcs/sim_1/new/tb_add_sub_systemverilog.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_add_sub_systemverilog
INFO: [VRFC 10-2458] undeclared symbol cin, assumed default net type wire [D:/GitHub/harman_Verilog/1118_add_sub/1118_add_sub.srcs/sim_1/new/tb_add_sub_systemverilog.sv:43]
