

================================================================
== Synthesis Summary Report of 'leading_zero_count'
================================================================
+ General Information: 
    * Date:           Sat Mar 16 03:59:46 2024
    * Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
    * Project:        BOB
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+---------+----------+-----+
    |        Modules       | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |    |         |          |     |
    |        & Loops       | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|    FF   |    LUT   | URAM|
    +----------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+---------+----------+-----+
    |+ leading_zero_count  |     -|  4.76|        1|  10.000|         -|        2|     -|        no|  2 (~0%)|   -|  2 (~0%)|  64 (~0%)|    -|
    +----------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 6        |
| input_r   | ap_none | in        | 32       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| input    | in        | ap_uint<32> |
| return   | out       | ap_uint<6>  |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| input    | input_r      | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+-----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+----------------------+-----+--------+-----------+-----+--------+---------+
| + leading_zero_count | 0   |        |           |     |        |         |
|   LUTS16_fu_195_p2   |     |        | LUTS16    | add | fabric | 0       |
|   LUTS16_1_fu_235_p2 |     |        | LUTS16_1  | add | fabric | 0       |
|   ap_return          |     |        | add_ln176 | add | fabric | 0       |
+----------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+----------------------+--------+------+------+------+--------+-------------+------+---------+------------------+
| Name                 | Usage  | Type | BRAM | URAM | Pragma | Variable    | Impl | Latency | Bitwidth, Depth, |
|                      |        |      |      |      |        |             |      |         | Banks            |
+----------------------+--------+------+------+------+--------+-------------+------+---------+------------------+
| + leading_zero_count |        |      | 2    | 0    |        |             |      |         |                  |
|   LUT_array_i_U      | rom_np |      | 2    |      |        | LUT_array_i | auto | 1       | 4, 256, 1        |
+----------------------+--------+------+------+------+--------+-------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------+-----------+-----------------------------------+
| Type   | Options   | Location                          |
+--------+-----------+-----------------------------------+
| unroll |           | div.cpp:156 in leading_zero_count |
| inline | recursive | div.cpp:158 in leading_zero_count |
| unroll |           | div.cpp:167 in leading_zero_count |
+--------+-----------+-----------------------------------+


