<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.3 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="C:/Users/peter/adder/adder.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="5b856135895048fbadeafbacf47dbe5a"/>
    <Option Name="Part" Val="xc7a35tcpg236-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/ip_complement"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../mux21/74LSXX_LIB"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/ip_full_adder_1_bit"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/ip_full_adder_4_bit"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../mux21/XUP_LIB"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/adder.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/adder.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="27"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="3"/>
    <Option Name="WTModelSimExportSim" Val="3"/>
    <Option Name="WTQuestaExportSim" Val="3"/>
    <Option Name="WTIesExportSim" Val="3"/>
    <Option Name="WTVcsExportSim" Val="3"/>
    <Option Name="WTRivieraExportSim" Val="3"/>
    <Option Name="WTActivehdlExportSim" Val="3"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/full_adder_1_bit/full_adder_1_bit.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="full_adder_1_bit.bd" FileRelPathName="ip/full_adder_1_bit_xup_nand2_0_0/full_adder_1_bit_xup_nand2_0_0.xci">
          <Proxy FileSetName="full_adder_1_bit_xup_nand2_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="full_adder_1_bit.bd" FileRelPathName="hdl/full_adder_1_bit.v"/>
        <CompFileExtendedInfo CompFileName="full_adder_1_bit.bd" FileRelPathName="ip/full_adder_1_bit_xup_xor2_0_0/full_adder_1_bit_xup_xor2_0_0.xci">
          <Proxy FileSetName="full_adder_1_bit_xup_xor2_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="full_adder_1_bit.bd" FileRelPathName="ip/full_adder_1_bit_xup_nand2_1_0/full_adder_1_bit_xup_nand2_1_0.xci">
          <Proxy FileSetName="full_adder_1_bit_xup_nand2_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="full_adder_1_bit.bd" FileRelPathName="ip/full_adder_1_bit_xup_nand2_2_0/full_adder_1_bit_xup_nand2_2_0.xci">
          <Proxy FileSetName="full_adder_1_bit_xup_nand2_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="full_adder_1_bit.bd" FileRelPathName="hdl/full_adder_1_bit.hwdef"/>
        <CompFileExtendedInfo CompFileName="full_adder_1_bit.bd" FileRelPathName="hw_handoff/full_adder_1_bit_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="full_adder_1_bit.bd" FileRelPathName="hw_handoff/full_adder_1_bit.hwh"/>
        <CompFileExtendedInfo CompFileName="full_adder_1_bit.bd" FileRelPathName="ip/full_adder_1_bit_xup_xnor2_0_0/full_adder_1_bit_xup_xnor2_0_0.xci">
          <Proxy FileSetName="full_adder_1_bit_xup_xnor2_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="full_adder_1_bit.bd" FileRelPathName="ip/full_adder_1_bit_xup_inv_0_0/full_adder_1_bit_xup_inv_0_0.xci">
          <Proxy FileSetName="full_adder_1_bit_xup_inv_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="full_adder_1_bit.bd" FileRelPathName="full_adder_1_bit_ooc.xdc"/>
      </File>
      <File Path="$PSRCDIR/sources_1/new/full_adder_1_bit_ver.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/full_adder_1_bit_tb.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/full_adder_4_bit/full_adder_4_bit.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="full_adder_4_bit.bd" FileRelPathName="hdl/full_adder_4_bit.v"/>
        <CompFileExtendedInfo CompFileName="full_adder_4_bit.bd" FileRelPathName="ip/full_adder_4_bit_full_adder_1_bit_0_3/full_adder_4_bit_full_adder_1_bit_0_3.xci"/>
        <CompFileExtendedInfo CompFileName="full_adder_4_bit.bd" FileRelPathName="ip/full_adder_4_bit_full_adder_1_bit_0_1/full_adder_4_bit_full_adder_1_bit_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="full_adder_4_bit.bd" FileRelPathName="ip/full_adder_4_bit_full_adder_1_bit_0_2/full_adder_4_bit_full_adder_1_bit_0_2.xci"/>
        <CompFileExtendedInfo CompFileName="full_adder_4_bit.bd" FileRelPathName="ip/full_adder_4_bit_full_adder_1_bit_0_0/full_adder_4_bit_full_adder_1_bit_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="full_adder_4_bit.bd" FileRelPathName="full_adder_4_bit_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="full_adder_4_bit.bd" FileRelPathName="hdl/full_adder_4_bit.hwdef"/>
        <CompFileExtendedInfo CompFileName="full_adder_4_bit.bd" FileRelPathName="hw_handoff/full_adder_4_bit_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="full_adder_4_bit.bd" FileRelPathName="hw_handoff/full_adder_4_bit.hwh"/>
      </File>
      <File Path="$PSRCDIR/sources_1/new/full_adder_4_bit_ver.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/full_adder_4_bit_tb.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/complement/complement.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="complement.bd" FileRelPathName="hdl/complement.v"/>
        <CompFileExtendedInfo CompFileName="complement.bd" FileRelPathName="ip/complement_full_adder_4_bit_0_0/complement_full_adder_4_bit_0_0.xci">
          <Proxy FileSetName="complement_full_adder_4_bit_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="complement.bd" FileRelPathName="ip/complement_xup_xor2_0_0/complement_xup_xor2_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="complement.bd" FileRelPathName="ip/complement_xlconstant_4_0/complement_xlconstant_4_0.xci">
          <Proxy FileSetName="complement_xlconstant_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="complement.bd" FileRelPathName="ip/complement_xup_xor2_1_0/complement_xup_xor2_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="complement.bd" FileRelPathName="ip/complement_xlconstant_1_0/complement_xlconstant_1_0.xci">
          <Proxy FileSetName="complement_xlconstant_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="complement.bd" FileRelPathName="ip/complement_xlconstant_2_0/complement_xlconstant_2_0.xci">
          <Proxy FileSetName="complement_xlconstant_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="complement.bd" FileRelPathName="ip/complement_xup_xor2_2_0/complement_xup_xor2_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="complement.bd" FileRelPathName="ip/complement_xlconstant_3_0/complement_xlconstant_3_0.xci">
          <Proxy FileSetName="complement_xlconstant_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="complement.bd" FileRelPathName="complement_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="complement.bd" FileRelPathName="hdl/complement.hwdef"/>
        <CompFileExtendedInfo CompFileName="complement.bd" FileRelPathName="hw_handoff/complement_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="complement.bd" FileRelPathName="ip/complement_xup_xor2_3_0/complement_xup_xor2_3_0.xci"/>
        <CompFileExtendedInfo CompFileName="complement.bd" FileRelPathName="hw_handoff/complement.hwh"/>
      </File>
      <File Path="$PSRCDIR/sources_1/new/complement_ver.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/complement_tb.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="full_adder_1_bit_tb"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="complement_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="xsim.simulate.runtime" Val="50000ns"/>
      </Config>
    </FileSet>
    <FileSet Name="full_adder_1_bit_xup_xor2_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/full_adder_1_bit_xup_xor2_0_0">
      <Config>
        <Option Name="TopModule" Val="full_adder_1_bit_xup_xor2_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="full_adder_1_bit_xup_nand2_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/full_adder_1_bit_xup_nand2_0_0">
      <Config>
        <Option Name="TopModule" Val="full_adder_1_bit_xup_nand2_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="full_adder_1_bit_xup_nand2_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/full_adder_1_bit_xup_nand2_1_0">
      <Config>
        <Option Name="TopModule" Val="full_adder_1_bit_xup_nand2_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="full_adder_1_bit_xup_nand2_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/full_adder_1_bit_xup_nand2_2_0">
      <Config>
        <Option Name="TopModule" Val="full_adder_1_bit_xup_nand2_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="full_adder_1_bit_xup_inv_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/full_adder_1_bit_xup_inv_0_0">
      <Config>
        <Option Name="TopModule" Val="full_adder_1_bit_xup_inv_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="full_adder_1_bit_xup_xnor2_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/full_adder_1_bit_xup_xnor2_0_0">
      <Config>
        <Option Name="TopModule" Val="full_adder_1_bit_xup_xnor2_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="complement_full_adder_4_bit_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/complement_full_adder_4_bit_0_0">
      <Config>
        <Option Name="TopModule" Val="complement_full_adder_4_bit_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="complement_xlconstant_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/complement_xlconstant_1_0">
      <Config>
        <Option Name="TopModule" Val="complement_xlconstant_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="complement_xlconstant_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/complement_xlconstant_2_0">
      <Config>
        <Option Name="TopModule" Val="complement_xlconstant_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="complement_xlconstant_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/complement_xlconstant_3_0">
      <Config>
        <Option Name="TopModule" Val="complement_xlconstant_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="complement_xlconstant_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/complement_xlconstant_4_0">
      <Config>
        <Option Name="TopModule" Val="complement_xlconstant_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="full_adder_1_bit_xup_xor2_0_0_synth_1" Type="Ft3:Synth" SrcSet="full_adder_1_bit_xup_xor2_0_0" Part="xc7a35tcpg236-1" ConstrsSet="full_adder_1_bit_xup_xor2_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/full_adder_1_bit_xup_xor2_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="full_adder_1_bit_xup_nand2_0_0_synth_1" Type="Ft3:Synth" SrcSet="full_adder_1_bit_xup_nand2_0_0" Part="xc7a35tcpg236-1" ConstrsSet="full_adder_1_bit_xup_nand2_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/full_adder_1_bit_xup_nand2_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="full_adder_1_bit_xup_nand2_1_0_synth_1" Type="Ft3:Synth" SrcSet="full_adder_1_bit_xup_nand2_1_0" Part="xc7a35tcpg236-1" ConstrsSet="full_adder_1_bit_xup_nand2_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/full_adder_1_bit_xup_nand2_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="full_adder_1_bit_xup_nand2_2_0_synth_1" Type="Ft3:Synth" SrcSet="full_adder_1_bit_xup_nand2_2_0" Part="xc7a35tcpg236-1" ConstrsSet="full_adder_1_bit_xup_nand2_2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/full_adder_1_bit_xup_nand2_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="full_adder_1_bit_xup_inv_0_0_synth_1" Type="Ft3:Synth" SrcSet="full_adder_1_bit_xup_inv_0_0" Part="xc7a35tcpg236-1" ConstrsSet="full_adder_1_bit_xup_inv_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/full_adder_1_bit_xup_inv_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="full_adder_1_bit_xup_xnor2_0_0_synth_1" Type="Ft3:Synth" SrcSet="full_adder_1_bit_xup_xnor2_0_0" Part="xc7a35tcpg236-1" ConstrsSet="full_adder_1_bit_xup_xnor2_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/full_adder_1_bit_xup_xnor2_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="complement_full_adder_4_bit_0_0_synth_1" Type="Ft3:Synth" SrcSet="complement_full_adder_4_bit_0_0" Part="xc7a35tcpg236-1" ConstrsSet="complement_full_adder_4_bit_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/complement_full_adder_4_bit_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="complement_xlconstant_1_0_synth_1" Type="Ft3:Synth" SrcSet="complement_xlconstant_1_0" Part="xc7a35tcpg236-1" ConstrsSet="complement_xlconstant_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/complement_xlconstant_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="complement_xlconstant_2_0_synth_1" Type="Ft3:Synth" SrcSet="complement_xlconstant_2_0" Part="xc7a35tcpg236-1" ConstrsSet="complement_xlconstant_2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/complement_xlconstant_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="complement_xlconstant_3_0_synth_1" Type="Ft3:Synth" SrcSet="complement_xlconstant_3_0" Part="xc7a35tcpg236-1" ConstrsSet="complement_xlconstant_3_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/complement_xlconstant_3_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="complement_xlconstant_4_0_synth_1" Type="Ft3:Synth" SrcSet="complement_xlconstant_4_0" Part="xc7a35tcpg236-1" ConstrsSet="complement_xlconstant_4_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/complement_xlconstant_4_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="full_adder_1_bit_xup_xor2_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="full_adder_1_bit_xup_xor2_0_0" Description="Default settings for Implementation." SynthRun="full_adder_1_bit_xup_xor2_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="full_adder_1_bit_xup_nand2_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="full_adder_1_bit_xup_nand2_0_0" Description="Default settings for Implementation." SynthRun="full_adder_1_bit_xup_nand2_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="full_adder_1_bit_xup_nand2_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="full_adder_1_bit_xup_nand2_1_0" Description="Default settings for Implementation." SynthRun="full_adder_1_bit_xup_nand2_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="full_adder_1_bit_xup_nand2_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="full_adder_1_bit_xup_nand2_2_0" Description="Default settings for Implementation." SynthRun="full_adder_1_bit_xup_nand2_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="full_adder_1_bit_xup_inv_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="full_adder_1_bit_xup_inv_0_0" Description="Default settings for Implementation." SynthRun="full_adder_1_bit_xup_inv_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="full_adder_1_bit_xup_xnor2_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="full_adder_1_bit_xup_xnor2_0_0" Description="Default settings for Implementation." SynthRun="full_adder_1_bit_xup_xnor2_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="complement_full_adder_4_bit_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="complement_full_adder_4_bit_0_0" Description="Default settings for Implementation." SynthRun="complement_full_adder_4_bit_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="complement_xlconstant_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="complement_xlconstant_1_0" Description="Default settings for Implementation." SynthRun="complement_xlconstant_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="complement_xlconstant_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="complement_xlconstant_2_0" Description="Default settings for Implementation." SynthRun="complement_xlconstant_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="complement_xlconstant_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="complement_xlconstant_3_0" Description="Default settings for Implementation." SynthRun="complement_xlconstant_3_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="complement_xlconstant_4_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="complement_xlconstant_4_0" Description="Default settings for Implementation." SynthRun="complement_xlconstant_4_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
