-- generated by newgenasym Wed Jun 30 16:31:44 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity PVDZ is
    port (    
	ANODE:     IN     STD_LOGIC;    
	CATHODE:   IN     STD_LOGIC;    
	DRAIN:     OUT    STD_LOGIC;    
	SOURCE:    OUT    STD_LOGIC);
end PVDZ;
