Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Dec 17 13:05:14 2025
| Host         : DESKTOP-GKJKQ5B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file TOP_ASCENSOR_timing_summary_routed.rpt -pb TOP_ASCENSOR_timing_summary_routed.pb -rpx TOP_ASCENSOR_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_ASCENSOR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  52          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.492        0.000                      0                  309        0.186        0.000                      0                  309        4.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.492        0.000                      0                  309        0.186        0.000                      0                  309        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 U_FSM/timer_dur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tmr/fin_tiempo_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 2.000ns (38.869%)  route 3.145ns (61.131%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.707     5.310    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  U_FSM/timer_dur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  U_FSM/timer_dur_reg[0]/Q
                         net (fo=20, routed)          0.481     6.247    U_FSM/timer_dur_reg[1]_0[0]
    SLICE_X3Y74          LUT2 (Prop_lut2_I1_O)        0.124     6.371 r  U_FSM/contador1_carry__2_i_6/O
                         net (fo=1, routed)           0.568     6.938    U_FSM/contador1_carry__2_i_6_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.536 f  U_FSM/contador1_carry__2_i_1/O[1]
                         net (fo=2, routed)           0.622     8.159    U_FSM/O[0]
    SLICE_X1Y73          LUT3 (Prop_lut3_I0_O)        0.303     8.462 r  U_FSM/contador1_carry__2_i_2/O
                         net (fo=1, routed)           0.000     8.462    U_Tmr/S[3]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.863 r  U_Tmr/contador1_carry__2/CO[3]
                         net (fo=3, routed)           0.789     9.652    U_FSM/CO[0]
    SLICE_X0Y73          LUT5 (Prop_lut5_I2_O)        0.118     9.770 r  U_FSM/fin_tiempo_i_1/O
                         net (fo=1, routed)           0.686    10.455    U_Tmr/fin_tiempo_reg_0
    SLICE_X1Y73          FDRE                                         r  U_Tmr/fin_tiempo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.590    15.013    U_Tmr/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  U_Tmr/fin_tiempo_reg/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y73          FDRE (Setup_fdre_C_D)       -0.305    14.947    U_Tmr/fin_tiempo_reg
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 U_Div/c_blink_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Div/c_blink_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.919ns (20.276%)  route 3.613ns (79.724%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.633     5.236    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  U_Div/c_blink_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  U_Div/c_blink_reg[1]/Q
                         net (fo=2, routed)           0.982     6.736    U_Div/c_blink_reg[1]
    SLICE_X9Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.860 f  U_Div/en_blink_i_5/O
                         net (fo=1, routed)           0.914     7.774    U_Div/en_blink_i_5_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.898 r  U_Div/en_blink_i_1/O
                         net (fo=2, routed)           0.840     8.737    U_Div/en_blink_0
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.153     8.890 r  U_Div/c_blink[0]_i_1/O
                         net (fo=24, routed)          0.878     9.768    U_Div/c_blink[0]_i_1_n_0
    SLICE_X10Y76         FDRE                                         r  U_Div/c_blink_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.512    14.935    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y76         FDRE                                         r  U_Div/c_blink_reg[20]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X10Y76         FDRE (Setup_fdre_C_R)       -0.731    14.427    U_Div/c_blink_reg[20]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 U_Div/c_blink_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Div/c_blink_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.919ns (20.276%)  route 3.613ns (79.724%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.633     5.236    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  U_Div/c_blink_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  U_Div/c_blink_reg[1]/Q
                         net (fo=2, routed)           0.982     6.736    U_Div/c_blink_reg[1]
    SLICE_X9Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.860 f  U_Div/en_blink_i_5/O
                         net (fo=1, routed)           0.914     7.774    U_Div/en_blink_i_5_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.898 r  U_Div/en_blink_i_1/O
                         net (fo=2, routed)           0.840     8.737    U_Div/en_blink_0
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.153     8.890 r  U_Div/c_blink[0]_i_1/O
                         net (fo=24, routed)          0.878     9.768    U_Div/c_blink[0]_i_1_n_0
    SLICE_X10Y76         FDRE                                         r  U_Div/c_blink_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.512    14.935    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y76         FDRE                                         r  U_Div/c_blink_reg[21]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X10Y76         FDRE (Setup_fdre_C_R)       -0.731    14.427    U_Div/c_blink_reg[21]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 U_Div/c_blink_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Div/c_blink_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.919ns (20.276%)  route 3.613ns (79.724%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.633     5.236    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  U_Div/c_blink_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  U_Div/c_blink_reg[1]/Q
                         net (fo=2, routed)           0.982     6.736    U_Div/c_blink_reg[1]
    SLICE_X9Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.860 f  U_Div/en_blink_i_5/O
                         net (fo=1, routed)           0.914     7.774    U_Div/en_blink_i_5_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.898 r  U_Div/en_blink_i_1/O
                         net (fo=2, routed)           0.840     8.737    U_Div/en_blink_0
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.153     8.890 r  U_Div/c_blink[0]_i_1/O
                         net (fo=24, routed)          0.878     9.768    U_Div/c_blink[0]_i_1_n_0
    SLICE_X10Y76         FDRE                                         r  U_Div/c_blink_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.512    14.935    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y76         FDRE                                         r  U_Div/c_blink_reg[22]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X10Y76         FDRE (Setup_fdre_C_R)       -0.731    14.427    U_Div/c_blink_reg[22]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 U_Div/c_blink_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Div/c_blink_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.919ns (20.276%)  route 3.613ns (79.724%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.633     5.236    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  U_Div/c_blink_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  U_Div/c_blink_reg[1]/Q
                         net (fo=2, routed)           0.982     6.736    U_Div/c_blink_reg[1]
    SLICE_X9Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.860 f  U_Div/en_blink_i_5/O
                         net (fo=1, routed)           0.914     7.774    U_Div/en_blink_i_5_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.898 r  U_Div/en_blink_i_1/O
                         net (fo=2, routed)           0.840     8.737    U_Div/en_blink_0
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.153     8.890 r  U_Div/c_blink[0]_i_1/O
                         net (fo=24, routed)          0.878     9.768    U_Div/c_blink[0]_i_1_n_0
    SLICE_X10Y76         FDRE                                         r  U_Div/c_blink_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.512    14.935    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y76         FDRE                                         r  U_Div/c_blink_reg[23]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X10Y76         FDRE (Setup_fdre_C_R)       -0.731    14.427    U_Div/c_blink_reg[23]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 U_Div/c_blink_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Div/c_blink_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.919ns (20.374%)  route 3.592ns (79.626%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.627     5.230    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  U_Div/c_blink_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     5.748 r  U_Div/c_blink_reg[15]/Q
                         net (fo=2, routed)           0.983     6.731    U_Div/c_blink_reg[15]
    SLICE_X9Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.855 f  U_Div/en_blink_i_5/O
                         net (fo=1, routed)           0.914     7.769    U_Div/en_blink_i_5_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.893 r  U_Div/en_blink_i_1/O
                         net (fo=2, routed)           0.840     8.732    U_Div/en_blink_0
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.153     8.885 r  U_Div/c_blink[0]_i_1/O
                         net (fo=24, routed)          0.855     9.740    U_Div/c_blink[0]_i_1_n_0
    SLICE_X10Y71         FDRE                                         r  U_Div/c_blink_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.515    14.938    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  U_Div/c_blink_reg[0]/C
                         clock pessimism              0.275    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X10Y71         FDRE (Setup_fdre_C_R)       -0.731    14.446    U_Div/c_blink_reg[0]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 U_Div/c_blink_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Div/c_blink_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.919ns (20.374%)  route 3.592ns (79.626%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.627     5.230    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  U_Div/c_blink_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     5.748 r  U_Div/c_blink_reg[15]/Q
                         net (fo=2, routed)           0.983     6.731    U_Div/c_blink_reg[15]
    SLICE_X9Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.855 f  U_Div/en_blink_i_5/O
                         net (fo=1, routed)           0.914     7.769    U_Div/en_blink_i_5_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.893 r  U_Div/en_blink_i_1/O
                         net (fo=2, routed)           0.840     8.732    U_Div/en_blink_0
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.153     8.885 r  U_Div/c_blink[0]_i_1/O
                         net (fo=24, routed)          0.855     9.740    U_Div/c_blink[0]_i_1_n_0
    SLICE_X10Y71         FDRE                                         r  U_Div/c_blink_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.515    14.938    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  U_Div/c_blink_reg[1]/C
                         clock pessimism              0.275    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X10Y71         FDRE (Setup_fdre_C_R)       -0.731    14.446    U_Div/c_blink_reg[1]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 U_Div/c_blink_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Div/c_blink_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.919ns (20.374%)  route 3.592ns (79.626%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.627     5.230    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  U_Div/c_blink_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     5.748 r  U_Div/c_blink_reg[15]/Q
                         net (fo=2, routed)           0.983     6.731    U_Div/c_blink_reg[15]
    SLICE_X9Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.855 f  U_Div/en_blink_i_5/O
                         net (fo=1, routed)           0.914     7.769    U_Div/en_blink_i_5_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.893 r  U_Div/en_blink_i_1/O
                         net (fo=2, routed)           0.840     8.732    U_Div/en_blink_0
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.153     8.885 r  U_Div/c_blink[0]_i_1/O
                         net (fo=24, routed)          0.855     9.740    U_Div/c_blink[0]_i_1_n_0
    SLICE_X10Y71         FDRE                                         r  U_Div/c_blink_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.515    14.938    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  U_Div/c_blink_reg[2]/C
                         clock pessimism              0.275    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X10Y71         FDRE (Setup_fdre_C_R)       -0.731    14.446    U_Div/c_blink_reg[2]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 U_Div/c_blink_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Div/c_blink_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.919ns (20.374%)  route 3.592ns (79.626%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.627     5.230    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  U_Div/c_blink_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     5.748 r  U_Div/c_blink_reg[15]/Q
                         net (fo=2, routed)           0.983     6.731    U_Div/c_blink_reg[15]
    SLICE_X9Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.855 f  U_Div/en_blink_i_5/O
                         net (fo=1, routed)           0.914     7.769    U_Div/en_blink_i_5_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.893 r  U_Div/en_blink_i_1/O
                         net (fo=2, routed)           0.840     8.732    U_Div/en_blink_0
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.153     8.885 r  U_Div/c_blink[0]_i_1/O
                         net (fo=24, routed)          0.855     9.740    U_Div/c_blink[0]_i_1_n_0
    SLICE_X10Y71         FDRE                                         r  U_Div/c_blink_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.515    14.938    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  U_Div/c_blink_reg[3]/C
                         clock pessimism              0.275    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X10Y71         FDRE (Setup_fdre_C_R)       -0.731    14.446    U_Div/c_blink_reg[3]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 U_Div/c_blink_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Div/c_blink_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.919ns (20.915%)  route 3.475ns (79.085%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.633     5.236    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  U_Div/c_blink_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  U_Div/c_blink_reg[1]/Q
                         net (fo=2, routed)           0.982     6.736    U_Div/c_blink_reg[1]
    SLICE_X9Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.860 f  U_Div/en_blink_i_5/O
                         net (fo=1, routed)           0.914     7.774    U_Div/en_blink_i_5_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.898 r  U_Div/en_blink_i_1/O
                         net (fo=2, routed)           0.840     8.737    U_Div/en_blink_0
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.153     8.890 r  U_Div/c_blink[0]_i_1/O
                         net (fo=24, routed)          0.739     9.630    U_Div/c_blink[0]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  U_Div/c_blink_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.510    14.933    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  U_Div/c_blink_reg[16]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y75         FDRE (Setup_fdre_C_R)       -0.731    14.425    U_Div/c_blink_reg[16]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  4.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_In/inputs_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_In/inputs_prev_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.202%)  route 0.124ns (46.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.594     1.513    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  U_In/inputs_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_In/inputs_sync_reg[4]/Q
                         net (fo=2, routed)           0.124     1.778    U_In/p_1_in6_in
    SLICE_X4Y78          FDRE                                         r  U_In/inputs_prev_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.862     2.027    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  U_In/inputs_prev_reg[4]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.066     1.592    U_In/inputs_prev_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_In/sw_res_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_In/trigger_emergencia_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.594     1.513    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  U_In/sw_res_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  U_In/sw_res_prev_reg/Q
                         net (fo=1, routed)           0.054     1.696    U_In/sw_res_prev
    SLICE_X3Y72          LUT2 (Prop_lut2_I0_O)        0.099     1.795 r  U_In/trigger_emergencia_i_1/O
                         net (fo=1, routed)           0.000     1.795    U_In/trigger_emergencia0
    SLICE_X3Y72          FDRE                                         r  U_In/trigger_emergencia_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.864     2.029    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  U_In/trigger_emergencia_reg/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.091     1.604    U_In/trigger_emergencia_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_In/inputs_prev_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_In/piso_llamada_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.593     1.512    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  U_In/inputs_prev_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  U_In/inputs_prev_reg[1]/Q
                         net (fo=2, routed)           0.110     1.763    U_In/inputs_prev_reg_n_0_[1]
    SLICE_X4Y77          LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  U_In/piso_llamada[0]_i_1/O
                         net (fo=1, routed)           0.000     1.808    U_In/piso_llamada[0]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  U_In/piso_llamada_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.861     2.026    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  U_In/piso_llamada_reg[0]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.092     1.617    U_In/piso_llamada_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_In/inputs_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_In/inputs_prev_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.600%)  route 0.138ns (49.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.594     1.513    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  U_In/inputs_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_In/inputs_sync_reg[1]/Q
                         net (fo=3, routed)           0.138     1.792    U_In/inputs_sync_reg_n_0_[1]
    SLICE_X5Y77          FDRE                                         r  U_In/inputs_prev_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.861     2.026    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  U_In/inputs_prev_reg[1]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.070     1.595    U_In/inputs_prev_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_In/inputs_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_In/inputs_prev_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.837%)  route 0.136ns (49.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.590     1.509    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  U_In/inputs_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U_In/inputs_sync_reg[3]/Q
                         net (fo=2, routed)           0.136     1.787    U_In/inputs_sync_reg_n_0_[3]
    SLICE_X4Y75          FDRE                                         r  U_In/inputs_prev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.858     2.023    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  U_In/inputs_prev_reg[3]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.075     1.584    U_In/inputs_prev_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_In/inputs_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_In/inputs_prev_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.718%)  route 0.137ns (49.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.593     1.512    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  U_In/inputs_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_In/inputs_sync_reg[0]/Q
                         net (fo=2, routed)           0.137     1.790    U_In/inputs_sync_reg_n_0_[0]
    SLICE_X4Y78          FDRE                                         r  U_In/inputs_prev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.862     2.027    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  U_In/inputs_prev_reg[0]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.070     1.582    U_In/inputs_prev_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_In/inputs_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_In/nueva_peticion_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.558%)  route 0.126ns (40.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.593     1.512    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  U_In/inputs_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_In/inputs_sync_reg[0]/Q
                         net (fo=2, routed)           0.126     1.780    U_In/inputs_sync_reg_n_0_[0]
    SLICE_X4Y77          LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  U_In/nueva_peticion_i_1/O
                         net (fo=1, routed)           0.000     1.825    U_In/nueva_peticion_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  U_In/nueva_peticion_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.861     2.026    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  U_In/nueva_peticion_reg/C
                         clock pessimism             -0.500     1.525    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.091     1.616    U_In/nueva_peticion_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_Vis/led_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Vis/leds_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.554%)  route 0.156ns (52.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.596     1.515    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  U_Vis/led_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_Vis/led_level_reg[4]/Q
                         net (fo=14, routed)          0.156     1.812    U_Vis/led_level_reg[4]
    SLICE_X1Y67          FDRE                                         r  U_Vis/leds_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.869     2.034    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  U_Vis/leds_reg[15]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.070     1.601    U_Vis/leds_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_Vis/led_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Vis/leds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.869%)  route 0.143ns (43.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.596     1.515    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  U_Vis/led_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_Vis/led_level_reg[2]/Q
                         net (fo=18, routed)          0.143     1.800    U_Vis/led_level_reg__0[2]
    SLICE_X0Y69          LUT5 (Prop_lut5_I2_O)        0.048     1.848 r  U_Vis/leds[2]_i_1/O
                         net (fo=1, routed)           0.000     1.848    U_Vis/leds[2]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  U_Vis/leds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.867     2.032    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  U_Vis/leds_reg[2]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.107     1.635    U_Vis/leds_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_Vis/led_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Vis/leds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.828%)  route 0.144ns (43.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.596     1.515    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  U_Vis/led_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_Vis/led_level_reg[2]/Q
                         net (fo=18, routed)          0.144     1.801    U_Vis/led_level_reg__0[2]
    SLICE_X0Y69          LUT3 (Prop_lut3_I0_O)        0.049     1.850 r  U_Vis/leds[3]_i_1/O
                         net (fo=1, routed)           0.000     1.850    U_Vis/leds[3]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  U_Vis/leds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.867     2.032    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  U_Vis/leds_reg[3]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.107     1.635    U_Vis/leds_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y72     U_Div/c_1hz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y74     U_Div/c_1hz_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y74     U_Div/c_1hz_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y75     U_Div/c_1hz_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y75     U_Div/c_1hz_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y75     U_Div/c_1hz_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y75     U_Div/c_1hz_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y76     U_Div/c_1hz_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y76     U_Div/c_1hz_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     U_Div/c_1hz_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     U_Div/c_1hz_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y74     U_Div/c_1hz_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y74     U_Div/c_1hz_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y74     U_Div/c_1hz_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y74     U_Div/c_1hz_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y75     U_Div/c_1hz_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y75     U_Div/c_1hz_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y75     U_Div/c_1hz_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y75     U_Div/c_1hz_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     U_Div/c_1hz_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y72     U_Div/c_1hz_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y74     U_Div/c_1hz_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y74     U_Div/c_1hz_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y74     U_Div/c_1hz_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y74     U_Div/c_1hz_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y75     U_Div/c_1hz_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y75     U_Div/c_1hz_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y75     U_Div/c_1hz_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y75     U_Div/c_1hz_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Vis/an_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.030ns  (logic 4.036ns (44.691%)  route 4.994ns (55.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.704     5.307    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  U_Vis/an_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  U_Vis/an_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           4.994    10.819    lopt_2
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.336 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.336    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.451ns  (logic 4.147ns (55.649%)  route 3.305ns (44.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.713     5.316    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  U_Vis/leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.419     5.735 r  U_Vis/leds_reg[2]/Q
                         net (fo=1, routed)           3.305     9.039    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.728    12.767 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.767    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/an_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.935ns  (logic 4.054ns (58.448%)  route 2.882ns (41.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.706     5.309    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  U_Vis/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518     5.827 r  U_Vis/an_reg[0]/Q
                         net (fo=1, routed)           2.882     8.708    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    12.244 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.244    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.815ns  (logic 3.976ns (58.344%)  route 2.839ns (41.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.713     5.316    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  U_Vis/leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  U_Vis/leds_reg[0]/Q
                         net (fo=1, routed)           2.839     8.611    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.131 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.131    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/an_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.748ns  (logic 4.070ns (60.316%)  route 2.678ns (39.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.704     5.307    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  U_Vis/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  U_Vis/an_reg[3]/Q
                         net (fo=1, routed)           2.678     8.503    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    12.055 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.055    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/an_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.680ns  (logic 4.224ns (63.241%)  route 2.455ns (36.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.706     5.309    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  U_Vis/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.478     5.787 r  U_Vis/an_reg[2]/Q
                         net (fo=1, routed)           2.455     8.242    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.746    11.988 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.988    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/seg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.655ns  (logic 4.006ns (60.198%)  route 2.649ns (39.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.707     5.310    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  U_Vis/seg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  U_Vis/seg_reg[3]/Q
                         net (fo=1, routed)           2.649     8.415    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.965 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.965    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/an_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.653ns  (logic 4.054ns (60.932%)  route 2.599ns (39.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.706     5.309    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  U_Vis/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518     5.827 r  U_Vis/an_reg[1]/Q
                         net (fo=1, routed)           2.599     8.426    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    11.961 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.961    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/seg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.632ns  (logic 4.149ns (62.571%)  route 2.482ns (37.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.707     5.310    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  U_Vis/seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.419     5.729 r  U_Vis/seg_reg[1]/Q
                         net (fo=1, routed)           2.482     8.211    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.730    11.941 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.941    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.621ns  (logic 3.991ns (60.287%)  route 2.629ns (39.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.716     5.319    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDSE                                         r  U_Vis/leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDSE (Prop_fdse_C_Q)         0.456     5.775 r  U_Vis/leds_reg[1]/Q
                         net (fo=1, routed)           2.629     8.404    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.939 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.939    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Vis/seg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.375ns (80.091%)  route 0.342ns (19.909%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.593     1.512    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  U_Vis/seg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_Vis/seg_reg[4]/Q
                         net (fo=1, routed)           0.342     1.995    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.230 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.230    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.393ns (81.087%)  route 0.325ns (18.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.598     1.517    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  U_Vis/leds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_Vis/leds_reg[12]/Q
                         net (fo=1, routed)           0.325     1.983    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.236 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.236    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.373ns (79.529%)  route 0.353ns (20.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.596     1.515    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  U_Vis/leds_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_Vis/leds_reg[11]/Q
                         net (fo=1, routed)           0.353     2.010    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.242 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.242    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.397ns (80.137%)  route 0.346ns (19.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.599     1.518    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  U_Vis/leds_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U_Vis/leds_reg[7]/Q
                         net (fo=1, routed)           0.346     2.006    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.261 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.261    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.429ns (80.668%)  route 0.343ns (19.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.598     1.517    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  U_Vis/leds_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  U_Vis/leds_reg[8]/Q
                         net (fo=1, routed)           0.343     1.988    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.301     3.289 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.289    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/an_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.416ns (79.096%)  route 0.374ns (20.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.591     1.510    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  U_Vis/an_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  U_Vis/an_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           0.374     2.049    lopt_1
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.301 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.301    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.437ns (80.108%)  route 0.357ns (19.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.597     1.516    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  U_Vis/leds_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  U_Vis/leds_reg[9]/Q
                         net (fo=1, routed)           0.357     2.001    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.309     3.310 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.310    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.434ns (80.008%)  route 0.358ns (19.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.598     1.517    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDSE                                         r  U_Vis/leds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDSE (Prop_fdse_C_Q)         0.128     1.645 r  U_Vis/leds_reg[5]/Q
                         net (fo=1, routed)           0.358     2.004    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.306     3.310 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.310    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.437ns (78.182%)  route 0.401ns (21.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.598     1.517    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDSE                                         r  U_Vis/leds_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDSE (Prop_fdse_C_Q)         0.128     1.645 r  U_Vis/leds_reg[6]/Q
                         net (fo=1, routed)           0.401     2.046    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.309     3.355 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.355    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/seg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.402ns (75.884%)  route 0.446ns (24.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.593     1.512    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  U_Vis/seg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_Vis/seg_reg[5]/Q
                         net (fo=1, routed)           0.446     2.099    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.360 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.360    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_FSM/estado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.423ns  (logic 1.755ns (23.642%)  route 5.668ns (76.358%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=14, routed)          4.221     5.728    U_In/CPU_RESETN_IBUF
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.124     5.852 r  U_In/estado_vis[2]_i_1/O
                         net (fo=5, routed)           1.447     7.299    U_FSM/E[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  U_FSM/estado[0]_i_1/O
                         net (fo=1, routed)           0.000     7.423    U_FSM/estado[0]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  U_FSM/estado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.586     5.009    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  U_FSM/estado_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_disp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.244ns  (logic 1.631ns (22.515%)  route 5.613ns (77.485%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=14, routed)          4.428     5.935    U_Div/CPU_RESETN_IBUF
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.124     6.059 r  U_Div/c_disp[0]_i_1/O
                         net (fo=17, routed)          1.185     7.244    U_Div/c_disp[0]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  U_Div/c_disp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.512     4.935    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  U_Div/c_disp_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_disp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.244ns  (logic 1.631ns (22.515%)  route 5.613ns (77.485%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=14, routed)          4.428     5.935    U_Div/CPU_RESETN_IBUF
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.124     6.059 r  U_Div/c_disp[0]_i_1/O
                         net (fo=17, routed)          1.185     7.244    U_Div/c_disp[0]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  U_Div/c_disp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.512     4.935    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  U_Div/c_disp_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_disp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.244ns  (logic 1.631ns (22.515%)  route 5.613ns (77.485%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=14, routed)          4.428     5.935    U_Div/CPU_RESETN_IBUF
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.124     6.059 r  U_Div/c_disp[0]_i_1/O
                         net (fo=17, routed)          1.185     7.244    U_Div/c_disp[0]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  U_Div/c_disp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.512     4.935    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  U_Div/c_disp_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_disp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.244ns  (logic 1.631ns (22.515%)  route 5.613ns (77.485%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=14, routed)          4.428     5.935    U_Div/CPU_RESETN_IBUF
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.124     6.059 r  U_Div/c_disp[0]_i_1/O
                         net (fo=17, routed)          1.185     7.244    U_Div/c_disp[0]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  U_Div/c_disp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.512     4.935    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  U_Div/c_disp_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/en_1hz_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.232ns  (logic 1.659ns (22.939%)  route 5.573ns (77.061%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=14, routed)          4.221     5.728    U_FSM/CPU_RESETN_IBUF
    SLICE_X3Y74          LUT1 (Prop_lut1_I0_O)        0.152     5.880 r  U_FSM/en_1hz_i_1/O
                         net (fo=12, routed)          1.352     7.232    U_Div/rst_sys
    SLICE_X8Y75          FDRE                                         r  U_Div/en_1hz_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.507     4.930    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  U_Div/en_1hz_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Tmr/activo_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.126ns  (logic 1.659ns (23.281%)  route 5.467ns (76.719%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=14, routed)          4.221     5.728    U_FSM/CPU_RESETN_IBUF
    SLICE_X3Y74          LUT1 (Prop_lut1_I0_O)        0.152     5.880 r  U_FSM/en_1hz_i_1/O
                         net (fo=12, routed)          1.246     7.126    U_Tmr/rst_sys
    SLICE_X0Y73          FDRE                                         r  U_Tmr/activo_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.590     5.013    U_Tmr/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  U_Tmr/activo_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/en_blink_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.067ns  (logic 1.659ns (23.477%)  route 5.408ns (76.523%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=14, routed)          4.221     5.728    U_FSM/CPU_RESETN_IBUF
    SLICE_X3Y74          LUT1 (Prop_lut1_I0_O)        0.152     5.880 r  U_FSM/en_1hz_i_1/O
                         net (fo=12, routed)          1.187     7.067    U_Div/rst_sys
    SLICE_X8Y74          FDRE                                         r  U_Div/en_blink_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.507     4.930    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  U_Div/en_blink_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_1hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.037ns  (logic 1.631ns (23.178%)  route 5.406ns (76.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=14, routed)          4.450     5.957    U_Div/CPU_RESETN_IBUF
    SLICE_X8Y75          LUT4 (Prop_lut4_I3_O)        0.124     6.081 r  U_Div/c_1hz[0]_i_1/O
                         net (fo=27, routed)          0.956     7.037    U_Div/c_1hz[0]_i_1_n_0
    SLICE_X7Y72          FDRE                                         r  U_Div/c_1hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.589     5.012    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  U_Div/c_1hz_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_1hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.037ns  (logic 1.631ns (23.178%)  route 5.406ns (76.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=14, routed)          4.450     5.957    U_Div/CPU_RESETN_IBUF
    SLICE_X8Y75          LUT4 (Prop_lut4_I3_O)        0.124     6.081 r  U_Div/c_1hz[0]_i_1/O
                         net (fo=27, routed)          0.956     7.037    U_Div/c_1hz[0]_i_1_n_0
    SLICE_X7Y72          FDRE                                         r  U_Div/c_1hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.589     5.012    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  U_Div/c_1hz_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            U_In/inputs_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.235ns (39.922%)  route 0.354ns (60.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.354     0.590    U_In/D[1]
    SLICE_X5Y79          FDRE                                         r  U_In/inputs_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.863     2.028    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  U_In/inputs_sync_reg[1]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            U_In/inputs_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.248ns (40.844%)  route 0.359ns (59.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           0.359     0.607    U_In/D[2]
    SLICE_X4Y79          FDRE                                         r  U_In/inputs_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.863     2.028    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  U_In/inputs_sync_reg[2]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            U_In/inputs_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.256ns (41.512%)  route 0.360ns (58.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.616    U_In/D[3]
    SLICE_X4Y75          FDRE                                         r  U_In/inputs_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.858     2.023    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  U_In/inputs_sync_reg[3]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            U_In/inputs_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.245ns (35.031%)  route 0.454ns (64.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.454     0.699    U_In/SW_IBUF[3]
    SLICE_X4Y75          FDRE                                         r  U_In/inputs_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.858     2.023    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  U_In/inputs_sync_reg[7]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            U_In/sw_res_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.292ns (38.709%)  route 0.462ns (61.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           0.462     0.753    U_In/SW_IBUF[4]
    SLICE_X2Y68          FDRE                                         r  U_In/sw_res_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.868     2.033    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  U_In/sw_res_sync_reg/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            U_In/inputs_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.253ns (32.768%)  route 0.519ns (67.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.519     0.772    U_In/SW_IBUF[2]
    SLICE_X4Y79          FDRE                                         r  U_In/inputs_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.863     2.028    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  U_In/inputs_sync_reg[6]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            U_In/inputs_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.254ns (30.017%)  route 0.591ns (69.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNC_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.845    U_In/D[0]
    SLICE_X4Y78          FDRE                                         r  U_In/inputs_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.862     2.027    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  U_In/inputs_sync_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            U_In/inputs_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.247ns (29.108%)  route 0.603ns (70.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.603     0.850    U_In/SW_IBUF[1]
    SLICE_X4Y79          FDRE                                         r  U_In/inputs_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.863     2.028    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  U_In/inputs_sync_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            U_In/inputs_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.245ns (26.550%)  route 0.679ns (73.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.679     0.924    U_In/SW_IBUF[0]
    SLICE_X4Y79          FDRE                                         r  U_In/inputs_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.863     2.028    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  U_In/inputs_sync_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_FSM/timer_dur_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.825ns  (logic 0.320ns (17.513%)  route 1.505ns (82.487%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=14, routed)          1.505     1.780    U_FSM/CPU_RESETN_IBUF
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.045     1.825 r  U_FSM/timer_dur[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    U_FSM/timer_dur[0]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  U_FSM/timer_dur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.862     2.027    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  U_FSM/timer_dur_reg[0]/C





