CSR_READ_REG,FUNC_0
CSR_WRITE_REG,FUNC_1
FILTER_HANDLED,VAR_0
FILTER_SCHEDULE_THREAD,VAR_1
MGB_INTR_ENBL_CLR,VAR_2
MGB_INTR_ENBL_SET,VAR_3
MGB_INTR_STS,VAR_4
MGB_INTR_STS_ANY,VAR_5
MGB_INTR_STS_RX,FUNC_2
MGB_INTR_STS_RX_ANY,VAR_6
MGB_INTR_STS_TEST,VAR_7
MGB_INTR_STS_TX,FUNC_3
MGB_INTR_STS_TX_ANY,VAR_8
device_printf,FUNC_4
iflib_get_softc_ctx,FUNC_5
iflib_rx_intr_deferred,FUNC_6
iflib_tx_intr_deferred,FUNC_7
mgb_admin_intr,FUNC_8
xsc,VAR_9
sc,VAR_10
scctx,VAR_11
intr_sts,VAR_12
intr_en,VAR_13
qidx,VAR_14
