INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'fifo_generator_v9_2_0'...
WARNING:sim - A core named 'fifo_generator_v9_2_0' already exists in the
   project. Output products for this core may be overwritten.
Applying external generics to 'fifo_generator_v9_2_0'...
Delivering associated files for 'fifo_generator_v9_2_0'...
WARNING:sim - Component fifo_generator_v9_2 does not have a valid model name for
   VHDL synthesis
Delivering EJava files for 'fifo_generator_v9_2_0'...
Generating implementation netlist for 'fifo_generator_v9_2_0'...
INFO:sim - Pre-processing HDL files for 'fifo_generator_v9_2_0'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo_generator_v9_2_0'
Running ngcbuild...
Writing VHDL instantiation wrapper for 'fifo_generator_v9_2_0'...
Writing VHDL behavioral simulation model for 'fifo_generator_v9_2_0'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
