# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do cpuDatapath_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/delij/Documents/ECE\ 3710/ECE-3710/cpuDatapath {C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/_3710alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:40 on Nov 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath" C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/_3710alu.v 
# -- Compiling module _3710alu
# 
# Top level modules:
# 	_3710alu
# End time: 16:18:40 on Nov 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/delij/Documents/ECE\ 3710/ECE-3710/cpuDatapath {C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:40 on Nov 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath" C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/regfile.v 
# -- Compiling module Mux16to1
# -- Compiling module regfile
# -- Compiling module RegBank
# -- Compiling module flagsUpdate
# 
# Top level modules:
# 	Mux16to1
# 	RegBank
# 	flagsUpdate
# End time: 16:18:40 on Nov 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/delij/Documents/ECE\ 3710/ECE-3710/cpuDatapath {C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:40 on Nov 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath" C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 16:18:40 on Nov 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/delij/Documents/ECE\ 3710/ECE-3710/cpuDatapath {C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:40 on Nov 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath" C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v 
# -- Compiling module mux
# -- Compiling module pc
# -- Compiling module cpuDatapath
# 
# Top level modules:
# 	cpuDatapath
# End time: 16:18:41 on Nov 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/delij/Documents/ECE\ 3710/ECE-3710/cpuDatapath {C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:41 on Nov 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath" C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 16:18:41 on Nov 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/delij/Documents/ECE\ 3710/ECE-3710/cpuDatapath {C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpu_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:41 on Nov 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath" C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpu_tb.v 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 16:18:41 on Nov 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cpu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cpu_tb 
# Start time: 16:18:41 on Nov 13,2018
# Loading work.cpu_tb
# Loading work.cpuDatapath
# Loading work.mux
# Loading work.pc
# Loading work.FSM
# Loading work.RegBank
# Loading work.regfile
# Loading work.Mux16to1
# Loading work._3710alu
# Loading work.flagsUpdate
# Loading work.memory
# ** Warning: (vsim-3017) C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpu_tb.v(8): [TFMPC] - Too few port connections. Expected 5, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/uut File: C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v
# ** Warning: (vsim-3722) C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpu_tb.v(8): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpu_tb.v(8): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpu_tb.v(8): [TFMPC] - Missing connection for port 'addr_b'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpu_tb.v(20)
#    Time: 220 ns  Iteration: 0  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpu_tb.v line 20
add wave -position insertpoint sim:/cpu_tb/uut/*
add wave -position insertpoint  \
sim:/cpu_tb/uut/mainFsm/state
add wave -position insertpoint  \
sim:/cpu_tb/uut/mainFsm/DOUT1
restart
# ** Warning: (vsim-3017) C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpu_tb.v(8): [TFMPC] - Too few port connections. Expected 5, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/uut File: C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v
# ** Warning: (vsim-3722) C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpu_tb.v(8): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpu_tb.v(8): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpu_tb.v(8): [TFMPC] - Missing connection for port 'addr_b'.
run -all
# ** Note: $finish    : C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpu_tb.v(20)
#    Time: 220 ns  Iteration: 0  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpu_tb.v line 20
# End time: 16:52:34 on Nov 13,2018, Elapsed time: 0:33:53
# Errors: 0, Warnings: 8
