potkonjak:0.0148534060079
voltage:0.012168131283
consumption:0.0108849549582
scc:0.00954861814796
unfolding:0.00946913393424
srivastava:0.00790726042594
prf:0.00752918377703
programmable:0.00728978878496
rabaey:0.00722702617947
unfolded:0.00624051538775
sccs:0.00608782956382
pn:0.0055929454833
processors:0.00553003026872
dsp:0.00548275659343
power:0.00536716884748
maximally:0.00497202093156
transformations:0.00455936156095
soi:0.00447253900462
minimization:0.00434292014022
throughput:0.00425385166869
sub:0.00423676837961
merging:0.00402180967998
chandrakasan:0.00392205135336
temperature:0.00369807390038
filter:0.00345914831553
1996:0.00339997850897
cmos:0.00335935030353
annealing:0.00335935030353
nonlinear:0.00324069313816
1992:0.00312600077738
compilation:0.00310347625677
ultra:0.00304477221511
messerschmitt:0.00298169266974
sri96:0.00298169266974
apcm:0.00298169266974
supply:0.00298021930902
audio:0.00297055507503
modem:0.00293021145498
dd:0.00288191032781
additions:0.00286856899157
1994:0.00272732367521
tiwari:0.00272161438271
vnew:0.00269550062735
init:0.00259402424935
technologies:0.00255763178554
synthesis:0.00252882634405
processor:0.00251502719474
retiming:0.00248708009512
1v:0.00231667193139
vstol:0.00223626950231
sheliga:0.00223626950231
insulator:0.00223626950231
ge:0.00215679910022
multiplications:0.00213637882556
chemical:0.00212640758594
dist:0.00211172141896
capacitance:0.00210225687972
1995:0.00208191558975
conquer:0.00204281224188
dac:0.00202927652127
platforms:0.00195690072712
merged:0.00191000683145
parhi:0.00189597346156
behavioral:0.00188822229921
minimizing:0.00188008236078
life:0.00183943402714
controller:0.00183243895578
peephole:0.00180675654487
portable:0.00176572929425
parallelism:0.00175960186504
heuristic:0.00174357001419
computations:0.00170891872561
sdf:0.00168087915144
silicon:0.00167054321069
delays:0.00166358488525
isolation:0.00164730119222
04:0.00162234638344
58:0.00158624098233
1991:0.00158595298426
clock:0.00157024047535
voltages:0.00155477555235
iir:0.00155477555235
pipeline:0.00153834465376
micheli:0.00152195739096
cdfg:0.00152195739096
architectural:0.00150270433731
iir6:0.00149084633487
iir12:0.00149084633487
adcs:0.00149084633487
kareh:0.00149084633487
iir10:0.00149084633487
wdf5:0.00149084633487
hsdf:0.00149084633487
06v:0.00149084633487
759p:0.00149084633487
ipposhi:0.00149084633487
iir5:0.00149084633487
inputs:0.00148210394563
76:0.00144609088914
wireless:0.00143065624974
targeted:0.00142393310476
script:0.00139823637082
asic:0.00137520770762
ellip:0.00134775031368
simulated:0.00134652189622
fig:0.00134479427264
switching:0.00133971461888
ops:0.00133831853851
outputs:0.00133628312007
synchronous:0.0013252789276
optimization:0.00129493127633
sha:0.00128995111665
65:0.00128538708397
ineffective:0.00127533280721
dataflow:0.00126778935391
threshold:0.00126564359307
motivational:0.0012639823077
lee:0.00125614258829
03:0.00125247474745
innovation:0.00124796060161
lowered:0.00124796060161
frozen:0.00123510442621
trade:0.00121179888563
circuits:0.00120595601259
adc:0.00120450436324
saxe:0.00120450436324
steam:0.00120450436324
receiver:0.00119375426966
opt:0.00118994855536
45:0.00117713719494
parts:0.00116738893192
enabling:0.00116692327276
switched:0.00116668144165
54:0.00115418379424
88:0.00112457426067
microcontroller:0.00112058610096
intensive:0.00112048875606
latency:0.00110905659017
leiserson:0.00108864575309
samples:0.00107716105788
optimizes:0.00107071405106
ordering:0.00105662407136
singh:0.00104867727812
designs:0.00103649922261
subsection:0.00103530802719
85:0.00101861040775
benini:0.00101463826064
regularity:0.00101307955824
96:0.00101201601614
pseudo:0.00100496334382
arcs:0.00100493061101
schedule:0.00100154754929
92:0.000988051136008
75:0.000986100224931
greedy:0.000981262605714
hardware:0.000980498007087
outperforms:0.000977425621215
digital:0.000967993687552
scaled:0.000965045461385
71:0.000961819776906
dey:0.000960079290423
optimized:0.0009546836773
equilibrium:0.000945577334507
leakage:0.000944645227988
dense:0.000939642775776
optimize:0.00093653031847
market:0.000935286356525
flow:0.000935166760686
02:0.000927266866084
circuit:0.000924213825139
comprehensive:0.000923137478844
compiler:0.000921278124364
feedback:0.00092116733722
nec:0.000904151389491
offs:0.000888015843462
metrics:0.000883519285066
converter:0.000880910708081
mix:0.000866603617049
unfold:0.000859967411101
technology:0.000859489604187
1972:0.00085022187147
numerous:0.000843740609076
disabling:0.000840902751888
subexpression:0.000840902751888
43:0.00083832515372
products:0.000832472883671
gain:0.000830029390902
1987:0.00082365059611
isolating:0.000823402950803
loops:0.000816443803797
ullman:0.000815162284069
activity:0.000809477088695
explanatory:0.000807226801849
probabilistic:0.00080073676529
giovanni:0.000799574292932
1993:0.000790440908806
beneficial:0.000788650805607
divide:0.000785335081666
vn:0.000785040727938
rp:0.000785040727938
sub part:0.0253275580902
sub parts:0.0208740010909
power consumption:0.0175113667842
of operations:0.0172524693576
linear computations:0.0171573780611
3 0:0.017085930894
and potkonjak:0.0147063240524
potkonjak 1996:0.0138893060495
srivastava and:0.0138893060495
maximally fast:0.00898719803201
0 7:0.00841886400341
low power:0.00827730752065
and rabaey:0.00820050042856
times unfolded:0.00735316202619
programmable processors:0.00673944649996
5 0:0.00672446411465
ultra low:0.00670950035064
processor implementation:0.00670950035064
supply voltage:0.00662545717553
1 3:0.00655618468603
0 3:0.006204798785
linear sub:0.00596400031168
nonlinear operations:0.00596400031168
rabaey 1992:0.00571912602037
pn product:0.00571912602037
of srivastava:0.00571912602037
minimization of:0.00527984797388
7 2:0.00524479929775
of transformations:0.00522162446758
potkonjak and:0.00521850027272
fast procedure:0.00521850027272
power minimization:0.00521304938424
programmable processor:0.00520716494516
of processors:0.00510275697405
chandrakasan et:0.00492554427725
voltage v:0.00492554427725
multiple programmable:0.00490210801746
n prf:0.00490210801746
prf n:0.00490210801746
unfolded system:0.00490210801746
single programmable:0.00490210801746
audio filter:0.00490210801746
filter 1:0.00455626932702
minimizing power:0.00455626932702
unfolding factor:0.00447300023376
group j:0.00447300023376
filter 2:0.00421620002079
n a:0.00418886382962
operations for:0.00415317318473
i times:0.00413091330155
simulated annealing:0.00412604857641
et al:0.00409497259042
initial voltage:0.00408509001455
space equations:0.00408509001455
pipeline delays:0.00408509001455
part merging:0.00408509001455
life examples:0.00404366789998
single processor:0.00401296293789
power reduction:0.00398552959756
0 1:0.00398333617364
v dd:0.00390537370887
the maximally:0.0037275001948
al 1995:0.00361552191961
the supply:0.0035407828299
4 02:0.00351824591232
the temperature:0.00344991899059
threshold voltage:0.00336972324998
voltage for:0.00336972324998
real life:0.00327730985613
and messerschmitt:0.00326807201164
vnew prf:0.00326807201164
linear computation:0.00326807201164
ge controller:0.00326807201164
optimal unfolding:0.00326807201164
effective switched:0.00326807201164
merged sub:0.00326807201164
feedback loops:0.00325447809073
consumption on:0.00325447809073
voltage is:0.00325447809073
the power:0.00324678051765
on single:0.00314546404881
the sub:0.0031179426921
for minimization:0.00310987177615
the isolation:0.0030806106817
cost effective:0.00303477940442
2 65:0.00301157144342
v init:0.00298200015584
sccs are:0.00298200015584
and ultra:0.00298200015584
a computation:0.00297086141256
power analysis:0.00295065235825
and power:0.00289705763223
for sub:0.0028961385468
al 1994:0.00286764612411
of compilation:0.0028468068554
power optimization:0.0028468068554
pn t:0.00281459672986
input sample:0.00281459672986
merging of:0.00279108559751
k processors:0.00272189504832
an scc:0.00269577859999
switched capacitance:0.00269577859999
per input:0.00269577859999
v t:0.00265543197887
for single:0.00262346225169
form formula:0.00260358247258
al 1992:0.00259530620476
3 3:0.00258895174847
65 3:0.00252822531095
the scc:0.00252822531095
1 1:0.00248080603678
data flow:0.00246771286544
of multiplications:0.00246448854536
61 2:0.00246448854536
parts which:0.00246448854536
every output:0.00246448854536
prf power:0.00245105400873
power technology:0.00245105400873
silicon on:0.00245105400873
apcm receiver:0.00245105400873
using pipeline:0.00245105400873
state group:0.00245105400873
general dsp:0.00245105400873
or performs:0.00245105400873
on insulator:0.00245105400873
arbitrarily fast:0.00245105400873
peephole optimization:0.00245105400873
from srivastava:0.00245105400873
scc p:0.00245105400873
threshold pn:0.00245105400873
trivial sccs:0.00245105400873
capacitance increases:0.00245105400873
pn products:0.00245105400873
programmable platforms:0.00245105400873
operations outside:0.00245105400873
scaled voltage:0.00245105400873
sha 1994:0.00245105400873
unfolded sub:0.00245105400873
isolation step:0.00245105400873
sheliga and:0.00245105400873
54 1:0.00240925715474
power efficient:0.00240925715474
of linear:0.00238319424842
multiple processors:0.00238079731872
in power:0.00238079731872
our technique:0.0023759267759
compilation techniques:0.00236185661056
for power:0.00236185661056
factor of:0.0023616360479
and additions:0.0023605218866
power estimation:0.0023605218866
4 45:0.0023605218866
dense linear:0.00231691083744
all arcs:0.00231691083744
04 1:0.00231691083744
70 1:0.00231691083744
of portable:0.00227744548432
closed form:0.00227608455332
operations is:0.00226682168472
each sub:0.00226061157453
j depends:0.00224140332208
operations being:0.00223650011688
any adjacent:0.00223650011688
outperforms or:0.00223650011688
using retiming:0.00223650011688
technical innovation:0.00223650011688
output group:0.00223650011688
consider merging:0.00223650011688
possible merging:0.00223650011688
ratio analysis:0.00223650011688
part is:0.00221384834077
reduction factor:0.00220823567232
30 1:0.00217751603866
of delays:0.00217751603866
consumption by:0.00217751603866
for ordering:0.00214890632271
45 1:0.00214890632271
the minimization:0.00214164893621
and chemical:0.00211094754739
annealing based:0.00211094754739
additions in:0.00211094754739
dd and:0.00211094754739
tiwari et:0.00211094754739
and sha:0.00211094754739
singh et:0.00211094754739
dist and:0.00211094754739
and conquer:0.00210247367428
the number:0.00209732712532
for minimizing:0.00209119455035
compilation and:0.00207324785077
output and:0.00206932688016
divide and:0.00205871965992
the approach:0.00203083740191
voltage can:0.00202183394999
also outperforms:0.00202183394999
a maximally:0.00202183394999
data memory:0.00200920933548
and states:0.00198986925956
24 1:0.00198986925956
a sub:0.0019629208753
number of operations:0.0231348358904
3 3 0:0.0148187635764
srivastava and potkonjak:0.0146018524505
and potkonjak 1996:0.0146018524505
3 0 7:0.0141744695079
0 7 2:0.0134802831498
1 3 0:0.0131699435671
3 0 3:0.0127443238602
5 0 1:0.0115972932337
0 1 1:0.00940109133451
1 1 3:0.00806427023828
of operations for:0.0078970899325
ultra low power:0.00773039247378
minimization of the:0.00741621917228
the number of:0.00666525792305
0 3 1:0.00622961560181
and rabaey 1992:0.0060125274796
i times unfolded:0.0060125274796
maximally fast procedure:0.0060125274796
linear sub parts:0.0060125274796
potkonjak and rabaey:0.0060125274796
of srivastava and:0.0060125274796
0 3 0:0.00555524303185
the power consumption:0.00527785244185
chandrakasan et al:0.00521903848438
minimizing power consumption:0.00521903848438
times unfolded system:0.00515359498252
sub part is:0.00515359498252
prf n prf:0.00515359498252
a sub part:0.00515359498252
for minimization of:0.00515359498252
number of processors:0.00491710867923
of the number:0.00457216106693
real life examples:0.00429529087566
the initial voltage:0.00429466248543
output and state:0.00429466248543
the sub parts:0.00429466248543
single processor implementation:0.00429466248543
sub part merging:0.00429466248543
the sub part:0.00429466248543
single programmable processor:0.00429466248543
each sub part:0.00429466248543
for sub part:0.00429466248543
state space equations:0.00429466248543
the maximally fast:0.00429466248543
power consumption on:0.00429466248543
the supply voltage:0.00415705736078
et al 1995:0.00399852458731
ordering of transformations:0.00393709812177
multiple programmable processors:0.00343572998835
per input sample:0.00343572998835
technique of srivastava:0.00343572998835
after the isolation:0.00343572998835
group j depends:0.00343572998835
of linear computations:0.00343572998835
for linear computations:0.00343572998835
for i times:0.00343572998835
and ultra low:0.00343572998835
effective switched capacitance:0.00343572998835
sub part of:0.00343572998835
n prf n:0.00343572998835
every output and:0.00343572998835
inputs and states:0.00343572998835
in linear computations:0.00343572998835
of the approach:0.00317965560079
et al 1994:0.00316518261278
the feedback loops:0.00314967849742
voltage v t:0.00314967849742
for single processor:0.00314967849742
threshold voltage v:0.00314967849742
operations per input:0.00314967849742
number of delays:0.00286352725044
et al 1992:0.00284958307785
of operations is:0.00280204311239
n a n:0.00277403679464
closed form formula:0.00277137157385
of operations by:0.00277137157385
the minimization of:0.00271301366809
a n a:0.00269806128003
in power consumption:0.00269605662996
power consumption by:0.00269605662996
of operations in:0.00267501330747
operations being executed:0.00257679749126
outperforms or performs:0.00257679749126
audio filter 2:0.00257679749126
sub parts which:0.00257679749126
power reduction factor:0.00257679749126
the merged sub:0.00257679749126
sccs are merged:0.00257679749126
space equations in:0.00257679749126
and sha 1994:0.00257679749126
operations for general:0.00257679749126
sub parts to:0.00257679749126
additions in linear:0.00257679749126
and additions in:0.00257679749126
dist and chemical:0.00257679749126
and arbitrarily fast:0.00257679749126
the linear sub:0.00257679749126
threshold pn product:0.00257679749126
operations is n:0.00257679749126
on single programmable:0.00257679749126
state group j:0.00257679749126
switched capacitance increases:0.00257679749126
consumption on single:0.00257679749126
arbitrarily fast implementation:0.00257679749126
but also outperforms:0.00257679749126
approach for minimization:0.00257679749126
audio filter 1:0.00257679749126
implementation of linear:0.00257679749126
from srivastava and:0.00257679749126
sub parts and:0.00257679749126
or performs at:0.00257679749126
for general dsp:0.00257679749126
of operations being:0.00257679749126
power efficient solutions:0.00257679749126
merged sub part:0.00257679749126
supply voltage can:0.00257679749126
part is linear:0.00257679749126
silicon on insulator:0.00257679749126
for ordering of:0.00257679749126
data memory requirement:0.00257679749126
the real life:0.00257679749126
using k processors:0.00257679749126
of operations since:0.00257679749126
linear computation with:0.00257679749126
low power technology:0.00257679749126
prf power reduction:0.00257679749126
the scaled voltage:0.00257679749126
the isolation step:0.00257679749126
1 4 02:0.00257679749126
v dd and:0.00257679749126
of nonlinear operations:0.00257679749126
mix of operations:0.00257679749126
output group j:0.00257679749126
sheliga and sha:0.00257679749126
of sub parts:0.00257679749126
j depends on:0.00248492062416
provided in figure:0.00236225887306
form formula for:0.00236225887306
consider merging of:0.00236225887306
technique for minimizing:0.00236225887306
global flow of:0.00236225887306
divide and conquer:0.0023146845966
by a factor:0.00227023940532
tiwari et al:0.00223673077902
the mix of:0.00223673077902
of multiplications and:0.00223673077902
the next states:0.00223673077902
simulated annealing based:0.00223673077902
of transformations in:0.00223673077902
singh et al:0.00223673077902
power analysis of:0.00223673077902
n a 2:0.00223673077902
equations in figure:0.00214764543783
all the real:0.00207852868039
power consumption for:0.00207852868039
has reduced the:0.00207852868039
a factor of:0.00207246436844
synchronous data flow:0.00202204247247
a few processors:0.00202204247247
number of multiplications:0.00202204247247
minimizing the number:0.00201606755957
of linear systems:0.0020028695001
the closed form:0.00197427248312
fast implementation of:0.00197427248312
transformations have been:0.00197427248312
performs at least:0.00193288220562
power consumption is:0.00193288220562
1 5 0:0.00193288220562
that the power:0.00193288220562
low power design:0.00193288220562
the initial number:0.00189636454519
0 7 1:0.00189636454519
of operations per:0.00189636454519
least as well:0.00189636454519
1 10 1:0.00186369046812
for the minimization:0.00183412600652
initial number of:0.00183412600652
reduced the number:0.00180712922567
power consumption of:0.00178228857435
the approach is:0.00176958766029
metrics such as:0.00175928414728
minimize the number:0.00174072100049
the benchmark examples:0.00171786499417
voltage for single:0.00171786499417
take one clock:0.00171786499417
code is provided:0.00171786499417
between 0 06v:0.00171786499417
set of compilation:0.00171786499417
power cost trade:0.00171786499417
ipposhi et al:0.00171786499417
of operations outside:0.00171786499417
programmable processor for:0.00171786499417
audio 5 0:0.00171786499417
25 4 15:0.00171786499417
significantly wider set:0.00171786499417
vnew prf n:0.00171786499417
the equilibrium criterion:0.00171786499417
that output group:0.00171786499417
00 2 69:0.00171786499417
