// Seed: 2477829031
module module_0;
  logic [1 : -1] id_1;
  ;
  if (-1'b0) assign id_1 = id_1 == 1;
  else logic id_2;
  ;
  assign id_1 = id_1 ? $realtime : id_1 ? 1 : id_1++;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  module_0 modCall_1 ();
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  or primCall (id_1, id_10, id_11, id_12, id_15, id_2, id_7, id_8, id_9);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_16;
  ;
endmodule
