

================================================================
== Vivado HLS Report for 'mmult_hw_float_32_s'
================================================================
* Date:           Fri Feb 22 16:21:21 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hls_mmult_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  362561|  362561|  362561|  362561|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- L1      |  362560|  362560|     11330|          -|          -|    32|    no    |
        | + L2     |   11328|   11328|       354|          -|          -|    32|    no    |
        |  ++ L3   |     352|     352|        11|          -|          -|    32|    no    |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    135|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      5|    348|    711|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     98|
|Register         |        -|      -|    200|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      5|    548|    944|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      6|      1|      5|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |standalone_mmult_bkb_U1  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_cud_U2  |standalone_mmult_cud  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |ia_1_fu_132_p2       |     +    |      0|  0|  15|           6|           1|
    |ib_1_fu_156_p2       |     +    |      0|  0|  15|           6|           1|
    |id_1_fu_182_p2       |     +    |      0|  0|  15|           6|           1|
    |tmp_7_fu_166_p2      |     +    |      0|  0|  19|          12|          12|
    |tmp_8_fu_192_p2      |     +    |      0|  0|  19|          12|          12|
    |tmp_s_fu_214_p2      |     +    |      0|  0|  19|          12|          12|
    |exitcond1_fu_150_p2  |   icmp   |      0|  0|  11|           6|           7|
    |exitcond2_fu_126_p2  |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_fu_176_p2   |   icmp   |      0|  0|  11|           6|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 135|          72|          60|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  62|         15|    1|         15|
    |ia_reg_71   |   9|          2|    6|         12|
    |ib_reg_82   |   9|          2|    6|         12|
    |id_reg_106  |   9|          2|    6|         12|
    |sum_reg_93  |   9|          2|   32|         64|
    +------------+----+-----------+-----+-----------+
    |Total       |  98|         23|   51|        115|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |a_load_reg_274      |  32|   0|   32|          0|
    |ap_CS_fsm           |  14|   0|   14|          0|
    |b_load_reg_279      |  32|   0|   32|          0|
    |ia_1_reg_227        |   6|   0|    6|          0|
    |ia_reg_71           |   6|   0|    6|          0|
    |ib_1_reg_241        |   6|   0|    6|          0|
    |ib_reg_82           |   6|   0|    6|          0|
    |id_1_reg_259        |   6|   0|    6|          0|
    |id_reg_106          |   6|   0|    6|          0|
    |out_addr_reg_251    |  10|   0|   10|          0|
    |sum_reg_93          |  32|   0|   32|          0|
    |tmp_2_cast_reg_246  |   6|   0|   12|          6|
    |tmp_5_reg_284       |  32|   0|   32|          0|
    |tmp_6_cast_reg_232  |   6|   0|   12|          6|
    +--------------------+----+----+-----+-----------+
    |Total               | 200|   0|  212|         12|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------+-----+-----+------------+---------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | mmult_hw<float, 32> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | mmult_hw<float, 32> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | mmult_hw<float, 32> | return value |
|ap_done         | out |    1| ap_ctrl_hs | mmult_hw<float, 32> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | mmult_hw<float, 32> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | mmult_hw<float, 32> | return value |
|a_address0      | out |   10|  ap_memory |          a          |     array    |
|a_ce0           | out |    1|  ap_memory |          a          |     array    |
|a_q0            |  in |   32|  ap_memory |          a          |     array    |
|b_address0      | out |   10|  ap_memory |          b          |     array    |
|b_ce0           | out |    1|  ap_memory |          b          |     array    |
|b_q0            |  in |   32|  ap_memory |          b          |     array    |
|out_r_address0  | out |   10|  ap_memory |        out_r        |     array    |
|out_r_ce0       | out |    1|  ap_memory |        out_r        |     array    |
|out_r_we0       | out |    1|  ap_memory |        out_r        |     array    |
|out_r_d0        | out |   32|  ap_memory |        out_r        |     array    |
+----------------+-----+-----+------------+---------------------+--------------+

