Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jan  8 15:19:24 2021
| Host         : DESKTOP-U3K34TF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file neuronal_cell_timing_summary_routed.rpt -pb neuronal_cell_timing_summary_routed.pb -rpx neuronal_cell_timing_summary_routed.rpx -warn_on_violation
| Design       : neuronal_cell
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.126        0.000                      0                  822        0.048        0.000                      0                  822        4.500        0.000                       0                   426  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.126        0.000                      0                  812        0.048        0.000                      0                  812        4.500        0.000                       0                   426  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.040        0.000                      0                   10        0.429        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 3.385ns (43.654%)  route 4.369ns (56.346%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.543     5.064    clk_IBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  holder_pointer_reg[0]/Q
                         net (fo=86, routed)          1.230     6.749    holder_pointer_reg_n_0_[0]
    SLICE_X44Y81         LUT4 (Prop_lut4_I2_O)        0.152     6.901 r  voltage[7]_i_18/O
                         net (fo=2, routed)           1.166     8.067    voltage[7]_i_18_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.332     8.399 r  spike_flag_i_39/O
                         net (fo=1, routed)           0.000     8.399    spike_flag_i_39_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.949    spike_flag_reg_i_31_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  spike_flag_reg_i_17/O[1]
                         net (fo=2, routed)           0.667     9.950    spike_flag2[9]
    SLICE_X42Y81         LUT4 (Prop_lut4_I1_O)        0.303    10.253 r  spike_flag_i_16/O
                         net (fo=1, routed)           0.000    10.253    spike_flag_i_16_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.766 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.766    spike_flag_reg_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.020 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.457    11.478    spike_flag1
    SLICE_X37Y82         LUT6 (Prop_lut6_I0_O)        0.367    11.845 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.849    12.694    voltage[15]_i_4_n_0
    SLICE_X41Y77         LUT4 (Prop_lut4_I1_O)        0.124    12.818 r  voltage[4]_i_1/O
                         net (fo=1, routed)           0.000    12.818    voltage[4]_i_1_n_0
    SLICE_X41Y77         FDCE                                         r  voltage_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.423    14.764    clk_IBUF_BUFG
    SLICE_X41Y77         FDCE                                         r  voltage_reg[4]/C
                         clock pessimism              0.187    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X41Y77         FDCE (Setup_fdce_C_D)        0.029    14.944    voltage_reg[4]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -12.818    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.652ns  (logic 3.385ns (44.239%)  route 4.267ns (55.761%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.543     5.064    clk_IBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  holder_pointer_reg[0]/Q
                         net (fo=86, routed)          1.230     6.749    holder_pointer_reg_n_0_[0]
    SLICE_X44Y81         LUT4 (Prop_lut4_I2_O)        0.152     6.901 r  voltage[7]_i_18/O
                         net (fo=2, routed)           1.166     8.067    voltage[7]_i_18_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.332     8.399 r  spike_flag_i_39/O
                         net (fo=1, routed)           0.000     8.399    spike_flag_i_39_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.949    spike_flag_reg_i_31_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  spike_flag_reg_i_17/O[1]
                         net (fo=2, routed)           0.667     9.950    spike_flag2[9]
    SLICE_X42Y81         LUT4 (Prop_lut4_I1_O)        0.303    10.253 r  spike_flag_i_16/O
                         net (fo=1, routed)           0.000    10.253    spike_flag_i_16_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.766 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.766    spike_flag_reg_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.020 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.457    11.478    spike_flag1
    SLICE_X37Y82         LUT6 (Prop_lut6_I0_O)        0.367    11.845 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.747    12.592    voltage[15]_i_4_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I1_O)        0.124    12.716 r  voltage[1]_i_1/O
                         net (fo=1, routed)           0.000    12.716    voltage[1]_i_1_n_0
    SLICE_X40Y77         FDCE                                         r  voltage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.423    14.764    clk_IBUF_BUFG
    SLICE_X40Y77         FDCE                                         r  voltage_reg[1]/C
                         clock pessimism              0.187    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X40Y77         FDCE (Setup_fdce_C_D)        0.029    14.944    voltage_reg[1]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -12.716    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.649ns  (logic 3.385ns (44.256%)  route 4.264ns (55.744%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.543     5.064    clk_IBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  holder_pointer_reg[0]/Q
                         net (fo=86, routed)          1.230     6.749    holder_pointer_reg_n_0_[0]
    SLICE_X44Y81         LUT4 (Prop_lut4_I2_O)        0.152     6.901 r  voltage[7]_i_18/O
                         net (fo=2, routed)           1.166     8.067    voltage[7]_i_18_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.332     8.399 r  spike_flag_i_39/O
                         net (fo=1, routed)           0.000     8.399    spike_flag_i_39_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.949    spike_flag_reg_i_31_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  spike_flag_reg_i_17/O[1]
                         net (fo=2, routed)           0.667     9.950    spike_flag2[9]
    SLICE_X42Y81         LUT4 (Prop_lut4_I1_O)        0.303    10.253 r  spike_flag_i_16/O
                         net (fo=1, routed)           0.000    10.253    spike_flag_i_16_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.766 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.766    spike_flag_reg_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.020 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.457    11.478    spike_flag1
    SLICE_X37Y82         LUT6 (Prop_lut6_I0_O)        0.367    11.845 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.744    12.589    voltage[15]_i_4_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I1_O)        0.124    12.713 r  voltage[2]_i_1/O
                         net (fo=1, routed)           0.000    12.713    voltage[2]_i_1_n_0
    SLICE_X40Y77         FDCE                                         r  voltage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.423    14.764    clk_IBUF_BUFG
    SLICE_X40Y77         FDCE                                         r  voltage_reg[2]/C
                         clock pessimism              0.187    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X40Y77         FDCE (Setup_fdce_C_D)        0.031    14.946    voltage_reg[2]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -12.713    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.641ns  (logic 3.385ns (44.299%)  route 4.256ns (55.701%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.543     5.064    clk_IBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  holder_pointer_reg[0]/Q
                         net (fo=86, routed)          1.230     6.749    holder_pointer_reg_n_0_[0]
    SLICE_X44Y81         LUT4 (Prop_lut4_I2_O)        0.152     6.901 r  voltage[7]_i_18/O
                         net (fo=2, routed)           1.166     8.067    voltage[7]_i_18_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.332     8.399 r  spike_flag_i_39/O
                         net (fo=1, routed)           0.000     8.399    spike_flag_i_39_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.949    spike_flag_reg_i_31_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  spike_flag_reg_i_17/O[1]
                         net (fo=2, routed)           0.667     9.950    spike_flag2[9]
    SLICE_X42Y81         LUT4 (Prop_lut4_I1_O)        0.303    10.253 r  spike_flag_i_16/O
                         net (fo=1, routed)           0.000    10.253    spike_flag_i_16_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.766 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.766    spike_flag_reg_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.020 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.457    11.478    spike_flag1
    SLICE_X37Y82         LUT6 (Prop_lut6_I0_O)        0.367    11.845 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.736    12.581    voltage[15]_i_4_n_0
    SLICE_X41Y77         LUT4 (Prop_lut4_I1_O)        0.124    12.705 r  voltage[7]_i_1/O
                         net (fo=1, routed)           0.000    12.705    voltage[7]_i_1_n_0
    SLICE_X41Y77         FDCE                                         r  voltage_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.423    14.764    clk_IBUF_BUFG
    SLICE_X41Y77         FDCE                                         r  voltage_reg[7]/C
                         clock pessimism              0.187    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X41Y77         FDCE (Setup_fdce_C_D)        0.031    14.946    voltage_reg[7]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -12.705    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 3.385ns (44.529%)  route 4.217ns (55.471%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.543     5.064    clk_IBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  holder_pointer_reg[0]/Q
                         net (fo=86, routed)          1.230     6.749    holder_pointer_reg_n_0_[0]
    SLICE_X44Y81         LUT4 (Prop_lut4_I2_O)        0.152     6.901 r  voltage[7]_i_18/O
                         net (fo=2, routed)           1.166     8.067    voltage[7]_i_18_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.332     8.399 r  spike_flag_i_39/O
                         net (fo=1, routed)           0.000     8.399    spike_flag_i_39_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.949    spike_flag_reg_i_31_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  spike_flag_reg_i_17/O[1]
                         net (fo=2, routed)           0.667     9.950    spike_flag2[9]
    SLICE_X42Y81         LUT4 (Prop_lut4_I1_O)        0.303    10.253 r  spike_flag_i_16/O
                         net (fo=1, routed)           0.000    10.253    spike_flag_i_16_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.766 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.766    spike_flag_reg_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.020 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.457    11.478    spike_flag1
    SLICE_X37Y82         LUT6 (Prop_lut6_I0_O)        0.367    11.845 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.697    12.542    voltage[15]_i_4_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I1_O)        0.124    12.666 r  voltage[5]_i_1/O
                         net (fo=1, routed)           0.000    12.666    voltage[5]_i_1_n_0
    SLICE_X40Y79         FDCE                                         r  voltage_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.426    14.767    clk_IBUF_BUFG
    SLICE_X40Y79         FDCE                                         r  voltage_reg[5]/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X40Y79         FDCE (Setup_fdce_C_D)        0.029    14.947    voltage_reg[5]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.479ns  (logic 3.385ns (45.257%)  route 4.094ns (54.743%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.543     5.064    clk_IBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  holder_pointer_reg[0]/Q
                         net (fo=86, routed)          1.230     6.749    holder_pointer_reg_n_0_[0]
    SLICE_X44Y81         LUT4 (Prop_lut4_I2_O)        0.152     6.901 r  voltage[7]_i_18/O
                         net (fo=2, routed)           1.166     8.067    voltage[7]_i_18_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.332     8.399 r  spike_flag_i_39/O
                         net (fo=1, routed)           0.000     8.399    spike_flag_i_39_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.949    spike_flag_reg_i_31_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  spike_flag_reg_i_17/O[1]
                         net (fo=2, routed)           0.667     9.950    spike_flag2[9]
    SLICE_X42Y81         LUT4 (Prop_lut4_I1_O)        0.303    10.253 r  spike_flag_i_16/O
                         net (fo=1, routed)           0.000    10.253    spike_flag_i_16_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.766 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.766    spike_flag_reg_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.020 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.457    11.478    spike_flag1
    SLICE_X37Y82         LUT6 (Prop_lut6_I0_O)        0.367    11.845 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.575    12.419    voltage[15]_i_4_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I1_O)        0.124    12.543 r  voltage[3]_i_1/O
                         net (fo=1, routed)           0.000    12.543    voltage[3]_i_1_n_0
    SLICE_X40Y77         FDCE                                         r  voltage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.423    14.764    clk_IBUF_BUFG
    SLICE_X40Y77         FDCE                                         r  voltage_reg[3]/C
                         clock pessimism              0.187    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X40Y77         FDCE (Setup_fdce_C_D)        0.031    14.946    voltage_reg[3]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -12.543    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 3.385ns (45.313%)  route 4.085ns (54.687%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.543     5.064    clk_IBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  holder_pointer_reg[0]/Q
                         net (fo=86, routed)          1.230     6.749    holder_pointer_reg_n_0_[0]
    SLICE_X44Y81         LUT4 (Prop_lut4_I2_O)        0.152     6.901 r  voltage[7]_i_18/O
                         net (fo=2, routed)           1.166     8.067    voltage[7]_i_18_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.332     8.399 r  spike_flag_i_39/O
                         net (fo=1, routed)           0.000     8.399    spike_flag_i_39_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.949    spike_flag_reg_i_31_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  spike_flag_reg_i_17/O[1]
                         net (fo=2, routed)           0.667     9.950    spike_flag2[9]
    SLICE_X42Y81         LUT4 (Prop_lut4_I1_O)        0.303    10.253 r  spike_flag_i_16/O
                         net (fo=1, routed)           0.000    10.253    spike_flag_i_16_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.766 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.766    spike_flag_reg_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.020 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.457    11.478    spike_flag1
    SLICE_X37Y82         LUT6 (Prop_lut6_I0_O)        0.367    11.845 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.565    12.410    voltage[15]_i_4_n_0
    SLICE_X41Y77         LUT4 (Prop_lut4_I1_O)        0.124    12.534 r  voltage[0]_i_1/O
                         net (fo=1, routed)           0.000    12.534    voltage[0]_i_1_n_0
    SLICE_X41Y77         FDCE                                         r  voltage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.423    14.764    clk_IBUF_BUFG
    SLICE_X41Y77         FDCE                                         r  voltage_reg[0]/C
                         clock pessimism              0.187    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X41Y77         FDCE (Setup_fdce_C_D)        0.031    14.946    voltage_reg[0]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -12.534    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 3.385ns (45.444%)  route 4.064ns (54.556%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.543     5.064    clk_IBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  holder_pointer_reg[0]/Q
                         net (fo=86, routed)          1.230     6.749    holder_pointer_reg_n_0_[0]
    SLICE_X44Y81         LUT4 (Prop_lut4_I2_O)        0.152     6.901 r  voltage[7]_i_18/O
                         net (fo=2, routed)           1.166     8.067    voltage[7]_i_18_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.332     8.399 r  spike_flag_i_39/O
                         net (fo=1, routed)           0.000     8.399    spike_flag_i_39_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.949    spike_flag_reg_i_31_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  spike_flag_reg_i_17/O[1]
                         net (fo=2, routed)           0.667     9.950    spike_flag2[9]
    SLICE_X42Y81         LUT4 (Prop_lut4_I1_O)        0.303    10.253 r  spike_flag_i_16/O
                         net (fo=1, routed)           0.000    10.253    spike_flag_i_16_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.766 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.766    spike_flag_reg_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.020 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.457    11.478    spike_flag1
    SLICE_X37Y82         LUT6 (Prop_lut6_I0_O)        0.367    11.845 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.544    12.389    voltage[15]_i_4_n_0
    SLICE_X40Y80         LUT4 (Prop_lut4_I1_O)        0.124    12.513 r  voltage[9]_i_1/O
                         net (fo=1, routed)           0.000    12.513    voltage[9]_i_1_n_0
    SLICE_X40Y80         FDCE                                         r  voltage_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.426    14.767    clk_IBUF_BUFG
    SLICE_X40Y80         FDCE                                         r  voltage_reg[9]/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X40Y80         FDCE (Setup_fdce_C_D)        0.031    14.949    voltage_reg[9]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -12.513    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 3.385ns (45.458%)  route 4.061ns (54.542%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.543     5.064    clk_IBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  holder_pointer_reg[0]/Q
                         net (fo=86, routed)          1.230     6.749    holder_pointer_reg_n_0_[0]
    SLICE_X44Y81         LUT4 (Prop_lut4_I2_O)        0.152     6.901 r  voltage[7]_i_18/O
                         net (fo=2, routed)           1.166     8.067    voltage[7]_i_18_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.332     8.399 r  spike_flag_i_39/O
                         net (fo=1, routed)           0.000     8.399    spike_flag_i_39_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.949    spike_flag_reg_i_31_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  spike_flag_reg_i_17/O[1]
                         net (fo=2, routed)           0.667     9.950    spike_flag2[9]
    SLICE_X42Y81         LUT4 (Prop_lut4_I1_O)        0.303    10.253 r  spike_flag_i_16/O
                         net (fo=1, routed)           0.000    10.253    spike_flag_i_16_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.766 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.766    spike_flag_reg_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.020 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.457    11.478    spike_flag1
    SLICE_X37Y82         LUT6 (Prop_lut6_I0_O)        0.367    11.845 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.542    12.386    voltage[15]_i_4_n_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I1_O)        0.124    12.510 r  voltage[13]_i_1/O
                         net (fo=1, routed)           0.000    12.510    voltage[13]_i_1_n_0
    SLICE_X40Y81         FDCE                                         r  voltage_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.427    14.768    clk_IBUF_BUFG
    SLICE_X40Y81         FDCE                                         r  voltage_reg[13]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X40Y81         FDCE (Setup_fdce_C_D)        0.029    14.948    voltage_reg[13]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -12.510    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 holder_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voltage_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 3.385ns (45.476%)  route 4.058ns (54.524%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.543     5.064    clk_IBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  holder_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.456     5.520 r  holder_pointer_reg[0]/Q
                         net (fo=86, routed)          1.230     6.749    holder_pointer_reg_n_0_[0]
    SLICE_X44Y81         LUT4 (Prop_lut4_I2_O)        0.152     6.901 r  voltage[7]_i_18/O
                         net (fo=2, routed)           1.166     8.067    voltage[7]_i_18_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.332     8.399 r  spike_flag_i_39/O
                         net (fo=1, routed)           0.000     8.399    spike_flag_i_39_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  spike_flag_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.949    spike_flag_reg_i_31_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  spike_flag_reg_i_17/O[1]
                         net (fo=2, routed)           0.667     9.950    spike_flag2[9]
    SLICE_X42Y81         LUT4 (Prop_lut4_I1_O)        0.303    10.253 r  spike_flag_i_16/O
                         net (fo=1, routed)           0.000    10.253    spike_flag_i_16_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.766 r  spike_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.766    spike_flag_reg_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.020 f  spike_flag_reg_i_4/CO[0]
                         net (fo=2, routed)           0.457    11.478    spike_flag1
    SLICE_X37Y82         LUT6 (Prop_lut6_I0_O)        0.367    11.845 r  voltage[15]_i_4/O
                         net (fo=16, routed)          0.539    12.383    voltage[15]_i_4_n_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I1_O)        0.124    12.507 r  voltage[15]_i_2/O
                         net (fo=1, routed)           0.000    12.507    voltage[15]_i_2_n_0
    SLICE_X40Y81         FDCE                                         r  voltage_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.427    14.768    clk_IBUF_BUFG
    SLICE_X40Y81         FDCE                                         r  voltage_reg[15]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X40Y81         FDCE (Setup_fdce_C_D)        0.031    14.950    voltage_reg[15]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -12.507    
  -------------------------------------------------------------------
                         slack                                  2.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 uartx/tx_buffer_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartx/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.022%)  route 0.240ns (62.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.552     1.435    uartx/clk_IBUF_BUFG
    SLICE_X36Y79         FDPE                                         r  uartx/tx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.576 r  uartx/tx_buffer_reg[0]/Q
                         net (fo=1, routed)           0.240     1.816    uartx/tx_buffer_reg_n_0_[0]
    SLICE_X31Y80         FDPE                                         r  uartx/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.819     1.947    uartx/clk_IBUF_BUFG
    SLICE_X31Y80         FDPE                                         r  uartx/tx_reg/C
                         clock pessimism             -0.249     1.698    
    SLICE_X31Y80         FDPE (Hold_fdpe_C_D)         0.070     1.768    uartx/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 data_buffer_reg[2][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pesos_reg[6][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.535%)  route 0.292ns (67.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X33Y83         FDCE                                         r  data_buffer_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  data_buffer_reg[2][3]/Q
                         net (fo=37, routed)          0.292     1.873    p_0_in1_in[11]
    SLICE_X39Y84         FDCE                                         r  pesos_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.823     1.951    clk_IBUF_BUFG
    SLICE_X39Y84         FDCE                                         r  pesos_reg[6][11]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X39Y84         FDCE (Hold_fdce_C_D)         0.070     1.772    pesos_reg[6][11]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 data_buffer_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pesos_reg[5][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.021%)  route 0.318ns (65.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X34Y82         FDCE                                         r  data_buffer_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  data_buffer_reg[2][1]/Q
                         net (fo=36, routed)          0.318     1.919    p_0_in1_in[9]
    SLICE_X38Y83         FDCE                                         r  pesos_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.822     1.950    clk_IBUF_BUFG
    SLICE_X38Y83         FDCE                                         r  pesos_reg[5][9]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X38Y83         FDCE (Hold_fdce_C_D)         0.063     1.764    pesos_reg[5][9]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 data_buffer_reg[2][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pesos_reg[2][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.306%)  route 0.357ns (71.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X33Y83         FDCE                                         r  data_buffer_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  data_buffer_reg[2][3]/Q
                         net (fo=37, routed)          0.357     1.937    p_0_in1_in[11]
    SLICE_X39Y85         FDCE                                         r  pesos_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.824     1.952    clk_IBUF_BUFG
    SLICE_X39Y85         FDCE                                         r  pesos_reg[2][11]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X39Y85         FDCE (Hold_fdce_C_D)         0.070     1.773    pesos_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 data_buffer_reg[2][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pesos_reg[9][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.563%)  route 0.353ns (71.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X33Y83         FDCE                                         r  data_buffer_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  data_buffer_reg[2][3]/Q
                         net (fo=37, routed)          0.353     1.933    p_0_in1_in[11]
    SLICE_X38Y84         FDCE                                         r  pesos_reg[9][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.823     1.951    clk_IBUF_BUFG
    SLICE_X38Y84         FDCE                                         r  pesos_reg[9][11]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X38Y84         FDCE (Hold_fdce_C_D)         0.059     1.761    pesos_reg[9][11]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 uartx/rx_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartx/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.557     1.440    uartx/clk_IBUF_BUFG
    SLICE_X33Y86         FDCE                                         r  uartx/rx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  uartx/rx_buffer_reg[0]/Q
                         net (fo=1, routed)           0.116     1.697    uartx/rx_buffer_reg_n_0_[0]
    SLICE_X33Y84         FDCE                                         r  uartx/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.823     1.951    uartx/clk_IBUF_BUFG
    SLICE_X33Y84         FDCE                                         r  uartx/rx_data_reg[0]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X33Y84         FDCE (Hold_fdce_C_D)         0.070     1.524    uartx/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 data_buffer_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pesos_reg[2][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.204%)  route 0.345ns (67.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X34Y82         FDCE                                         r  data_buffer_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  data_buffer_reg[2][1]/Q
                         net (fo=36, routed)          0.345     1.946    p_0_in1_in[9]
    SLICE_X39Y85         FDCE                                         r  pesos_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.824     1.952    clk_IBUF_BUFG
    SLICE_X39Y85         FDCE                                         r  pesos_reg[2][9]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X39Y85         FDCE (Hold_fdce_C_D)         0.066     1.769    pesos_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 data_buffer_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vth_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.323%)  route 0.360ns (68.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X34Y83         FDCE                                         r  data_buffer_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  data_buffer_reg[1][2]/Q
                         net (fo=29, routed)          0.360     1.962    p_0_in1_in[2]
    SLICE_X39Y80         FDPE                                         r  vth_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.819     1.947    clk_IBUF_BUFG
    SLICE_X39Y80         FDPE                                         r  vth_reg[2]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X39Y80         FDPE (Hold_fdpe_C_D)         0.059     1.757    vth_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uartx/rx_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartx/rx_buffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.068%)  route 0.115ns (44.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.557     1.440    uartx/clk_IBUF_BUFG
    SLICE_X31Y86         FDCE                                         r  uartx/rx_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  uartx/rx_buffer_reg[4]/Q
                         net (fo=2, routed)           0.115     1.696    uartx/p_3_in5_in
    SLICE_X31Y86         FDCE                                         r  uartx/rx_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.824     1.952    uartx/clk_IBUF_BUFG
    SLICE_X31Y86         FDCE                                         r  uartx/rx_buffer_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X31Y86         FDCE (Hold_fdce_C_D)         0.047     1.487    uartx/rx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 data_buffer_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vth_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.164ns (30.809%)  route 0.368ns (69.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X34Y84         FDCE                                         r  data_buffer_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  data_buffer_reg[1][7]/Q
                         net (fo=29, routed)          0.368     1.972    p_0_in1_in[7]
    SLICE_X42Y78         FDCE                                         r  vth_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.819     1.946    clk_IBUF_BUFG
    SLICE_X42Y78         FDCE                                         r  vth_reg[7]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X42Y78         FDCE (Hold_fdce_C_D)         0.063     1.760    vth_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y86   data_buffer_reg[4][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y86   data_buffer_reg[4][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y86   data_buffer_reg[4][6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y84   data_buffer_reg[4][7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y83   detectores[0].holderx/input_spk_old_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y84   detectores[1].holderx/input_spk_old_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y88   detectores[2].holderx/input_spk_old_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y87   detectores[3].holderx/input_spk_old_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y86   detectores[4].holderx/input_spk_old_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y81   id_match_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y78   pesos_reg[7][3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y78   pesos_reg[7][6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y78   pesos_reg[8][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y79   voltage_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y80   voltage_reg[6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X30Y81   FSM_sequential_actual_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78   pesos_reg[4][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78   pesos_reg[4][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78   pesos_reg[4][7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y86   data_buffer_reg[4][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y86   data_buffer_reg[4][5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y86   data_buffer_reg[4][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y88   detectores[2].holderx/input_spk_old_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y86   detectores[4].holderx/input_spk_old_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y84   instruction_buffer_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y76   leak_values_reg[3][5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y75   leak_values_reg[3][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y76   leak_values_reg[3][7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y74   leak_values_reg[4][0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.040ns  (required time - arrival time)
  Source:                 rst_d_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[5].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.456ns (30.673%)  route 1.031ns (69.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X47Y83         FDPE                                         r  rst_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDPE (Prop_fdpe_C_Q)         0.456     5.524 f  rst_d_reg[5]/Q
                         net (fo=3, routed)           1.031     6.555    detectores[5].holderx/input_spk_old_reg_0
    SLICE_X48Y85         FDCE                                         f  detectores[5].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.436    14.777    detectores[5].holderx/clk_IBUF_BUFG
    SLICE_X48Y85         FDCE                                         r  detectores[5].holderx/input_spk_old_reg/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    detectores[5].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                  8.040    

Slack (MET) :             8.160ns  (required time - arrival time)
  Source:                 rst_d_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[1].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.456ns (33.384%)  route 0.910ns (66.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X47Y83         FDPE                                         r  rst_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDPE (Prop_fdpe_C_Q)         0.456     5.524 f  rst_d_reg[1]/Q
                         net (fo=3, routed)           0.910     6.434    detectores[1].holderx/input_spk_old_reg_0
    SLICE_X48Y84         FDCE                                         f  detectores[1].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.435    14.776    detectores[1].holderx/clk_IBUF_BUFG
    SLICE_X48Y84         FDCE                                         r  detectores[1].holderx/input_spk_old_reg/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X48Y84         FDCE (Recov_fdce_C_CLR)     -0.405    14.594    detectores[1].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                  8.160    

Slack (MET) :             8.195ns  (required time - arrival time)
  Source:                 rst_d_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[9].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.456ns (34.284%)  route 0.874ns (65.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.546     5.067    clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  rst_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDPE (Prop_fdpe_C_Q)         0.456     5.523 f  rst_d_reg[9]/Q
                         net (fo=3, routed)           0.874     6.397    detectores[9].holderx/rst_d
    SLICE_X44Y86         FDCE                                         f  detectores[9].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.433    14.774    detectores[9].holderx/clk_IBUF_BUFG
    SLICE_X44Y86         FDCE                                         r  detectores[9].holderx/input_spk_old_reg/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X44Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.592    detectores[9].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                  8.195    

Slack (MET) :             8.230ns  (required time - arrival time)
  Source:                 rst_d_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[4].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.456ns (35.152%)  route 0.841ns (64.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.546     5.067    clk_IBUF_BUFG
    SLICE_X47Y82         FDPE                                         r  rst_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDPE (Prop_fdpe_C_Q)         0.456     5.523 f  rst_d_reg[4]/Q
                         net (fo=3, routed)           0.841     6.364    detectores[4].holderx/input_spk_old_reg_0
    SLICE_X48Y86         FDCE                                         f  detectores[4].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.436    14.777    detectores[4].holderx/clk_IBUF_BUFG
    SLICE_X48Y86         FDCE                                         r  detectores[4].holderx/input_spk_old_reg/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    detectores[4].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                  8.230    

Slack (MET) :             8.259ns  (required time - arrival time)
  Source:                 rst_d_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[6].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.456ns (35.758%)  route 0.819ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X47Y85         FDPE                                         r  rst_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDPE (Prop_fdpe_C_Q)         0.456     5.527 f  rst_d_reg[6]/Q
                         net (fo=3, routed)           0.819     6.346    detectores[6].holderx/input_spk_old_reg_0
    SLICE_X47Y86         FDCE                                         f  detectores[6].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.433    14.774    detectores[6].holderx/clk_IBUF_BUFG
    SLICE_X47Y86         FDCE                                         r  detectores[6].holderx/input_spk_old_reg/C
                         clock pessimism              0.272    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X47Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    detectores[6].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  8.259    

Slack (MET) :             8.272ns  (required time - arrival time)
  Source:                 rst_d_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[2].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.518ns (38.349%)  route 0.833ns (61.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X46Y85         FDPE                                         r  rst_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDPE (Prop_fdpe_C_Q)         0.518     5.589 f  rst_d_reg[2]/Q
                         net (fo=3, routed)           0.833     6.422    detectores[2].holderx/input_spk_old_reg_0
    SLICE_X46Y88         FDCE                                         f  detectores[2].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.435    14.776    detectores[2].holderx/clk_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  detectores[2].holderx/input_spk_old_reg/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X46Y88         FDCE (Recov_fdce_C_CLR)     -0.319    14.694    detectores[2].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                  8.272    

Slack (MET) :             8.275ns  (required time - arrival time)
  Source:                 rst_d_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[7].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.518ns (38.417%)  route 0.830ns (61.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X46Y83         FDPE                                         r  rst_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDPE (Prop_fdpe_C_Q)         0.518     5.586 f  rst_d_reg[7]/Q
                         net (fo=3, routed)           0.830     6.416    detectores[7].holderx/input_spk_old_reg_0
    SLICE_X46Y86         FDCE                                         f  detectores[7].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.433    14.774    detectores[7].holderx/clk_IBUF_BUFG
    SLICE_X46Y86         FDCE                                         r  detectores[7].holderx/input_spk_old_reg/C
                         clock pessimism              0.272    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y86         FDCE (Recov_fdce_C_CLR)     -0.319    14.692    detectores[7].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -6.416    
  -------------------------------------------------------------------
                         slack                                  8.275    

Slack (MET) :             8.323ns  (required time - arrival time)
  Source:                 rst_d_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[3].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.518ns (39.798%)  route 0.784ns (60.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X46Y83         FDPE                                         r  rst_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDPE (Prop_fdpe_C_Q)         0.518     5.586 f  rst_d_reg[3]/Q
                         net (fo=3, routed)           0.784     6.369    detectores[3].holderx/input_spk_old_reg_0
    SLICE_X46Y87         FDCE                                         f  detectores[3].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.434    14.775    detectores[3].holderx/clk_IBUF_BUFG
    SLICE_X46Y87         FDCE                                         r  detectores[3].holderx/input_spk_old_reg/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X46Y87         FDCE (Recov_fdce_C_CLR)     -0.319    14.693    detectores[3].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  8.323    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 rst_d_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[0].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.279%)  route 0.598ns (56.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X47Y84         FDPE                                         r  rst_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDPE (Prop_fdpe_C_Q)         0.456     5.525 f  rst_d_reg[0]/Q
                         net (fo=3, routed)           0.598     6.123    detectores[0].holderx/input_spk_old_reg_0
    SLICE_X48Y83         FDCE                                         f  detectores[0].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.434    14.775    detectores[0].holderx/clk_IBUF_BUFG
    SLICE_X48Y83         FDCE                                         r  detectores[0].holderx/input_spk_old_reg/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X48Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.593    detectores[0].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  8.470    

Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 rst_d_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[8].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.518ns (51.039%)  route 0.497ns (48.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X46Y84         FDPE                                         r  rst_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDPE (Prop_fdpe_C_Q)         0.518     5.587 f  rst_d_reg[8]/Q
                         net (fo=3, routed)           0.497     6.084    detectores[8].holderx/input_spk_old_reg_0
    SLICE_X45Y86         FDCE                                         f  detectores[8].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.433    14.774    detectores[8].holderx/clk_IBUF_BUFG
    SLICE_X45Y86         FDCE                                         r  detectores[8].holderx/input_spk_old_reg/C
                         clock pessimism              0.272    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X45Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    detectores[8].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  8.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 rst_d_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[8].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.602%)  route 0.188ns (53.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X46Y84         FDPE                                         r  rst_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.605 f  rst_d_reg[8]/Q
                         net (fo=3, routed)           0.188     1.793    detectores[8].holderx/input_spk_old_reg_0
    SLICE_X45Y86         FDCE                                         f  detectores[8].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.826     1.954    detectores[8].holderx/clk_IBUF_BUFG
    SLICE_X45Y86         FDCE                                         r  detectores[8].holderx/input_spk_old_reg/C
                         clock pessimism             -0.498     1.456    
    SLICE_X45Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.364    detectores[8].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 rst_d_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[0].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.505%)  route 0.268ns (65.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X47Y84         FDPE                                         r  rst_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  rst_d_reg[0]/Q
                         net (fo=3, routed)           0.268     1.850    detectores[0].holderx/input_spk_old_reg_0
    SLICE_X48Y83         FDCE                                         f  detectores[0].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.826     1.954    detectores[0].holderx/clk_IBUF_BUFG
    SLICE_X48Y83         FDCE                                         r  detectores[0].holderx/input_spk_old_reg/C
                         clock pessimism             -0.478     1.476    
    SLICE_X48Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    detectores[0].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 rst_d_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[3].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.075%)  route 0.304ns (64.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X46Y83         FDPE                                         r  rst_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.604 f  rst_d_reg[3]/Q
                         net (fo=3, routed)           0.304     1.908    detectores[3].holderx/input_spk_old_reg_0
    SLICE_X46Y87         FDCE                                         f  detectores[3].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.827     1.955    detectores[3].holderx/clk_IBUF_BUFG
    SLICE_X46Y87         FDCE                                         r  detectores[3].holderx/input_spk_old_reg/C
                         clock pessimism             -0.498     1.457    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067     1.390    detectores[3].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 rst_d_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[7].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.793%)  route 0.307ns (65.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X46Y83         FDPE                                         r  rst_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.604 f  rst_d_reg[7]/Q
                         net (fo=3, routed)           0.307     1.912    detectores[7].holderx/input_spk_old_reg_0
    SLICE_X46Y86         FDCE                                         f  detectores[7].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.826     1.954    detectores[7].holderx/clk_IBUF_BUFG
    SLICE_X46Y86         FDCE                                         r  detectores[7].holderx/input_spk_old_reg/C
                         clock pessimism             -0.498     1.456    
    SLICE_X46Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.389    detectores[7].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 rst_d_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[2].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.617%)  route 0.310ns (65.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X46Y85         FDPE                                         r  rst_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDPE (Prop_fdpe_C_Q)         0.164     1.605 f  rst_d_reg[2]/Q
                         net (fo=3, routed)           0.310     1.915    detectores[2].holderx/input_spk_old_reg_0
    SLICE_X46Y88         FDCE                                         f  detectores[2].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.830     1.957    detectores[2].holderx/clk_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  detectores[2].holderx/input_spk_old_reg/C
                         clock pessimism             -0.498     1.459    
    SLICE_X46Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.392    detectores[2].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 rst_d_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[9].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.996%)  route 0.329ns (70.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X37Y84         FDPE                                         r  rst_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.581 f  rst_d_reg[9]/Q
                         net (fo=3, routed)           0.329     1.910    detectores[9].holderx/rst_d
    SLICE_X44Y86         FDCE                                         f  detectores[9].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.826     1.954    detectores[9].holderx/clk_IBUF_BUFG
    SLICE_X44Y86         FDCE                                         r  detectores[9].holderx/input_spk_old_reg/C
                         clock pessimism             -0.478     1.476    
    SLICE_X44Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    detectores[9].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 rst_d_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[4].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.474%)  route 0.372ns (72.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X47Y82         FDPE                                         r  rst_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.580 f  rst_d_reg[4]/Q
                         net (fo=3, routed)           0.372     1.952    detectores[4].holderx/input_spk_old_reg_0
    SLICE_X48Y86         FDCE                                         f  detectores[4].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.828     1.956    detectores[4].holderx/clk_IBUF_BUFG
    SLICE_X48Y86         FDCE                                         r  detectores[4].holderx/input_spk_old_reg/C
                         clock pessimism             -0.478     1.478    
    SLICE_X48Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    detectores[4].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 rst_d_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[1].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.211%)  route 0.397ns (73.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X47Y83         FDPE                                         r  rst_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.581 f  rst_d_reg[1]/Q
                         net (fo=3, routed)           0.397     1.978    detectores[1].holderx/input_spk_old_reg_0
    SLICE_X48Y84         FDCE                                         f  detectores[1].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.827     1.955    detectores[1].holderx/clk_IBUF_BUFG
    SLICE_X48Y84         FDCE                                         r  detectores[1].holderx/input_spk_old_reg/C
                         clock pessimism             -0.478     1.477    
    SLICE_X48Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    detectores[1].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 rst_d_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[5].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.141ns (24.580%)  route 0.433ns (75.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X47Y83         FDPE                                         r  rst_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.581 f  rst_d_reg[5]/Q
                         net (fo=3, routed)           0.433     2.014    detectores[5].holderx/input_spk_old_reg_0
    SLICE_X48Y85         FDCE                                         f  detectores[5].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.828     1.956    detectores[5].holderx/clk_IBUF_BUFG
    SLICE_X48Y85         FDCE                                         r  detectores[5].holderx/input_spk_old_reg/C
                         clock pessimism             -0.478     1.478    
    SLICE_X48Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    detectores[5].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 rst_d_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detectores[6].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.141ns (25.212%)  route 0.418ns (74.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X47Y85         FDPE                                         r  rst_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  rst_d_reg[6]/Q
                         net (fo=3, routed)           0.418     2.000    detectores[6].holderx/input_spk_old_reg_0
    SLICE_X47Y86         FDCE                                         f  detectores[6].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.826     1.954    detectores[6].holderx/clk_IBUF_BUFG
    SLICE_X47Y86         FDCE                                         r  detectores[6].holderx/input_spk_old_reg/C
                         clock pessimism             -0.498     1.456    
    SLICE_X47Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.364    detectores[6].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.636    





