xpm_cdc.sv,systemverilog,xil_defaultlib,../../../opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../lab9_3_1.srcs/sources_1/ip/clk_5MHz"
xpm_VCOMP.vhd,vhdl,xpm,../../../opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../lab9_3_1.srcs/sources_1/ip/clk_5MHz"
clk_5MHz_sim_netlist.v,verilog,xil_defaultlib,../../../../lab9_3_1.srcs/sources_1/ip/clk_5MHz/clk_5MHz_sim_netlist.v,incdir="../../../../lab9_3_1.srcs/sources_1/ip/clk_5MHz"
glbl.v,Verilog,xil_defaultlib,glbl.v
