Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Sep 26 21:50:05 2024
| Host         : 2ff8f80f96ce running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab45_timing_summary_routed.rpt -pb lab45_timing_summary_routed.pb -rpx lab45_timing_summary_routed.rpx -warn_on_violation
| Design       : lab45
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[5]
                            (input port)
  Destination:            dout_shifted[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.506ns  (logic 5.104ns (37.790%)  route 8.402ns (62.210%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  din[5] (IN)
                         net (fo=0)                   0.000     0.000    din[5]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  din_IBUF[5]_inst/O
                         net (fo=4, routed)           3.935     5.390    dout_din_OBUF[5]
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.514 r  dout_shifted_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.466     9.980    dout_shifted_OBUF[4]
    W3                   OBUF (Prop_obuf_I_O)         3.525    13.506 r  dout_shifted_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.506    dout_shifted[4]
    W3                                                                r  dout_shifted[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[5]
                            (input port)
  Destination:            dout_shifted[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.168ns  (logic 5.082ns (38.594%)  route 8.086ns (61.406%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  din[5] (IN)
                         net (fo=0)                   0.000     0.000    din[5]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  din_IBUF[5]_inst/O
                         net (fo=4, routed)           3.940     5.395    dout_din_OBUF[5]
    SLICE_X1Y10          LUT6 (Prop_lut6_I1_O)        0.124     5.519 r  dout_shifted_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.146     9.665    dout_shifted_OBUF[5]
    U3                   OBUF (Prop_obuf_I_O)         3.504    13.168 r  dout_shifted_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.168    dout_shifted[5]
    U3                                                                r  dout_shifted[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[5]
                            (input port)
  Destination:            dout_shifted[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.873ns  (logic 5.085ns (46.763%)  route 5.789ns (53.237%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  din[5] (IN)
                         net (fo=0)                   0.000     0.000    din[5]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  din_IBUF[5]_inst/O
                         net (fo=4, routed)           3.718     5.173    dout_din_OBUF[5]
    SLICE_X0Y10          LUT6 (Prop_lut6_I2_O)        0.124     5.297 r  dout_shifted_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.070     7.367    dout_shifted_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.506    10.873 r  dout_shifted_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.873    dout_shifted[0]
    U14                                                               r  dout_shifted[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            dout_shifted[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.536ns  (logic 5.091ns (48.321%)  route 5.445ns (51.679%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  din_IBUF[4]_inst/O
                         net (fo=4, routed)           1.431     2.890    dout_din_OBUF[4]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.014 r  dout_shifted_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.014     7.028    dout_shifted_OBUF[3]
    V3                   OBUF (Prop_obuf_I_O)         3.508    10.536 r  dout_shifted_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.536    dout_shifted[3]
    V3                                                                r  dout_shifted[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[5]
                            (input port)
  Destination:            dout_din[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.114ns  (logic 4.969ns (49.131%)  route 5.145ns (50.869%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  din[5] (IN)
                         net (fo=0)                   0.000     0.000    din[5]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  din_IBUF[5]_inst/O
                         net (fo=4, routed)           5.145     6.599    dout_din_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    10.114 r  dout_din_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.114    dout_din[5]
    U15                                                               r  dout_din[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout_shifted[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.636ns  (logic 5.079ns (58.812%)  route 3.557ns (41.188%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  din_IBUF[1]_inst/O
                         net (fo=4, routed)           1.644     3.095    dout_din_OBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.124     3.219 r  dout_shifted_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.913     5.132    dout_shifted_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.636 r  dout_shifted_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.636    dout_shifted[2]
    V13                                                               r  dout_shifted[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd[0]
                            (input port)
  Destination:            dout_shifted[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.441ns  (logic 5.086ns (60.254%)  route 3.355ns (39.746%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  cmd[0] (IN)
                         net (fo=0)                   0.000     0.000    cmd[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  cmd_IBUF[0]_inst/O
                         net (fo=6, routed)           1.438     2.899    cmd_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.124     3.023 r  dout_shifted_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.917     4.940    dout_shifted_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.501     8.441 r  dout_shifted_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.441    dout_shifted[1]
    V14                                                               r  dout_shifted[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout_din[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.186ns  (logic 4.980ns (60.843%)  route 3.205ns (39.157%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  din_IBUF[1]_inst/O
                         net (fo=4, routed)           3.205     4.656    dout_din_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.186 r  dout_din_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.186    dout_din[1]
    E19                                                               r  dout_din[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            dout_din[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.493ns  (logic 4.959ns (66.180%)  route 2.534ns (33.820%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  din_IBUF[3]_inst/O
                         net (fo=4, routed)           2.534     3.984    dout_din_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.493 r  dout_din_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.493    dout_din[3]
    V19                                                               r  dout_din[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            dout_din[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.263ns  (logic 4.953ns (68.198%)  route 2.310ns (31.802%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  din_IBUF[0]_inst/O
                         net (fo=4, routed)           2.310     3.758    dout_din_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.263 r  dout_din_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.263    dout_din[0]
    U16                                                               r  dout_din[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            dout_din[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 1.436ns (74.768%)  route 0.485ns (25.232%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  din_IBUF[2]_inst/O
                         net (fo=4, routed)           0.485     0.719    dout_din_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.921 r  dout_din_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.921    dout_din[2]
    U19                                                               r  dout_din[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            dout_din[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.437ns (74.696%)  route 0.487ns (25.304%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  din_IBUF[4]_inst/O
                         net (fo=4, routed)           0.487     0.714    dout_din_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.923 r  dout_din_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.923    dout_din[4]
    W18                                                               r  dout_din[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            dout_din[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.423ns (69.720%)  route 0.618ns (30.280%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  din_IBUF[0]_inst/O
                         net (fo=4, routed)           0.618     0.834    dout_din_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.040 r  dout_din_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.040    dout_din[0]
    U16                                                               r  dout_din[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            dout_din[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.428ns (66.727%)  route 0.712ns (33.273%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  din_IBUF[3]_inst/O
                         net (fo=4, routed)           0.712     0.930    dout_din_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.140 r  dout_din_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.140    dout_din[3]
    V19                                                               r  dout_din[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dir
                            (input port)
  Destination:            dout_shifted[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 1.471ns (63.573%)  route 0.843ns (36.427%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  dir (IN)
                         net (fo=0)                   0.000     0.000    dir
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  dir_IBUF_inst/O
                         net (fo=6, routed)           0.405     0.626    dir_IBUF
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.671 r  dout_shifted_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.438     1.109    dout_shifted_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         1.205     2.314 r  dout_shifted_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.314    dout_shifted[2]
    V13                                                               r  dout_shifted[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dir
                            (input port)
  Destination:            dout_shifted[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.468ns (63.394%)  route 0.848ns (36.606%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  dir (IN)
                         net (fo=0)                   0.000     0.000    dir
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  dir_IBUF_inst/O
                         net (fo=6, routed)           0.404     0.625    dir_IBUF
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.670 r  dout_shifted_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.443     1.114    dout_shifted_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.315 r  dout_shifted_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.315    dout_shifted[1]
    V14                                                               r  dout_shifted[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dir
                            (input port)
  Destination:            dout_shifted[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.473ns (62.166%)  route 0.897ns (37.834%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  dir (IN)
                         net (fo=0)                   0.000     0.000    dir
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  dir_IBUF_inst/O
                         net (fo=6, routed)           0.405     0.626    dir_IBUF
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.671 r  dout_shifted_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.491     1.163    dout_shifted_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.370 r  dout_shifted_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.370    dout_shifted[0]
    U14                                                               r  dout_shifted[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout_din[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.449ns (59.802%)  route 0.974ns (40.198%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  din_IBUF[1]_inst/O
                         net (fo=4, routed)           0.974     1.193    dout_din_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.424 r  dout_din_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.424    dout_din[1]
    E19                                                               r  dout_din[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dir
                            (input port)
  Destination:            dout_shifted[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.362ns  (logic 1.475ns (43.879%)  route 1.887ns (56.121%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  dir (IN)
                         net (fo=0)                   0.000     0.000    dir
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  dir_IBUF_inst/O
                         net (fo=6, routed)           0.406     0.627    dir_IBUF
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.672 r  dout_shifted_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.481     2.153    dout_shifted_OBUF[3]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.362 r  dout_shifted_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.362    dout_shifted[3]
    V3                                                                r  dout_shifted[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[5]
                            (input port)
  Destination:            dout_din[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.459ns  (logic 1.438ns (41.578%)  route 2.021ns (58.422%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  din[5] (IN)
                         net (fo=0)                   0.000     0.000    din[5]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  din_IBUF[5]_inst/O
                         net (fo=4, routed)           2.021     2.243    dout_din_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.459 r  dout_din_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.459    dout_din[5]
    U15                                                               r  dout_din[5] (OUT)
  -------------------------------------------------------------------    -------------------





