[p GLOBOPT AUTOSTATIC IEEE_DBL IEEE_FLT PIC14 PIC14E ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F18446 ]
[d frameptr 6 ]
"96 E:\pic_code\test12.X\mcc_generated_files/tmr2.c
[e E10862 . `uc
TMR2_ROP_STARTS_TMRON 0
TMR2_ROP_STARTS_TMRON_ERSHIGH 1
TMR2_ROP_STARTS_TMRON_ERSLOW 2
TMR2_ROP_RESETS_ERSBOTHEDGE 3
TMR2_ROP_RESETS_ERSRISINGEDGE 4
TMR2_ROP_RESETS_ERSFALLINGEDGE 5
TMR2_ROP_RESETS_ERSLOW 6
TMR2_ROP_RESETS_ERSHIGH 7
TMR2_OS_STARTS_TMRON 8
TMR2_OS_STARTS_ERSRISINGEDGE 9
TMR2_OS_STARTS_ERSFALLINGEDGE 10
TMR2_OS_STARTS_ERSBOTHEDGE 11
TMR2_OS_STARTS_ERSFIRSTRISINGEDGE 12
TMR2_OS_STARTS_ERSFIRSTFALLINGEDGE 13
TMR2_OS_STARTS_ERSRISINGEDGEDETECT 14
]
"102
[e E10879 . `uc
TMR2_T2INPPS 0
TMR2_RESERVED 1
TMR2_T4POSTSCALED 2
TMR2_T6POSTSCALED 3
TMR2_CCP1_OUT 4
TMR2_CCP2_OUT 5
TMR2_CCP3_OUT 6
TMR2_CCP4_OUT 7
TMR2_PWM6_OUT 8
TMR2_PWM7_OUT 9
TMR2_CMP1_OUT 10
TMR2_CMP2_OUT 11
TMR2_ZCD_OUTPUT 12
TMR2_CLC1_OUT 13
TMR2_CLC2_OUT 14
TMR2_CLC3_OUT 15
TMR2_CLC4_OUT 16
TMR2_RESERVED_2 17
]
"10 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"4 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\Umul8_16.c
[v __Umul8_16 _Umul8_16 `(ui  1 e 2 0 ]
"6 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\pic\__eeprom.c
[v ___eecpymem __eecpymem `(v  1 e 1 0 ]
"39
[v ___memcpyee __memcpyee `(v  1 e 1 0 ]
"49 E:\pic_code\test12.X\main.c
[v _main main `(v  1 e 1 0 ]
"52 E:\pic_code\test12.X\mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_InterruptManager INTERRUPT_InterruptManager `II(v  1 e 1 0 ]
"50 E:\pic_code\test12.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"59
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
"73
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
"55 E:\pic_code\test12.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
"58 E:\pic_code\test12.X\mcc_generated_files/pwm6.c
[v _PWM6_Initialize PWM6_Initialize `(v  1 e 1 0 ]
"64 E:\pic_code\test12.X\mcc_generated_files/tmr2.c
[v _TMR2_Initialize TMR2_Initialize `(v  1 e 1 0 ]
"108
[v _TMR2_Start TMR2_Start `(v  1 e 1 0 ]
"119
[v _TMR2_Stop TMR2_Stop `(v  1 e 1 0 ]
"130
[v _TMR2_Counter8BitGet TMR2_Counter8BitGet `(uc  1 e 1 0 ]
"144
[v _TMR2_Counter8BitSet TMR2_Counter8BitSet `(v  1 e 1 0 ]
"155
[v _TMR2_Period8BitSet TMR2_Period8BitSet `(v  1 e 1 0 ]
"165
[v _TMR2_ISR TMR2_ISR `(v  1 e 1 0 ]
"178
[v _TMR2_SetInterruptHandler TMR2_SetInterruptHandler `(v  1 e 1 0 ]
"182
[v _TMR2_DefaultInterruptHandler TMR2_DefaultInterruptHandler `(v  1 e 1 0 ]
[s S46 . 1 `uc 1 INTEDG 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
"427 D:/mplab/packs/Microchip/PIC16F1xxxx_DFP/1.7.146/xc8\pic\include\proc\pic16f18446.h
[u S51 . 1 `S46 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES51  1 e 1 @11 ]
"598
[v _TRISA TRISA `VEuc  1 e 1 @18 ]
"648
[v _TRISB TRISB `VEuc  1 e 1 @19 ]
"687
[v _TRISC TRISC `VEuc  1 e 1 @20 ]
"749
[v _LATA LATA `VEuc  1 e 1 @24 ]
"799
[v _LATB LATB `VEuc  1 e 1 @25 ]
"838
[v _LATC LATC `VEuc  1 e 1 @26 ]
[s S121 . 1 `uc 1 C5TSEL 1 0 :2:0 
`uc 1 P6TSEL 1 0 :2:2 
`uc 1 P7TSEL 1 0 :2:4 
]
"10422
[u S125 . 1 `S121 1 . 1 0 ]
[v _CCPTMRS1bits CCPTMRS1bits `VES125  1 e 1 @543 ]
"10442
[v _T2TMR T2TMR `VEuc  1 e 1 @652 ]
"10447
[v _TMR2 TMR2 `VEuc  1 e 1 @652 ]
"10496
[v _T2PR T2PR `VEuc  1 e 1 @653 ]
"10501
[v _PR2 PR2 `VEuc  1 e 1 @653 ]
"10550
[v _T2CON T2CON `VEuc  1 e 1 @654 ]
[s S307 . 1 `uc 1 OUTPS 1 0 :4:0 
`uc 1 CKPS 1 0 :3:4 
`uc 1 ON 1 0 :1:7 
]
"10586
[s S311 . 1 `uc 1 OUTPS0 1 0 :1:0 
`uc 1 OUTPS1 1 0 :1:1 
`uc 1 OUTPS2 1 0 :1:2 
`uc 1 OUTPS3 1 0 :1:3 
`uc 1 CKPS0 1 0 :1:4 
`uc 1 CKPS1 1 0 :1:5 
`uc 1 CKPS2 1 0 :1:6 
]
[s S319 . 1 `uc 1 T2OUTPS 1 0 :4:0 
`uc 1 T2CKPS 1 0 :3:4 
`uc 1 T2ON 1 0 :1:7 
]
[s S323 . 1 `uc 1 T2OUTPS0 1 0 :1:0 
`uc 1 T2OUTPS1 1 0 :1:1 
`uc 1 T2OUTPS2 1 0 :1:2 
`uc 1 T2OUTPS3 1 0 :1:3 
`uc 1 T2CKPS0 1 0 :1:4 
`uc 1 T2CKPS1 1 0 :1:5 
`uc 1 T2CKPS2 1 0 :1:6 
`uc 1 TMR2ON 1 0 :1:7 
]
[u S332 . 1 `S307 1 . 1 0 `S311 1 . 1 0 `S319 1 . 1 0 `S323 1 . 1 0 ]
[v _T2CONbits T2CONbits `VES332  1 e 1 @654 ]
"10696
[v _T2HLT T2HLT `VEuc  1 e 1 @655 ]
[s S200 . 1 `uc 1 MODE 1 0 :5:0 
`uc 1 CKSYNC 1 0 :1:5 
`uc 1 CKPOL 1 0 :1:6 
`uc 1 PSYNC 1 0 :1:7 
]
"10729
[s S205 . 1 `uc 1 MODE0 1 0 :1:0 
`uc 1 MODE1 1 0 :1:1 
`uc 1 MODE2 1 0 :1:2 
`uc 1 MODE3 1 0 :1:3 
`uc 1 MODE4 1 0 :1:4 
]
[s S211 . 1 `uc 1 T2MODE 1 0 :5:0 
`uc 1 T2CKSYNC 1 0 :1:5 
`uc 1 T2CKPOL 1 0 :1:6 
`uc 1 T2PSYNC 1 0 :1:7 
]
[s S216 . 1 `uc 1 T2MODE0 1 0 :1:0 
`uc 1 T2MODE1 1 0 :1:1 
`uc 1 T2MODE2 1 0 :1:2 
`uc 1 T2MODE3 1 0 :1:3 
`uc 1 T2MODE4 1 0 :1:4 
]
[u S222 . 1 `S200 1 . 1 0 `S205 1 . 1 0 `S211 1 . 1 0 `S216 1 . 1 0 ]
[v _T2HLTbits T2HLTbits `VES222  1 e 1 @655 ]
"10824
[v _T2CLKCON T2CLKCON `VEuc  1 e 1 @656 ]
"10904
[v _T2RST T2RST `VEuc  1 e 1 @657 ]
[s S269 . 1 `uc 1 RSEL 1 0 :5:0 
]
"10931
[s S271 . 1 `uc 1 RSEL0 1 0 :1:0 
`uc 1 RSEL1 1 0 :1:1 
`uc 1 RSEL2 1 0 :1:2 
`uc 1 RSEL3 1 0 :1:3 
`uc 1 RSEL4 1 0 :1:4 
]
[s S277 . 1 `uc 1 T2RSEL 1 0 :5:0 
]
[s S279 . 1 `uc 1 T2RSEL0 1 0 :1:0 
`uc 1 T2RSEL1 1 0 :1:1 
`uc 1 T2RSEL2 1 0 :1:2 
`uc 1 T2RSEL3 1 0 :1:3 
`uc 1 T2RSEL4 1 0 :1:4 
]
[u S285 . 1 `S269 1 . 1 0 `S271 1 . 1 0 `S277 1 . 1 0 `S279 1 . 1 0 ]
[v _T2RSTbits T2RSTbits `VES285  1 e 1 @657 ]
"13070
[v _PWM6DCL PWM6DCL `VEuc  1 e 1 @908 ]
"13136
[v _PWM6DCH PWM6DCH `VEuc  1 e 1 @909 ]
"13306
[v _PWM6CON PWM6CON `VEuc  1 e 1 @910 ]
[s S76 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 TMR3IF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TMR5IF 1 0 :1:4 
`uc 1 TMR6IF 1 0 :1:5 
]
"19112
[u S83 . 1 `S76 1 . 1 0 ]
[v _PIR4bits PIR4bits `VES83  1 e 1 @1808 ]
[s S59 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 TMR3IE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TMR5IE 1 0 :1:4 
`uc 1 TMR6IE 1 0 :1:5 
]
"19483
[u S66 . 1 `S59 1 . 1 0 ]
[v _PIE4bits PIE4bits `VES66  1 e 1 @1818 ]
"19693
[v _PMD0 PMD0 `VEuc  1 e 1 @1942 ]
"19738
[v _PMD1 PMD1 `VEuc  1 e 1 @1943 ]
"19794
[v _PMD2 PMD2 `VEuc  1 e 1 @1944 ]
"19815
[v _PMD3 PMD3 `VEuc  1 e 1 @1945 ]
"19860
[v _PMD4 PMD4 `VEuc  1 e 1 @1946 ]
"19911
[v _PMD5 PMD5 `VEuc  1 e 1 @1947 ]
"19938
[v _PMD6 PMD6 `VEuc  1 e 1 @1948 ]
"19971
[v _PMD7 PMD7 `VEuc  1 e 1 @1949 ]
"21044
[v _OSCCON1 OSCCON1 `VEuc  1 e 1 @2189 ]
"21184
[v _OSCCON3 OSCCON3 `VEuc  1 e 1 @2191 ]
"21281
[v _OSCEN OSCEN `VEuc  1 e 1 @2193 ]
"21332
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @2194 ]
"21390
[v _OSCFRQ OSCFRQ `VEuc  1 e 1 @2195 ]
"29946
[v _RB5PPS RB5PPS `VEuc  1 e 1 @7965 ]
"30584
[v _ANSELA ANSELA `VEuc  1 e 1 @7992 ]
"30629
[v _WPUA WPUA `VEuc  1 e 1 @7993 ]
"30679
[v _ODCONA ODCONA `VEuc  1 e 1 @7994 ]
"30724
[v _SLRCONA SLRCONA `VEuc  1 e 1 @7995 ]
"30769
[v _INLVLA INLVLA `VEuc  1 e 1 @7996 ]
"30969
[v _ANSELB ANSELB `VEuc  1 e 1 @8003 ]
"31008
[v _WPUB WPUB `VEuc  1 e 1 @8004 ]
"31047
[v _ODCONB ODCONB `VEuc  1 e 1 @8005 ]
"31086
[v _SLRCONB SLRCONB `VEuc  1 e 1 @8006 ]
"31125
[v _INLVLB INLVLB `VEuc  1 e 1 @8007 ]
"31281
[v _ANSELC ANSELC `VEuc  1 e 1 @8014 ]
"31343
[v _WPUC WPUC `VEuc  1 e 1 @8015 ]
"31405
[v _ODCONC ODCONC `VEuc  1 e 1 @8016 ]
"31467
[v _SLRCONC SLRCONC `VEuc  1 e 1 @8017 ]
"31529
[v _INLVLC INLVLC `VEuc  1 e 1 @8018 ]
"58 E:\pic_code\test12.X\mcc_generated_files/tmr2.c
[v _TMR2_InterruptHandler TMR2_InterruptHandler `*.37(v  1 e 2 0 ]
"49 E:\pic_code\test12.X\main.c
[v _main main `(v  1 e 1 0 ]
{
"73
} 0
"50 E:\pic_code\test12.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"57
} 0
"64 E:\pic_code\test12.X\mcc_generated_files/tmr2.c
[v _TMR2_Initialize TMR2_Initialize `(v  1 e 1 0 ]
{
"94
} 0
"178
[v _TMR2_SetInterruptHandler TMR2_SetInterruptHandler `(v  1 e 1 0 ]
{
[v TMR2_SetInterruptHandler@InterruptHandler InterruptHandler `*.37(v  1 p 2 0 ]
"180
} 0
"58 E:\pic_code\test12.X\mcc_generated_files/pwm6.c
[v _PWM6_Initialize PWM6_Initialize `(v  1 e 1 0 ]
{
"72
} 0
"73 E:\pic_code\test12.X\mcc_generated_files/mcc.c
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
{
"91
} 0
"55 E:\pic_code\test12.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"114
} 0
"59 E:\pic_code\test12.X\mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
{
"71
} 0
"52 E:\pic_code\test12.X\mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_InterruptManager INTERRUPT_InterruptManager `II(v  1 e 1 0 ]
{
"70
} 0
"165 E:\pic_code\test12.X\mcc_generated_files/tmr2.c
[v _TMR2_ISR TMR2_ISR `(v  1 e 1 0 ]
{
"175
} 0
"182
[v _TMR2_DefaultInterruptHandler TMR2_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"185
} 0
