<stg><name>toThreshold_Filter2D.1</name>


<trans_list>

<trans id="710" from="1" to="2">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="2" to="3">
<condition id="433">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="3" to="4">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="4" to="5">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="5" to="6">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="6" to="7">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="7" to="8">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="8" to="14">
<condition id="515">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="8" to="9">
<condition id="521">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="9" to="10">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="10" to="11">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="11" to="12">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="12" to="13">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="13" to="3">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="14" to="2">
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:0  %src_kernel_win_0_val_0_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:1  %src_kernel_win_0_val_0_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:2  %src_kernel_win_0_val_0_3 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:3  %src_kernel_win_0_val_0_4 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:4  %col_buf_0_val_0_0_17 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_17"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:5  %src_kernel_win_0_val_1_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:6  %src_kernel_win_0_val_1_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:7  %src_kernel_win_0_val_1_3 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:8  %src_kernel_win_0_val_1_4 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:9  %col_buf_0_val_0_0_18 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_18"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:10  %src_kernel_win_0_val_2_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:11  %src_kernel_win_0_val_2_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:12  %src_kernel_win_0_val_2_3 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:13  %src_kernel_win_0_val_2_4 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:14  %col_buf_0_val_0_0_19 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_19"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:15  %src_kernel_win_0_val_4_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:16  %src_kernel_win_0_val_3_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:17  %src_kernel_win_0_val_3_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:18  %src_kernel_win_0_val_3_3 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:19  %src_kernel_win_0_val_3_4 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:20  %col_buf_0_val_0_0_20 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_20"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:21  %src_kernel_win_0_val_4_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:22  %src_kernel_win_0_val_4_3 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:23  %src_kernel_win_0_val_4_4 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:24  %col_buf_0_val_0_0_21 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_21"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:25  %right_border_buf_0_val_1_4_28 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_28"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:26  %right_border_buf_0_val_1_4_29 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_29"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:27  %right_border_buf_0_val_1_4_30 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_30"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:28  %right_border_buf_0_val_1_4_31 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_31"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:29  %right_border_buf_0_val_1_4_32 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_32"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:30  %right_border_buf_0_val_2_4_14 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_4_14"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:31  %right_border_buf_0_val_2_4_15 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_4_15"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:32  %right_border_buf_0_val_2_4_16 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_4_16"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:33  %right_border_buf_0_val_2_4_17 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_4_17"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:34  %right_border_buf_0_val_2_4_18 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_4_18"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:35  %right_border_buf_0_val_3_4_28 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_28"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:36  %right_border_buf_0_val_3_4_29 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_29"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:37  %right_border_buf_0_val_3_4_30 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_30"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:38  %right_border_buf_0_val_3_4_31 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_31"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:39  %right_border_buf_0_val_3_4_32 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_32"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
arrayctor.loop.i:40  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @str252, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str253, [1 x i8]* @str253, [8 x i8]* @str252)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
arrayctor.loop.i:41  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @str244, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str245, [1 x i8]* @str245, [8 x i8]* @str244)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.i:42  %p_kernel_val_4_V_3_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_4_V_3_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_4_V_3_read_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i:43  %p_kernel_val_4_V_2_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_4_V_2_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_4_V_2_read_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.i:44  %p_kernel_val_4_V_1_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_4_V_1_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_4_V_1_read_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.i:45  %p_kernel_val_4_V_0_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_4_V_0_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_4_V_0_read_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i:46  %p_kernel_val_3_V_4_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_3_V_4_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_3_V_4_read_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.i:47  %p_kernel_val_3_V_2_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_3_V_2_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_3_V_2_read_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.i:48  %p_kernel_val_3_V_1_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_3_V_1_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_3_V_1_read_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i:49  %p_kernel_val_3_V_0_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_3_V_0_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_3_V_0_read_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop.i:50  %p_kernel_val_2_V_4_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_2_V_4_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_2_V_4_read_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i:51  %p_kernel_val_2_V_3_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_2_V_3_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_2_V_3_read_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i:52  %p_kernel_val_2_V_1_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_2_V_1_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_2_V_1_read_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i:53  %p_kernel_val_2_V_0_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_2_V_0_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_2_V_0_read_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.i:54  %p_kernel_val_1_V_4_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_4_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_1_V_4_read_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.i:55  %p_kernel_val_1_V_3_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_3_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_1_V_3_read_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.i:56  %p_kernel_val_1_V_2_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_2_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_1_V_2_read_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.i:57  %p_kernel_val_1_V_0_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_0_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_1_V_0_read_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.i:58  %p_kernel_val_0_V_4_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_0_V_4_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_0_V_4_read_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.i:59  %p_kernel_val_0_V_3_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_0_V_3_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_0_V_3_read_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.i:60  %p_kernel_val_0_V_2_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_0_V_2_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_0_V_2_read_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.i:61  %p_kernel_val_0_V_1_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_0_V_1_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_0_V_1_read_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop.i:62  %p_src_cols_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

]]></node>
<StgValue><ssdm name="p_src_cols_V_read_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop.i:63  %p_src_rows_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

]]></node>
<StgValue><ssdm name="p_src_rows_V_read_2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:64  %k_buf_0_val_0 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:65  %k_buf_0_val_1 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:66  %k_buf_0_val_2 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:67  %k_buf_0_val_3 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_3"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:68  %k_buf_0_val_4 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_4"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:69  %right_border_buf_0_val_0_0 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:70  %right_border_buf_0_val_0_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:71  %right_border_buf_0_val_0_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:72  %right_border_buf_0_val_0_3 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_3"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:73  %right_border_buf_0_val_0_4 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_4"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i:74  %col_buf_0_val_0_0 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="12">
<![CDATA[
arrayctor.loop.i:75  %tmp_88 = trunc i12 %p_src_rows_V_read_2 to i11

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="11" op_0_bw="12">
<![CDATA[
arrayctor.loop.i:76  %tmp_89 = trunc i12 %p_src_cols_V_read_2 to i11

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop.i:77  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop.i:78  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([61 x i8]* @p_str29) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i_i"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
arrayctor.loop.i:79  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([61 x i8]* @p_str29, i32 %rbegin_i_i) nounwind

]]></node>
<StgValue><ssdm name="rend_i_i"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop.i:80  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop.i:81  %rbegin_i250_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str41) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i250_i"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
arrayctor.loop.i:82  %rend_i251_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str41, i32 %rbegin_i250_i) nounwind

]]></node>
<StgValue><ssdm name="rend_i251_i"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop.i:83  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop.i:84  %rbegin_i252_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str52) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i252_i"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
arrayctor.loop.i:85  %rend_i253_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str52, i32 %rbegin_i252_i) nounwind

]]></node>
<StgValue><ssdm name="rend_i253_i"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop.i:86  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayctor.loop.i:87  %heightloop = add i11 %tmp_88, 9

]]></node>
<StgValue><ssdm name="heightloop"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayctor.loop.i:88  %widthloop = add i11 %tmp_89, 4

]]></node>
<StgValue><ssdm name="widthloop"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayctor.loop.i:89  %tmp_s = add i11 %tmp_89, -5

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop.i:90  %tmp_146_cast = zext i11 %tmp_s to i12

]]></node>
<StgValue><ssdm name="tmp_146_cast"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop.i:91  %p_neg228_i = sub i12 5, %p_src_cols_V_read_2

]]></node>
<StgValue><ssdm name="p_neg228_i"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="3" op_0_bw="12">
<![CDATA[
arrayctor.loop.i:92  %tmp_91 = trunc i12 %p_neg228_i to i3

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayctor.loop.i:93  %ref = add i11 %tmp_88, -1

]]></node>
<StgValue><ssdm name="ref"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop.i:94  %ref_cast = zext i11 %ref to i12

]]></node>
<StgValue><ssdm name="ref_cast"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="11" op_0_bw="3">
<![CDATA[
arrayctor.loop.i:95  %OP2_V_0_1_cast = sext i3 %p_kernel_val_0_V_1_read_1 to i11

]]></node>
<StgValue><ssdm name="OP2_V_0_1_cast"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="11" op_0_bw="3">
<![CDATA[
arrayctor.loop.i:96  %OP2_V_0_2_cast = sext i3 %p_kernel_val_0_V_2_read_1 to i11

]]></node>
<StgValue><ssdm name="OP2_V_0_2_cast"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="11" op_0_bw="3">
<![CDATA[
arrayctor.loop.i:97  %OP2_V_0_3_cast = sext i3 %p_kernel_val_0_V_3_read_1 to i11

]]></node>
<StgValue><ssdm name="OP2_V_0_3_cast"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="11" op_0_bw="3">
<![CDATA[
arrayctor.loop.i:98  %OP2_V_0_4_cast = sext i3 %p_kernel_val_0_V_4_read_1 to i11

]]></node>
<StgValue><ssdm name="OP2_V_0_4_cast"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="11" op_0_bw="3">
<![CDATA[
arrayctor.loop.i:99  %OP2_V_1_cast = sext i3 %p_kernel_val_1_V_0_read_1 to i11

]]></node>
<StgValue><ssdm name="OP2_V_1_cast"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="11" op_0_bw="3">
<![CDATA[
arrayctor.loop.i:100  %OP2_V_1_2_cast = sext i3 %p_kernel_val_1_V_2_read_1 to i11

]]></node>
<StgValue><ssdm name="OP2_V_1_2_cast"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="11" op_0_bw="3">
<![CDATA[
arrayctor.loop.i:101  %OP2_V_1_3_cast = sext i3 %p_kernel_val_1_V_3_read_1 to i11

]]></node>
<StgValue><ssdm name="OP2_V_1_3_cast"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="3">
<![CDATA[
arrayctor.loop.i:102  %OP2_V_1_4_cast = sext i3 %p_kernel_val_1_V_4_read_1 to i11

]]></node>
<StgValue><ssdm name="OP2_V_1_4_cast"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="12" op_0_bw="4">
<![CDATA[
arrayctor.loop.i:103  %OP2_V_2_cast = sext i4 %p_kernel_val_2_V_0_read_1 to i12

]]></node>
<StgValue><ssdm name="OP2_V_2_cast"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="12" op_0_bw="4">
<![CDATA[
arrayctor.loop.i:104  %OP2_V_2_1_cast = sext i4 %p_kernel_val_2_V_1_read_1 to i12

]]></node>
<StgValue><ssdm name="OP2_V_2_1_cast"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="12" op_0_bw="4">
<![CDATA[
arrayctor.loop.i:105  %OP2_V_2_3_cast = sext i4 %p_kernel_val_2_V_3_read_1 to i12

]]></node>
<StgValue><ssdm name="OP2_V_2_3_cast"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="13" op_0_bw="5">
<![CDATA[
arrayctor.loop.i:106  %OP2_V_2_4_cast = sext i5 %p_kernel_val_2_V_4_read_1 to i13

]]></node>
<StgValue><ssdm name="OP2_V_2_4_cast"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="12" op_0_bw="4">
<![CDATA[
arrayctor.loop.i:107  %OP2_V_3_cast = sext i4 %p_kernel_val_3_V_0_read_1 to i12

]]></node>
<StgValue><ssdm name="OP2_V_3_cast"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="11" op_0_bw="3">
<![CDATA[
arrayctor.loop.i:108  %OP2_V_3_1_cast = sext i3 %p_kernel_val_3_V_1_read_1 to i11

]]></node>
<StgValue><ssdm name="OP2_V_3_1_cast"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="11" op_0_bw="3">
<![CDATA[
arrayctor.loop.i:109  %OP2_V_3_2_cast = sext i3 %p_kernel_val_3_V_2_read_1 to i11

]]></node>
<StgValue><ssdm name="OP2_V_3_2_cast"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="12" op_0_bw="4">
<![CDATA[
arrayctor.loop.i:110  %OP2_V_3_4_cast = sext i4 %p_kernel_val_3_V_4_read_1 to i12

]]></node>
<StgValue><ssdm name="OP2_V_3_4_cast"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="11" op_0_bw="3">
<![CDATA[
arrayctor.loop.i:111  %OP2_V_4_cast = sext i3 %p_kernel_val_4_V_0_read_1 to i11

]]></node>
<StgValue><ssdm name="OP2_V_4_cast"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="11" op_0_bw="3">
<![CDATA[
arrayctor.loop.i:112  %OP2_V_4_1_cast = sext i3 %p_kernel_val_4_V_1_read_1 to i11

]]></node>
<StgValue><ssdm name="OP2_V_4_1_cast"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="12" op_0_bw="4">
<![CDATA[
arrayctor.loop.i:113  %OP2_V_4_2_cast = sext i4 %p_kernel_val_4_V_2_read_1 to i12

]]></node>
<StgValue><ssdm name="OP2_V_4_2_cast"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="11" op_0_bw="3">
<![CDATA[
arrayctor.loop.i:114  %OP2_V_4_3_cast = sext i3 %p_kernel_val_4_V_3_read_1 to i11

]]></node>
<StgValue><ssdm name="OP2_V_4_3_cast"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i:115  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %p_012_0_i = phi i11 [ 0, %arrayctor.loop.i ], [ %i_V, %5 ]

]]></node>
<StgValue><ssdm name="p_012_0_i"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="12" op_0_bw="11">
<![CDATA[
:1  %tmp_147_cast = zext i11 %p_012_0_i to i12

]]></node>
<StgValue><ssdm name="tmp_147_cast"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_70 = icmp ult i11 %p_012_0_i, %heightloop

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 1089, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %i_V = add i11 %p_012_0_i, 1

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_70, label %1, label %"filter<0, 0, ap_int<8>, int, 1080, 1920, 5, 5>.exit"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_71 = icmp ugt i11 %p_012_0_i, 8

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %ImagLoc_y = add i12 %tmp_147_cast, -7

]]></node>
<StgValue><ssdm name="ImagLoc_y"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %tmp_72 = icmp slt i12 %ImagLoc_y, -2

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_94 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %ImagLoc_y, i32 2, i32 11)

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %icmp = icmp sgt i10 %tmp_94, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_73 = icmp slt i12 %ImagLoc_y, %ref_cast

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_cond6 = and i1 %icmp, %tmp_73

]]></node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:9  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_y, i32 11)

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:10  %p_i = select i1 %tmp_73, i11 4, i11 %ref

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="3" op_0_bw="11">
<![CDATA[
:11  %tmp_96 = trunc i11 %p_i to i3

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="13" op_0_bw="12">
<![CDATA[
:12  %ImagLoc_y_cast_cast = zext i12 %ImagLoc_y to i13

]]></node>
<StgValue><ssdm name="ImagLoc_y_cast_cast"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13  %y_2 = add i12 %tmp_147_cast, -8

]]></node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="13" op_0_bw="12">
<![CDATA[
:14  %y_2_cast_cast = sext i12 %y_2 to i13

]]></node>
<StgValue><ssdm name="y_2_cast_cast"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="3" op_0_bw="11">
<![CDATA[
:15  %tmp_97 = trunc i11 %p_i to i3

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %y_2_1 = add i12 %tmp_147_cast, -9

]]></node>
<StgValue><ssdm name="y_2_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="13" op_0_bw="12">
<![CDATA[
:17  %y_2_1_cast_cast = sext i12 %y_2_1 to i13

]]></node>
<StgValue><ssdm name="y_2_1_cast_cast"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:18  %y_2_2 = add i12 %tmp_147_cast, -10

]]></node>
<StgValue><ssdm name="y_2_2"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="13" op_0_bw="12">
<![CDATA[
:19  %y_2_2_cast_cast = sext i12 %y_2_2 to i13

]]></node>
<StgValue><ssdm name="y_2_2_cast_cast"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:20  %y_2_3 = add i12 %tmp_147_cast, -11

]]></node>
<StgValue><ssdm name="y_2_3"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="13" op_0_bw="12">
<![CDATA[
:21  %y_2_3_cast_cast = sext i12 %y_2_3 to i13

]]></node>
<StgValue><ssdm name="y_2_3_cast_cast"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %brmerge = or i1 %tmp_72, %or_cond6

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="0">
<![CDATA[
filter<0, 0, ap_int<8>, int, 1080, 1920, 5, 5>.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %p_025_0_i = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge245.i ]

]]></node>
<StgValue><ssdm name="p_025_0_i"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="12" op_0_bw="11">
<![CDATA[
:6  %tmp_150_cast9 = zext i11 %p_025_0_i to i12

]]></node>
<StgValue><ssdm name="tmp_150_cast9"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_74 = icmp ult i11 %p_025_0_i, %widthloop

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %j_V = add i11 %p_025_0_i, 1

]]></node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %tmp_74, label %.critedge.i, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.i:3  %tmp_98 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %p_025_0_i, i32 2, i32 10)

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.critedge.i:4  %icmp2 = icmp ne i9 %tmp_98, 0

]]></node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i:5  %or_cond221_i = and i1 %tmp_71, %icmp2

]]></node>
<StgValue><ssdm name="or_cond221_i"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.i:7  %ImagLoc_x = add i12 %tmp_150_cast9, -2

]]></node>
<StgValue><ssdm name="ImagLoc_x"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="3" op_0_bw="12">
<![CDATA[
.critedge.i:8  %tmp_99 = trunc i12 %ImagLoc_x to i3

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="13" op_0_bw="12">
<![CDATA[
.critedge.i:9  %ImagLoc_x_cast8_cast = sext i12 %ImagLoc_x to i13

]]></node>
<StgValue><ssdm name="ImagLoc_x_cast8_cast"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
.critedge.i:10  %x = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_x_cast8_cast, i12 %p_src_cols_V_read_2, i4 4) nounwind

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.i:25  br i1 %brmerge, label %._crit_edge234.i, label %._crit_edge235.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge235.i:0  br i1 %tmp_95, label %.loopexit224.i, label %._crit_edge243.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.0:48  %t_4 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_2_3_cast_cast, i12 %p_src_rows_V_read_2, i4 4) nounwind

]]></node>
<StgValue><ssdm name="t_4"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
._crit_edge234.i:0  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge234.i:1  %rev = xor i1 %tmp_101, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge234.i:2  %tmp_77 = icmp slt i12 %ImagLoc_x, %p_src_cols_V_read_2

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge234.i:3  %or_cond7 = and i1 %tmp_77, %rev

]]></node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge234.i:4  br i1 %or_cond7, label %3, label %._crit_edge238.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
._crit_edge238.i:0  %tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge238.i:1  br i1 %tmp_102, label %.loopexit224.i.pre, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_77, label %.loopexit224.i, label %.preheader.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_78 = icmp slt i12 %ImagLoc_x, %tmp_146_cast

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_78, label %._crit_edge241.i.1.critedge.critedge, label %"operator().exit290.i"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator().exit290.i:0  %col_assign = add i3 %tmp_99, %tmp_91

]]></node>
<StgValue><ssdm name="col_assign"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
operator().exit290.i:1  switch i3 %col_assign, label %branch34 [
    i3 0, label %branch30
    i3 1, label %branch31
    i3 2, label %branch32
    i3 3, label %branch33
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge241.i.1:1  br i1 %tmp_78, label %._crit_edge241.i.3.critedge, label %"operator().exit288.i.2_ifconv"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
operator().exit288.i.2_ifconv:5  %col_assign_9_2 = add i12 %ImagLoc_x, %p_neg228_i

]]></node>
<StgValue><ssdm name="col_assign_9_2"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="3" op_0_bw="12">
<![CDATA[
operator().exit288.i.2_ifconv:6  %tmp_108 = trunc i12 %col_assign_9_2 to i3

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="192" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
.critedge.i:10  %x = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_x_cast8_cast, i12 %p_src_cols_V_read_2, i4 4) nounwind

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.0:48  %t_4 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_2_3_cast_cast, i12 %p_src_rows_V_read_2, i4 4) nounwind

]]></node>
<StgValue><ssdm name="t_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="194" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
.critedge.i:10  %x = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_x_cast8_cast, i12 %p_src_cols_V_read_2, i4 4) nounwind

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="3" op_0_bw="15">
<![CDATA[
.critedge.i:12  %tmp_100 = trunc i15 %x to i3

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.0:0  %t = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_y_cast_cast, i12 %p_src_rows_V_read_2, i4 4) nounwind

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.0:12  %t_1 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_2_cast_cast, i12 %p_src_rows_V_read_2, i4 4) nounwind

]]></node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.0:24  %t_2 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_2_1_cast_cast, i12 %p_src_rows_V_read_2, i4 4) nounwind

]]></node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.0:36  %t_3 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_2_2_cast_cast, i12 %p_src_rows_V_read_2, i4 4) nounwind

]]></node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.0:48  %t_4 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_2_3_cast_cast, i12 %p_src_rows_V_read_2, i4 4) nounwind

]]></node>
<StgValue><ssdm name="t_4"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="3" op_0_bw="15">
<![CDATA[
._crit_edge243.i.0:49  %tmp_107 = trunc i15 %t_4 to i3

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="15">
<![CDATA[
.critedge.i:11  %x_2 = sext i15 %x to i32

]]></node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i:13  %tmp_76 = zext i32 %x_2 to i64

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i:14  %k_buf_0_val_0_addr = getelementptr [1920 x i8]* %k_buf_0_val_0, i64 0, i64 %tmp_76

]]></node>
<StgValue><ssdm name="k_buf_0_val_0_addr"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i:15  %right_border_buf_0_val_4_0 = load i8* %k_buf_0_val_0_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_4_0"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i:17  %k_buf_0_val_1_addr = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_76

]]></node>
<StgValue><ssdm name="k_buf_0_val_1_addr"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i:18  %right_border_buf_0_val_3_0 = load i8* %k_buf_0_val_1_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_0"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i:19  %k_buf_0_val_2_addr = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_76

]]></node>
<StgValue><ssdm name="k_buf_0_val_2_addr"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i:20  %right_border_buf_0_val_2_0 = load i8* %k_buf_0_val_2_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i:21  %k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_76

]]></node>
<StgValue><ssdm name="k_buf_0_val_3_addr"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i:22  %right_border_buf_0_val_1_0 = load i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i:23  %k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_76

]]></node>
<StgValue><ssdm name="k_buf_0_val_4_addr"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i:24  %src_kernel_win_0_val_4_0 = load i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_0"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.0:0  %t = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_y_cast_cast, i12 %p_src_rows_V_read_2, i4 4) nounwind

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.0:12  %t_1 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_2_cast_cast, i12 %p_src_rows_V_read_2, i4 4) nounwind

]]></node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.0:24  %t_2 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_2_1_cast_cast, i12 %p_src_rows_V_read_2, i4 4) nounwind

]]></node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.0:36  %t_3 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_2_2_cast_cast, i12 %p_src_rows_V_read_2, i4 4) nounwind

]]></node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:50  %locy_4_t = sub i3 %tmp_97, %tmp_107

]]></node>
<StgValue><ssdm name="locy_4_t"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
._crit_edge243.i.0:51  switch i3 %locy_4_t, label %branch24 [
    i3 0, label %branch20
    i3 1, label %.loopexit224.i.pre263
    i3 2, label %branch22
    i3 3, label %branch23
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="3"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="0" op_0_bw="0">
<![CDATA[
branch23:5  br label %.loopexit224.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="2"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch22:5  br label %.loopexit224.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="0">
<![CDATA[
.loopexit224.i.pre263:5  br label %.loopexit224.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="0">
<![CDATA[
branch20:6  br label %.loopexit224.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="!3"/>
<literal name="locy_4_t" val="!2"/>
<literal name="locy_4_t" val="!1"/>
<literal name="locy_4_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch24:5  br label %.loopexit224.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.i:20  %col_assign_4 = add i3 %tmp_100, %tmp_91

]]></node>
<StgValue><ssdm name="col_assign_4"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="3"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="0" op_0_bw="0">
<![CDATA[
branch28:6  br label %.loopexit224.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="2"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="0" op_0_bw="0">
<![CDATA[
branch27:6  br label %.loopexit224.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch26:6  br label %.loopexit224.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="0" op_0_bw="0">
<![CDATA[
branch25:6  br label %.loopexit224.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="!3"/>
<literal name="col_assign_4" val="!2"/>
<literal name="col_assign_4" val="!1"/>
<literal name="col_assign_4" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch29:6  br label %.loopexit224.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="0" op_0_bw="0">
<![CDATA[
.loopexit224.i.pre:5  br label %.loopexit224.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge241.i.3:7  br label %.loopexit224.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.critedge.i:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.critedge.i:1  %tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.critedge.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.critedge.i:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1833) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i:15  %right_border_buf_0_val_4_0 = load i8* %k_buf_0_val_0_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_4_0"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge.i:16  store i8 %right_border_buf_0_val_4_0, i8* %col_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i:18  %right_border_buf_0_val_3_0 = load i8* %k_buf_0_val_1_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_0"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i:20  %right_border_buf_0_val_2_0 = load i8* %k_buf_0_val_2_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i:22  %right_border_buf_0_val_1_0 = load i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i:24  %src_kernel_win_0_val_4_0 = load i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_0"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.0:0  %t = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_y_cast_cast, i12 %p_src_rows_V_read_2, i4 4) nounwind

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="3" op_0_bw="15">
<![CDATA[
._crit_edge243.i.0:1  %tmp_103 = trunc i15 %t to i3

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.0:12  %t_1 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_2_cast_cast, i12 %p_src_rows_V_read_2, i4 4) nounwind

]]></node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="3" op_0_bw="15">
<![CDATA[
._crit_edge243.i.0:13  %tmp_104 = trunc i15 %t_1 to i3

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.0:24  %t_2 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_2_1_cast_cast, i12 %p_src_rows_V_read_2, i4 4) nounwind

]]></node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="3" op_0_bw="15">
<![CDATA[
._crit_edge243.i.0:25  %tmp_105 = trunc i15 %t_2 to i3

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="12" op_3_bw="4">
<![CDATA[
._crit_edge243.i.0:36  %t_3 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_2_2_cast_cast, i12 %p_src_rows_V_read_2, i4 4) nounwind

]]></node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="3" op_0_bw="15">
<![CDATA[
._crit_edge243.i.0:37  %tmp_106 = trunc i15 %t_3 to i3

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="3"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch33:0  store i8 %src_kernel_win_0_val_4_0, i8* %right_border_buf_0_val_0_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="3"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %"operator().exit290.i694"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="2"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch32:0  store i8 %src_kernel_win_0_val_4_0, i8* %right_border_buf_0_val_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="2"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %"operator().exit290.i694"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="1"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch31:0  store i8 %src_kernel_win_0_val_4_0, i8* %right_border_buf_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="1"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %"operator().exit290.i694"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch30:0  store i8 %src_kernel_win_0_val_4_0, i8* %right_border_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %"operator().exit290.i694"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="!3"/>
<literal name="col_assign" val="!2"/>
<literal name="col_assign" val="!1"/>
<literal name="col_assign" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch34:0  store i8 %src_kernel_win_0_val_4_0, i8* %right_border_buf_0_val_0_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="!3"/>
<literal name="col_assign" val="!2"/>
<literal name="col_assign" val="!1"/>
<literal name="col_assign" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %"operator().exit290.i694"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="8" op_0_bw="8">
<![CDATA[
operator().exit290.i694:0  %right_border_buf_0_val_1_4_s = load i8* %right_border_buf_0_val_1_4_28, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_s"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="8" op_0_bw="8">
<![CDATA[
operator().exit290.i694:1  %right_border_buf_0_val_1_4_10 = load i8* %right_border_buf_0_val_1_4_29, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_10"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="8" op_0_bw="8">
<![CDATA[
operator().exit290.i694:2  %right_border_buf_0_val_1_4_11 = load i8* %right_border_buf_0_val_1_4_30, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_11"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="8" op_0_bw="8">
<![CDATA[
operator().exit290.i694:3  %right_border_buf_0_val_1_4_12 = load i8* %right_border_buf_0_val_1_4_31, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_12"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="8" op_0_bw="8">
<![CDATA[
operator().exit290.i694:4  %right_border_buf_0_val_1_4_13 = load i8* %right_border_buf_0_val_1_4_32, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_13"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit290.i694:5  store i8 %right_border_buf_0_val_1_0, i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator().exit290.i694:6  %sel_tmp61 = icmp eq i3 %col_assign, 3

]]></node>
<StgValue><ssdm name="sel_tmp61"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i694:7  %right_border_buf_0_val_1_4_37 = select i1 %sel_tmp61, i8 %right_border_buf_0_val_1_4_13, i8 %right_border_buf_0_val_1_0

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_37"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator().exit290.i694:8  %sel_tmp62 = icmp eq i3 %col_assign, 2

]]></node>
<StgValue><ssdm name="sel_tmp62"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i694:9  %right_border_buf_0_val_1_4_38 = select i1 %sel_tmp62, i8 %right_border_buf_0_val_1_4_13, i8 %right_border_buf_0_val_1_4_37

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_38"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator().exit290.i694:10  %sel_tmp63 = icmp eq i3 %col_assign, 1

]]></node>
<StgValue><ssdm name="sel_tmp63"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i694:11  %right_border_buf_0_val_1_4_39 = select i1 %sel_tmp63, i8 %right_border_buf_0_val_1_4_13, i8 %right_border_buf_0_val_1_4_38

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_39"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator().exit290.i694:12  %sel_tmp65 = icmp eq i3 %col_assign, 0

]]></node>
<StgValue><ssdm name="sel_tmp65"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i694:13  %right_border_buf_0_val_1_4_40 = select i1 %sel_tmp65, i8 %right_border_buf_0_val_1_4_13, i8 %right_border_buf_0_val_1_4_39

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_40"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i694:14  %right_border_buf_0_val_1_4_41 = select i1 %sel_tmp61, i8 %right_border_buf_0_val_1_0, i8 %right_border_buf_0_val_1_4_12

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_41"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i694:15  %right_border_buf_0_val_1_4_43 = select i1 %sel_tmp62, i8 %right_border_buf_0_val_1_4_12, i8 %right_border_buf_0_val_1_4_41

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_43"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i694:16  %right_border_buf_0_val_1_4_49 = select i1 %sel_tmp63, i8 %right_border_buf_0_val_1_4_12, i8 %right_border_buf_0_val_1_4_43

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_49"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i694:17  %right_border_buf_0_val_1_4_50 = select i1 %sel_tmp65, i8 %right_border_buf_0_val_1_4_12, i8 %right_border_buf_0_val_1_4_49

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_50"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i694:18  %right_border_buf_0_val_1_4_51 = select i1 %sel_tmp62, i8 %right_border_buf_0_val_1_0, i8 %right_border_buf_0_val_1_4_11

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_51"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i694:19  %right_border_buf_0_val_1_4_52 = select i1 %sel_tmp63, i8 %right_border_buf_0_val_1_4_11, i8 %right_border_buf_0_val_1_4_51

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_52"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i694:20  %right_border_buf_0_val_1_4_53 = select i1 %sel_tmp65, i8 %right_border_buf_0_val_1_4_11, i8 %right_border_buf_0_val_1_4_52

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_53"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i694:21  %right_border_buf_0_val_1_4_54 = select i1 %sel_tmp63, i8 %right_border_buf_0_val_1_0, i8 %right_border_buf_0_val_1_4_10

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_54"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i694:22  %right_border_buf_0_val_1_4_55 = select i1 %sel_tmp65, i8 %right_border_buf_0_val_1_4_10, i8 %right_border_buf_0_val_1_4_54

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_55"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit290.i694:23  %right_border_buf_0_val_1_4_56 = select i1 %sel_tmp65, i8 %right_border_buf_0_val_1_0, i8 %right_border_buf_0_val_1_4_s

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_56"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit290.i694:24  store i8 %right_border_buf_0_val_2_0, i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
operator().exit290.i694:25  switch i3 %col_assign, label %branch54 [
    i3 0, label %._crit_edge241.i.1.pre
    i3 1, label %branch51
    i3 2, label %branch52
    i3 3, label %branch53
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="3"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch53:0  store i8 %right_border_buf_0_val_2_0, i8* %right_border_buf_0_val_2_4_17, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="3"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch53:1  store i8 %right_border_buf_0_val_1_4_40, i8* %right_border_buf_0_val_1_4_32, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="3"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch53:2  store i8 %right_border_buf_0_val_1_4_50, i8* %right_border_buf_0_val_1_4_31, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="3"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch53:3  store i8 %right_border_buf_0_val_1_4_53, i8* %right_border_buf_0_val_1_4_30, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="3"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch53:4  store i8 %right_border_buf_0_val_1_4_55, i8* %right_border_buf_0_val_1_4_29, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="3"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch53:5  store i8 %right_border_buf_0_val_1_4_56, i8* %right_border_buf_0_val_1_4_28, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="3"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="0" op_0_bw="0">
<![CDATA[
branch53:6  br label %._crit_edge241.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="2"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch52:0  store i8 %right_border_buf_0_val_2_0, i8* %right_border_buf_0_val_2_4_16, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="2"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch52:1  store i8 %right_border_buf_0_val_1_4_40, i8* %right_border_buf_0_val_1_4_32, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="2"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch52:2  store i8 %right_border_buf_0_val_1_4_50, i8* %right_border_buf_0_val_1_4_31, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="2"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch52:3  store i8 %right_border_buf_0_val_1_4_53, i8* %right_border_buf_0_val_1_4_30, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="2"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch52:4  store i8 %right_border_buf_0_val_1_4_55, i8* %right_border_buf_0_val_1_4_29, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="2"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch52:5  store i8 %right_border_buf_0_val_1_4_56, i8* %right_border_buf_0_val_1_4_28, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="2"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="0" op_0_bw="0">
<![CDATA[
branch52:6  br label %._crit_edge241.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="1"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:0  store i8 %right_border_buf_0_val_2_0, i8* %right_border_buf_0_val_2_4_15, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="1"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:1  store i8 %right_border_buf_0_val_1_4_40, i8* %right_border_buf_0_val_1_4_32, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="1"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:2  store i8 %right_border_buf_0_val_1_4_50, i8* %right_border_buf_0_val_1_4_31, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="1"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:3  store i8 %right_border_buf_0_val_1_4_53, i8* %right_border_buf_0_val_1_4_30, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="1"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:4  store i8 %right_border_buf_0_val_1_4_55, i8* %right_border_buf_0_val_1_4_29, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="1"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:5  store i8 %right_border_buf_0_val_1_4_56, i8* %right_border_buf_0_val_1_4_28, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="0" op_0_bw="0">
<![CDATA[
branch51:6  br label %._crit_edge241.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.1.pre:0  store i8 %right_border_buf_0_val_2_0, i8* %right_border_buf_0_val_2_4_14, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.1.pre:1  store i8 %right_border_buf_0_val_1_4_40, i8* %right_border_buf_0_val_1_4_32, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.1.pre:2  store i8 %right_border_buf_0_val_1_4_50, i8* %right_border_buf_0_val_1_4_31, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.1.pre:3  store i8 %right_border_buf_0_val_1_4_53, i8* %right_border_buf_0_val_1_4_30, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.1.pre:4  store i8 %right_border_buf_0_val_1_4_55, i8* %right_border_buf_0_val_1_4_29, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.1.pre:5  store i8 %right_border_buf_0_val_1_4_56, i8* %right_border_buf_0_val_1_4_28, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge241.i.1.pre:6  br label %._crit_edge241.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="!3"/>
<literal name="col_assign" val="!2"/>
<literal name="col_assign" val="!1"/>
<literal name="col_assign" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch54:0  store i8 %right_border_buf_0_val_2_0, i8* %right_border_buf_0_val_2_4_18, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="!3"/>
<literal name="col_assign" val="!2"/>
<literal name="col_assign" val="!1"/>
<literal name="col_assign" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch54:1  store i8 %right_border_buf_0_val_1_4_40, i8* %right_border_buf_0_val_1_4_32, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="!3"/>
<literal name="col_assign" val="!2"/>
<literal name="col_assign" val="!1"/>
<literal name="col_assign" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch54:2  store i8 %right_border_buf_0_val_1_4_50, i8* %right_border_buf_0_val_1_4_31, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="!3"/>
<literal name="col_assign" val="!2"/>
<literal name="col_assign" val="!1"/>
<literal name="col_assign" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch54:3  store i8 %right_border_buf_0_val_1_4_53, i8* %right_border_buf_0_val_1_4_30, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="!3"/>
<literal name="col_assign" val="!2"/>
<literal name="col_assign" val="!1"/>
<literal name="col_assign" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch54:4  store i8 %right_border_buf_0_val_1_4_55, i8* %right_border_buf_0_val_1_4_29, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="!3"/>
<literal name="col_assign" val="!2"/>
<literal name="col_assign" val="!1"/>
<literal name="col_assign" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch54:5  store i8 %right_border_buf_0_val_1_4_56, i8* %right_border_buf_0_val_1_4_28, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="col_assign" val="!3"/>
<literal name="col_assign" val="!2"/>
<literal name="col_assign" val="!1"/>
<literal name="col_assign" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="0" op_0_bw="0">
<![CDATA[
branch54:6  br label %._crit_edge241.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge241.i.1.critedge.critedge:0  store i8 %right_border_buf_0_val_1_0, i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge241.i.1.critedge.critedge:1  store i8 %right_border_buf_0_val_2_0, i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge241.i.1.critedge.critedge:2  br label %._crit_edge241.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge241.i.1:0  store i8 %right_border_buf_0_val_3_0, i8* %k_buf_0_val_2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="8" op_0_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:0  %right_border_buf_0_val_3_4_s = load i8* %right_border_buf_0_val_3_4_28, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_s"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="8" op_0_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:1  %right_border_buf_0_val_3_4_10 = load i8* %right_border_buf_0_val_3_4_29, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_10"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="8" op_0_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:2  %right_border_buf_0_val_3_4_11 = load i8* %right_border_buf_0_val_3_4_30, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_11"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="8" op_0_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:3  %right_border_buf_0_val_3_4_12 = load i8* %right_border_buf_0_val_3_4_31, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_12"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="8" op_0_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:4  %right_border_buf_0_val_3_4_13 = load i8* %right_border_buf_0_val_3_4_32, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_13"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator().exit288.i.2_ifconv:7  %sel_tmp64 = icmp eq i3 %tmp_108, 3

]]></node>
<StgValue><ssdm name="sel_tmp64"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:8  %right_border_buf_0_val_3_4_37 = select i1 %sel_tmp64, i8 %right_border_buf_0_val_3_4_13, i8 %right_border_buf_0_val_3_0

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_37"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator().exit288.i.2_ifconv:9  %sel_tmp66 = icmp eq i3 %tmp_108, 2

]]></node>
<StgValue><ssdm name="sel_tmp66"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:10  %right_border_buf_0_val_3_4_38 = select i1 %sel_tmp66, i8 %right_border_buf_0_val_3_4_13, i8 %right_border_buf_0_val_3_4_37

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_38"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator().exit288.i.2_ifconv:11  %sel_tmp67 = icmp eq i3 %tmp_108, 1

]]></node>
<StgValue><ssdm name="sel_tmp67"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:12  %right_border_buf_0_val_3_4_39 = select i1 %sel_tmp67, i8 %right_border_buf_0_val_3_4_13, i8 %right_border_buf_0_val_3_4_38

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_39"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator().exit288.i.2_ifconv:13  %sel_tmp68 = icmp eq i3 %tmp_108, 0

]]></node>
<StgValue><ssdm name="sel_tmp68"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:14  %right_border_buf_0_val_3_4_40 = select i1 %sel_tmp68, i8 %right_border_buf_0_val_3_4_13, i8 %right_border_buf_0_val_3_4_39

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_40"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:15  %right_border_buf_0_val_3_4_41 = select i1 %sel_tmp64, i8 %right_border_buf_0_val_3_0, i8 %right_border_buf_0_val_3_4_12

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_41"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:16  %right_border_buf_0_val_3_4_43 = select i1 %sel_tmp66, i8 %right_border_buf_0_val_3_4_12, i8 %right_border_buf_0_val_3_4_41

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_43"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:17  %right_border_buf_0_val_3_4_49 = select i1 %sel_tmp67, i8 %right_border_buf_0_val_3_4_12, i8 %right_border_buf_0_val_3_4_43

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_49"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:18  %right_border_buf_0_val_3_4_50 = select i1 %sel_tmp68, i8 %right_border_buf_0_val_3_4_12, i8 %right_border_buf_0_val_3_4_49

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_50"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:19  %right_border_buf_0_val_3_4_51 = select i1 %sel_tmp66, i8 %right_border_buf_0_val_3_0, i8 %right_border_buf_0_val_3_4_11

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_51"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:20  %right_border_buf_0_val_3_4_52 = select i1 %sel_tmp67, i8 %right_border_buf_0_val_3_4_11, i8 %right_border_buf_0_val_3_4_51

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_52"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:21  %right_border_buf_0_val_3_4_53 = select i1 %sel_tmp68, i8 %right_border_buf_0_val_3_4_11, i8 %right_border_buf_0_val_3_4_52

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_53"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:22  %right_border_buf_0_val_3_4_54 = select i1 %sel_tmp67, i8 %right_border_buf_0_val_3_0, i8 %right_border_buf_0_val_3_4_10

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_54"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:23  %right_border_buf_0_val_3_4_55 = select i1 %sel_tmp68, i8 %right_border_buf_0_val_3_4_10, i8 %right_border_buf_0_val_3_4_54

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_55"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit288.i.2_ifconv:24  %right_border_buf_0_val_3_4_56 = select i1 %sel_tmp68, i8 %right_border_buf_0_val_3_0, i8 %right_border_buf_0_val_3_4_s

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_56"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit288.i.2_ifconv:25  store i8 %right_border_buf_0_val_4_0, i8* %k_buf_0_val_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
operator().exit288.i.2_ifconv:26  switch i3 %tmp_108, label %branch74 [
    i3 0, label %._crit_edge241.i.3.pre
    i3 1, label %branch71
    i3 2, label %branch72
    i3 3, label %branch73
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="3"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch73:0  store i8 %right_border_buf_0_val_3_4_40, i8* %right_border_buf_0_val_3_4_32, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="3"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch73:1  store i8 %right_border_buf_0_val_3_4_50, i8* %right_border_buf_0_val_3_4_31, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="3"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch73:2  store i8 %right_border_buf_0_val_3_4_53, i8* %right_border_buf_0_val_3_4_30, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="3"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch73:3  store i8 %right_border_buf_0_val_3_4_55, i8* %right_border_buf_0_val_3_4_29, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="3"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch73:4  store i8 %right_border_buf_0_val_3_4_56, i8* %right_border_buf_0_val_3_4_28, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="3"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch73:5  store i8 %right_border_buf_0_val_4_0, i8* %col_buf_0_val_0_0_18, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="3"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="0" op_0_bw="0">
<![CDATA[
branch73:6  br label %._crit_edge241.i.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="2"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch72:0  store i8 %right_border_buf_0_val_3_4_40, i8* %right_border_buf_0_val_3_4_32, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="2"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch72:1  store i8 %right_border_buf_0_val_3_4_50, i8* %right_border_buf_0_val_3_4_31, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="2"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch72:2  store i8 %right_border_buf_0_val_3_4_53, i8* %right_border_buf_0_val_3_4_30, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="2"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch72:3  store i8 %right_border_buf_0_val_3_4_55, i8* %right_border_buf_0_val_3_4_29, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="2"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch72:4  store i8 %right_border_buf_0_val_3_4_56, i8* %right_border_buf_0_val_3_4_28, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="2"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch72:5  store i8 %right_border_buf_0_val_4_0, i8* %col_buf_0_val_0_0_19, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="2"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="0" op_0_bw="0">
<![CDATA[
branch72:6  br label %._crit_edge241.i.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch71:0  store i8 %right_border_buf_0_val_3_4_40, i8* %right_border_buf_0_val_3_4_32, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch71:1  store i8 %right_border_buf_0_val_3_4_50, i8* %right_border_buf_0_val_3_4_31, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch71:2  store i8 %right_border_buf_0_val_3_4_53, i8* %right_border_buf_0_val_3_4_30, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch71:3  store i8 %right_border_buf_0_val_3_4_55, i8* %right_border_buf_0_val_3_4_29, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch71:4  store i8 %right_border_buf_0_val_3_4_56, i8* %right_border_buf_0_val_3_4_28, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch71:5  store i8 %right_border_buf_0_val_4_0, i8* %col_buf_0_val_0_0_20, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="0" op_0_bw="0">
<![CDATA[
branch71:6  br label %._crit_edge241.i.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.3.pre:0  store i8 %right_border_buf_0_val_3_4_40, i8* %right_border_buf_0_val_3_4_32, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.3.pre:1  store i8 %right_border_buf_0_val_3_4_50, i8* %right_border_buf_0_val_3_4_31, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.3.pre:2  store i8 %right_border_buf_0_val_3_4_53, i8* %right_border_buf_0_val_3_4_30, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.3.pre:3  store i8 %right_border_buf_0_val_3_4_55, i8* %right_border_buf_0_val_3_4_29, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.3.pre:4  store i8 %right_border_buf_0_val_3_4_56, i8* %right_border_buf_0_val_3_4_28, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.3.pre:5  store i8 %right_border_buf_0_val_4_0, i8* %col_buf_0_val_0_0_21, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge241.i.3.pre:6  br label %._crit_edge241.i.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="!3"/>
<literal name="tmp_108" val="!2"/>
<literal name="tmp_108" val="!1"/>
<literal name="tmp_108" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch74:0  store i8 %right_border_buf_0_val_3_4_40, i8* %right_border_buf_0_val_3_4_32, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="!3"/>
<literal name="tmp_108" val="!2"/>
<literal name="tmp_108" val="!1"/>
<literal name="tmp_108" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch74:1  store i8 %right_border_buf_0_val_3_4_50, i8* %right_border_buf_0_val_3_4_31, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="!3"/>
<literal name="tmp_108" val="!2"/>
<literal name="tmp_108" val="!1"/>
<literal name="tmp_108" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch74:2  store i8 %right_border_buf_0_val_3_4_53, i8* %right_border_buf_0_val_3_4_30, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="!3"/>
<literal name="tmp_108" val="!2"/>
<literal name="tmp_108" val="!1"/>
<literal name="tmp_108" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch74:3  store i8 %right_border_buf_0_val_3_4_55, i8* %right_border_buf_0_val_3_4_29, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="!3"/>
<literal name="tmp_108" val="!2"/>
<literal name="tmp_108" val="!1"/>
<literal name="tmp_108" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch74:4  store i8 %right_border_buf_0_val_3_4_56, i8* %right_border_buf_0_val_3_4_28, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="!3"/>
<literal name="tmp_108" val="!2"/>
<literal name="tmp_108" val="!1"/>
<literal name="tmp_108" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch74:5  store i8 %right_border_buf_0_val_4_0, i8* %col_buf_0_val_0_0_17, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="0"/>
<literal name="tmp_108" val="!3"/>
<literal name="tmp_108" val="!2"/>
<literal name="tmp_108" val="!1"/>
<literal name="tmp_108" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="0" op_0_bw="0">
<![CDATA[
branch74:6  br label %._crit_edge241.i.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge241.i.3.critedge:0  store i8 %right_border_buf_0_val_4_0, i8* %k_buf_0_val_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge241.i.3.critedge:1  br label %._crit_edge241.i.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.3:0  %tmp_113 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge241.i.3:1  store i8 %tmp_113, i8* %k_buf_0_val_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit224.i:0  br i1 %or_cond221_i, label %.preheader, label %._crit_edge245.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="8" op_0_bw="8">
<![CDATA[
:1  %src_kernel_win_0_val_0_1_12 = load i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_12"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="8" op_0_bw="8">
<![CDATA[
:2  %src_kernel_win_0_val_1_1_12 = load i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_12"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="8" op_0_bw="8">
<![CDATA[
:3  %src_kernel_win_0_val_2_1_12 = load i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_12"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="8" op_0_bw="8">
<![CDATA[
:4  %src_kernel_win_0_val_4_1_26 = load i8* %src_kernel_win_0_val_4_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_1_26"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="8" op_0_bw="8">
<![CDATA[
:5  %src_kernel_win_0_val_3_1_12 = load i8* %src_kernel_win_0_val_3_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_1_12"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 1924, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:2  %locy = sub i3 %tmp_96, %tmp_103

]]></node>
<StgValue><ssdm name="locy"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge243.i.0:3  %col_buf_0_val_0_0_load = load i8* %col_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_load"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:4  %sel_tmp32 = icmp eq i3 %tmp_96, %tmp_103

]]></node>
<StgValue><ssdm name="sel_tmp32"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.0:5  %sel_tmp33 = select i1 %sel_tmp32, i8 %col_buf_0_val_0_0_load, i8 %src_kernel_win_0_val_4_0

]]></node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:6  %sel_tmp34 = icmp eq i3 %locy, 2

]]></node>
<StgValue><ssdm name="sel_tmp34"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.0:7  %sel_tmp35 = select i1 %sel_tmp34, i8 %right_border_buf_0_val_2_0, i8 %sel_tmp33

]]></node>
<StgValue><ssdm name="sel_tmp35"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:8  %sel_tmp36 = icmp eq i3 %locy, 3

]]></node>
<StgValue><ssdm name="sel_tmp36"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.0:9  %sel_tmp37 = select i1 %sel_tmp36, i8 %right_border_buf_0_val_1_0, i8 %sel_tmp35

]]></node>
<StgValue><ssdm name="sel_tmp37"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:10  %sel_tmp38 = icmp eq i3 %locy, 1

]]></node>
<StgValue><ssdm name="sel_tmp38"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.0:11  %src_kernel_win_0_val_0_0 = select i1 %sel_tmp38, i8 %right_border_buf_0_val_3_0, i8 %sel_tmp37

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:14  %locy_1_t = sub i3 %tmp_97, %tmp_104

]]></node>
<StgValue><ssdm name="locy_1_t"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge243.i.0:15  %col_buf_0_val_0_0_load_5 = load i8* %col_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_load_5"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:16  %sel_tmp40 = icmp eq i3 %tmp_97, %tmp_104

]]></node>
<StgValue><ssdm name="sel_tmp40"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.0:17  %sel_tmp41 = select i1 %sel_tmp40, i8 %col_buf_0_val_0_0_load_5, i8 %src_kernel_win_0_val_4_0

]]></node>
<StgValue><ssdm name="sel_tmp41"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:18  %sel_tmp42 = icmp eq i3 %locy_1_t, 2

]]></node>
<StgValue><ssdm name="sel_tmp42"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.0:19  %sel_tmp43 = select i1 %sel_tmp42, i8 %right_border_buf_0_val_2_0, i8 %sel_tmp41

]]></node>
<StgValue><ssdm name="sel_tmp43"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:20  %sel_tmp44 = icmp eq i3 %locy_1_t, 3

]]></node>
<StgValue><ssdm name="sel_tmp44"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.0:21  %sel_tmp45 = select i1 %sel_tmp44, i8 %right_border_buf_0_val_1_0, i8 %sel_tmp43

]]></node>
<StgValue><ssdm name="sel_tmp45"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:22  %sel_tmp46 = icmp eq i3 %locy_1_t, 1

]]></node>
<StgValue><ssdm name="sel_tmp46"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.0:23  %src_kernel_win_0_val_1_0 = select i1 %sel_tmp46, i8 %right_border_buf_0_val_3_0, i8 %sel_tmp45

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:26  %locy_2_t = sub i3 %tmp_97, %tmp_105

]]></node>
<StgValue><ssdm name="locy_2_t"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge243.i.0:27  %col_buf_0_val_0_0_load_6 = load i8* %col_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_load_6"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:28  %sel_tmp47 = icmp eq i3 %tmp_97, %tmp_105

]]></node>
<StgValue><ssdm name="sel_tmp47"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.0:29  %sel_tmp48 = select i1 %sel_tmp47, i8 %col_buf_0_val_0_0_load_6, i8 %src_kernel_win_0_val_4_0

]]></node>
<StgValue><ssdm name="sel_tmp48"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:30  %sel_tmp49 = icmp eq i3 %locy_2_t, 2

]]></node>
<StgValue><ssdm name="sel_tmp49"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.0:31  %sel_tmp50 = select i1 %sel_tmp49, i8 %right_border_buf_0_val_2_0, i8 %sel_tmp48

]]></node>
<StgValue><ssdm name="sel_tmp50"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:32  %sel_tmp51 = icmp eq i3 %locy_2_t, 3

]]></node>
<StgValue><ssdm name="sel_tmp51"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.0:33  %sel_tmp52 = select i1 %sel_tmp51, i8 %right_border_buf_0_val_1_0, i8 %sel_tmp50

]]></node>
<StgValue><ssdm name="sel_tmp52"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:34  %sel_tmp53 = icmp eq i3 %locy_2_t, 1

]]></node>
<StgValue><ssdm name="sel_tmp53"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.0:35  %src_kernel_win_0_val_2_0 = select i1 %sel_tmp53, i8 %right_border_buf_0_val_3_0, i8 %sel_tmp52

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:38  %locy_3_t = sub i3 %tmp_97, %tmp_106

]]></node>
<StgValue><ssdm name="locy_3_t"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge243.i.0:39  %col_buf_0_val_0_0_load_7 = load i8* %col_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_load_7"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:40  %sel_tmp54 = icmp eq i3 %tmp_97, %tmp_106

]]></node>
<StgValue><ssdm name="sel_tmp54"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.0:41  %sel_tmp55 = select i1 %sel_tmp54, i8 %col_buf_0_val_0_0_load_7, i8 %src_kernel_win_0_val_4_0

]]></node>
<StgValue><ssdm name="sel_tmp55"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:42  %sel_tmp56 = icmp eq i3 %locy_3_t, 2

]]></node>
<StgValue><ssdm name="sel_tmp56"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.0:43  %sel_tmp57 = select i1 %sel_tmp56, i8 %right_border_buf_0_val_2_0, i8 %sel_tmp55

]]></node>
<StgValue><ssdm name="sel_tmp57"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:44  %sel_tmp58 = icmp eq i3 %locy_3_t, 3

]]></node>
<StgValue><ssdm name="sel_tmp58"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.0:45  %sel_tmp59 = select i1 %sel_tmp58, i8 %right_border_buf_0_val_1_0, i8 %sel_tmp57

]]></node>
<StgValue><ssdm name="sel_tmp59"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge243.i.0:46  %sel_tmp60 = icmp eq i3 %locy_3_t, 1

]]></node>
<StgValue><ssdm name="sel_tmp60"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge243.i.0:47  %src_kernel_win_0_val_3_0 = select i1 %sel_tmp60, i8 %right_border_buf_0_val_3_0, i8 %sel_tmp59

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_0"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="3"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch23:0  store i8 %src_kernel_win_0_val_3_0, i8* %src_kernel_win_0_val_3_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="3"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch23:1  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_4_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="3"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch23:2  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="3"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch23:3  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="3"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch23:4  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="2"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch22:0  store i8 %src_kernel_win_0_val_3_0, i8* %src_kernel_win_0_val_3_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="2"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch22:1  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_4_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="2"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch22:2  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="2"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch22:3  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="2"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch22:4  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit224.i.pre263:0  store i8 %src_kernel_win_0_val_3_0, i8* %src_kernel_win_0_val_3_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit224.i.pre263:1  store i8 %right_border_buf_0_val_3_0, i8* %src_kernel_win_0_val_4_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit224.i.pre263:2  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit224.i.pre263:3  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit224.i.pre263:4  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="8" op_0_bw="8">
<![CDATA[
branch20:0  %src_kernel_win_0_val_4_1_16 = load i8* %col_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_1_16"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch20:1  store i8 %src_kernel_win_0_val_3_0, i8* %src_kernel_win_0_val_3_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch20:2  store i8 %src_kernel_win_0_val_4_1_16, i8* %src_kernel_win_0_val_4_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch20:3  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch20:4  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch20:5  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="!3"/>
<literal name="locy_4_t" val="!2"/>
<literal name="locy_4_t" val="!1"/>
<literal name="locy_4_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:0  store i8 %src_kernel_win_0_val_3_0, i8* %src_kernel_win_0_val_3_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="!3"/>
<literal name="locy_4_t" val="!2"/>
<literal name="locy_4_t" val="!1"/>
<literal name="locy_4_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:1  store i8 %src_kernel_win_0_val_4_0, i8* %src_kernel_win_0_val_4_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="!3"/>
<literal name="locy_4_t" val="!2"/>
<literal name="locy_4_t" val="!1"/>
<literal name="locy_4_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:2  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="!3"/>
<literal name="locy_4_t" val="!2"/>
<literal name="locy_4_t" val="!1"/>
<literal name="locy_4_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:3  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_95" val="0"/>
<literal name="locy_4_t" val="!3"/>
<literal name="locy_4_t" val="!2"/>
<literal name="locy_4_t" val="!1"/>
<literal name="locy_4_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:4  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:0  %col_buf_0_val_0_0_17_load = load i8* %col_buf_0_val_0_0_17, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_17_load"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:1  %col_buf_0_val_0_0_18_load = load i8* %col_buf_0_val_0_0_18, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_18_load"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:2  %col_buf_0_val_0_0_19_load = load i8* %col_buf_0_val_0_0_19, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_19_load"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:3  %col_buf_0_val_0_0_20_load = load i8* %col_buf_0_val_0_0_20, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_20_load"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:4  %col_buf_0_val_0_0_21_load = load i8* %col_buf_0_val_0_0_21, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_21_load"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:5  %right_border_buf_0_val_1_4_14 = load i8* %right_border_buf_0_val_1_4_28, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_14"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:6  %right_border_buf_0_val_1_4_15 = load i8* %right_border_buf_0_val_1_4_29, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_15"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:7  %right_border_buf_0_val_1_4_16 = load i8* %right_border_buf_0_val_1_4_30, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_16"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:8  %right_border_buf_0_val_1_4_17 = load i8* %right_border_buf_0_val_1_4_31, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_17"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:9  %right_border_buf_0_val_1_4_18 = load i8* %right_border_buf_0_val_1_4_32, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_18"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:10  %right_border_buf_0_val_2_4_s = load i8* %right_border_buf_0_val_2_4_14, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_4_s"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:11  %right_border_buf_0_val_2_4_5 = load i8* %right_border_buf_0_val_2_4_15, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_4_5"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:12  %right_border_buf_0_val_2_4_6 = load i8* %right_border_buf_0_val_2_4_16, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_4_6"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:13  %right_border_buf_0_val_2_4_7 = load i8* %right_border_buf_0_val_2_4_17, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_4_7"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:14  %right_border_buf_0_val_2_4_8 = load i8* %right_border_buf_0_val_2_4_18, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_4_8"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:15  %right_border_buf_0_val_3_4_14 = load i8* %right_border_buf_0_val_3_4_28, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_14"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:16  %right_border_buf_0_val_3_4_15 = load i8* %right_border_buf_0_val_3_4_29, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_15"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:17  %right_border_buf_0_val_3_4_16 = load i8* %right_border_buf_0_val_3_4_30, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_16"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:18  %right_border_buf_0_val_3_4_17 = load i8* %right_border_buf_0_val_3_4_31, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_17"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:19  %right_border_buf_0_val_3_4_18 = load i8* %right_border_buf_0_val_3_4_32, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_18"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.i:21  %sel_tmp = icmp eq i3 %col_assign_4, 1

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i:22  %col_buf_0_val_0_0_8 = select i1 %sel_tmp, i8 %col_buf_0_val_0_0_20_load, i8 %col_buf_0_val_0_0_17_load

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_8"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.i:23  %sel_tmp2 = icmp eq i3 %col_assign_4, 2

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i:24  %col_buf_0_val_0_0_9 = select i1 %sel_tmp2, i8 %col_buf_0_val_0_0_19_load, i8 %col_buf_0_val_0_0_8

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_9"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.i:25  %sel_tmp4 = icmp eq i3 %col_assign_4, 3

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i:26  %col_buf_0_val_0_0_22 = select i1 %sel_tmp4, i8 %col_buf_0_val_0_0_18_load, i8 %col_buf_0_val_0_0_9

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_22"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.i:27  %sel_tmp6 = icmp eq i3 %col_assign_4, 0

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i:28  %col_buf_0_val_0_0_28 = select i1 %sel_tmp6, i8 %col_buf_0_val_0_0_21_load, i8 %col_buf_0_val_0_0_22

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_28"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i:29  %right_border_buf_0_val_3_4 = select i1 %sel_tmp, i8 %right_border_buf_0_val_3_4_15, i8 %right_border_buf_0_val_3_4_18

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i:30  %right_border_buf_0_val_3_4_33 = select i1 %sel_tmp2, i8 %right_border_buf_0_val_3_4_16, i8 %right_border_buf_0_val_3_4

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_33"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i:31  %right_border_buf_0_val_3_4_34 = select i1 %sel_tmp4, i8 %right_border_buf_0_val_3_4_17, i8 %right_border_buf_0_val_3_4_33

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_34"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i:32  %right_border_buf_0_val_3_4_57 = select i1 %sel_tmp6, i8 %right_border_buf_0_val_3_4_14, i8 %right_border_buf_0_val_3_4_34

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_4_57"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i:33  %right_border_buf_0_val_2_4 = select i1 %sel_tmp, i8 %right_border_buf_0_val_2_4_5, i8 %right_border_buf_0_val_2_4_8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_4"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i:34  %right_border_buf_0_val_2_4_6_72 = select i1 %sel_tmp2, i8 %right_border_buf_0_val_2_4_6, i8 %right_border_buf_0_val_2_4

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_4_6_72"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i:35  %right_border_buf_0_val_2_4_7_73 = select i1 %sel_tmp4, i8 %right_border_buf_0_val_2_4_7, i8 %right_border_buf_0_val_2_4_6_72

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_4_7_73"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i:36  %right_border_buf_0_val_2_4_24 = select i1 %sel_tmp6, i8 %right_border_buf_0_val_2_4_s, i8 %right_border_buf_0_val_2_4_7_73

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_4_24"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i:37  %right_border_buf_0_val_1_4 = select i1 %sel_tmp, i8 %right_border_buf_0_val_1_4_15, i8 %right_border_buf_0_val_1_4_18

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i:38  %right_border_buf_0_val_1_4_33 = select i1 %sel_tmp2, i8 %right_border_buf_0_val_1_4_16, i8 %right_border_buf_0_val_1_4

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_33"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i:39  %right_border_buf_0_val_1_4_34 = select i1 %sel_tmp4, i8 %right_border_buf_0_val_1_4_17, i8 %right_border_buf_0_val_1_4_33

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_34"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i:40  %right_border_buf_0_val_1_4_57 = select i1 %sel_tmp6, i8 %right_border_buf_0_val_1_4_14, i8 %right_border_buf_0_val_1_4_34

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_4_57"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader.preheader.i:41  switch i3 %col_assign_4, label %branch29 [
    i3 0, label %branch25
    i3 1, label %branch26
    i3 2, label %branch27
    i3 3, label %branch28
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="3"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="8" op_0_bw="8">
<![CDATA[
branch28:0  %src_kernel_win_0_val_4_1_24 = load i8* %right_border_buf_0_val_0_3, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_1_24"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="3"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch28:1  store i8 %right_border_buf_0_val_1_4_57, i8* %src_kernel_win_0_val_3_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="3"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch28:2  store i8 %src_kernel_win_0_val_4_1_24, i8* %src_kernel_win_0_val_4_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="3"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch28:3  store i8 %right_border_buf_0_val_2_4_24, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="3"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch28:4  store i8 %right_border_buf_0_val_3_4_57, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="3"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch28:5  store i8 %col_buf_0_val_0_0_28, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="2"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="8" op_0_bw="8">
<![CDATA[
branch27:0  %src_kernel_win_0_val_4_1_23 = load i8* %right_border_buf_0_val_0_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_1_23"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="2"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch27:1  store i8 %right_border_buf_0_val_1_4_57, i8* %src_kernel_win_0_val_3_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="2"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch27:2  store i8 %src_kernel_win_0_val_4_1_23, i8* %src_kernel_win_0_val_4_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="2"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch27:3  store i8 %right_border_buf_0_val_2_4_24, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="2"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch27:4  store i8 %right_border_buf_0_val_3_4_57, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="2"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch27:5  store i8 %col_buf_0_val_0_0_28, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="8" op_0_bw="8">
<![CDATA[
branch26:0  %src_kernel_win_0_val_4_1_22 = load i8* %right_border_buf_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_1_22"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:1  store i8 %right_border_buf_0_val_1_4_57, i8* %src_kernel_win_0_val_3_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:2  store i8 %src_kernel_win_0_val_4_1_22, i8* %src_kernel_win_0_val_4_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:3  store i8 %right_border_buf_0_val_2_4_24, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:4  store i8 %right_border_buf_0_val_3_4_57, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:5  store i8 %col_buf_0_val_0_0_28, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="8" op_0_bw="8">
<![CDATA[
branch25:0  %src_kernel_win_0_val_4_1_21 = load i8* %right_border_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_1_21"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch25:1  store i8 %right_border_buf_0_val_1_4_57, i8* %src_kernel_win_0_val_3_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch25:2  store i8 %src_kernel_win_0_val_4_1_21, i8* %src_kernel_win_0_val_4_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch25:3  store i8 %right_border_buf_0_val_2_4_24, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch25:4  store i8 %right_border_buf_0_val_3_4_57, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch25:5  store i8 %col_buf_0_val_0_0_28, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="!3"/>
<literal name="col_assign_4" val="!2"/>
<literal name="col_assign_4" val="!1"/>
<literal name="col_assign_4" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="8" op_0_bw="8">
<![CDATA[
branch29:0  %src_kernel_win_0_val_4_1_20 = load i8* %right_border_buf_0_val_0_4, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_1_20"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="!3"/>
<literal name="col_assign_4" val="!2"/>
<literal name="col_assign_4" val="!1"/>
<literal name="col_assign_4" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch29:1  store i8 %right_border_buf_0_val_1_4_57, i8* %src_kernel_win_0_val_3_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="!3"/>
<literal name="col_assign_4" val="!2"/>
<literal name="col_assign_4" val="!1"/>
<literal name="col_assign_4" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch29:2  store i8 %src_kernel_win_0_val_4_1_20, i8* %src_kernel_win_0_val_4_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="!3"/>
<literal name="col_assign_4" val="!2"/>
<literal name="col_assign_4" val="!1"/>
<literal name="col_assign_4" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch29:3  store i8 %right_border_buf_0_val_2_4_24, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="!3"/>
<literal name="col_assign_4" val="!2"/>
<literal name="col_assign_4" val="!1"/>
<literal name="col_assign_4" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch29:4  store i8 %right_border_buf_0_val_3_4_57, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="col_assign_4" val="!3"/>
<literal name="col_assign_4" val="!2"/>
<literal name="col_assign_4" val="!1"/>
<literal name="col_assign_4" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch29:5  store i8 %col_buf_0_val_0_0_28, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit224.i.pre:0  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_3_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit224.i.pre:1  store i8 %src_kernel_win_0_val_4_0, i8* %src_kernel_win_0_val_4_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit224.i.pre:2  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit224.i.pre:3  store i8 %right_border_buf_0_val_3_0, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="0"/>
<literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit224.i.pre:4  store i8 %right_border_buf_0_val_4_0, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.3:2  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_3_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.3:3  store i8 %src_kernel_win_0_val_4_0, i8* %src_kernel_win_0_val_4_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.3:4  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.3:5  store i8 %right_border_buf_0_val_3_0, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge241.i.3:6  store i8 %right_border_buf_0_val_4_0, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="8" op_0_bw="8">
<![CDATA[
.preheader:16  %src_kernel_win_0_val_4_2_lo = load i8* %src_kernel_win_0_val_4_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_2_lo"/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="8" op_0_bw="8">
<![CDATA[
.preheader:17  %src_kernel_win_0_val_4_3_lo = load i8* %src_kernel_win_0_val_4_3, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_3_lo"/></StgValue>
</operation>

<operation id="546" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="11" op_0_bw="8">
<![CDATA[
.preheader:23  %OP1_V_0_1_cast = zext i8 %src_kernel_win_0_val_4_3_lo to i11

]]></node>
<StgValue><ssdm name="OP1_V_0_1_cast"/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:24  %p_Val2_0_1 = mul i11 %OP1_V_0_1_cast, %OP2_V_0_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_0_1"/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="11" op_0_bw="8">
<![CDATA[
.preheader:28  %OP1_V_0_2_cast = zext i8 %src_kernel_win_0_val_4_2_lo to i11

]]></node>
<StgValue><ssdm name="OP1_V_0_2_cast"/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
<literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:29  %p_Val2_0_2 = mul i11 %OP1_V_0_2_cast, %OP2_V_0_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_0_2"/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge245.i:8  %src_kernel_win_0_val_4_3_2 = load i8* %src_kernel_win_0_val_4_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_3_2"/></StgValue>
</operation>

<operation id="551" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="729" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge245.i:9  %src_kernel_win_0_val_4_4_2 = load i8* %src_kernel_win_0_val_4_3, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_4_2"/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="732" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge245.i:12  store i8 %src_kernel_win_0_val_4_3_2, i8* %src_kernel_win_0_val_4_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge245.i:13  store i8 %src_kernel_win_0_val_4_1_26, i8* %src_kernel_win_0_val_4_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="554" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="8" op_0_bw="8">
<![CDATA[
.preheader:0  %src_kernel_win_0_val_0_1_lo = load i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_lo"/></StgValue>
</operation>

<operation id="555" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="8" op_0_bw="8">
<![CDATA[
.preheader:4  %src_kernel_win_0_val_1_1_lo = load i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_lo"/></StgValue>
</operation>

<operation id="556" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="8" op_0_bw="8">
<![CDATA[
.preheader:5  %src_kernel_win_0_val_1_2_lo = load i8* %src_kernel_win_0_val_1_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_2_lo"/></StgValue>
</operation>

<operation id="557" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="8" op_0_bw="8">
<![CDATA[
.preheader:6  %src_kernel_win_0_val_1_3_lo = load i8* %src_kernel_win_0_val_1_3, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_3_lo"/></StgValue>
</operation>

<operation id="558" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="8" op_0_bw="8">
<![CDATA[
.preheader:7  %src_kernel_win_0_val_1_4_lo = load i8* %src_kernel_win_0_val_1_4, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_4_lo"/></StgValue>
</operation>

<operation id="559" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="8" op_0_bw="8">
<![CDATA[
.preheader:8  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_lo"/></StgValue>
</operation>

<operation id="560" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="8" op_0_bw="8">
<![CDATA[
.preheader:11  %src_kernel_win_0_val_4_1_lo = load i8* %src_kernel_win_0_val_4_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_1_lo"/></StgValue>
</operation>

<operation id="561" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="8" op_0_bw="8">
<![CDATA[
.preheader:12  %src_kernel_win_0_val_3_1_lo = load i8* %src_kernel_win_0_val_3_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_1_lo"/></StgValue>
</operation>

<operation id="562" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="8" op_0_bw="8">
<![CDATA[
.preheader:13  %src_kernel_win_0_val_3_2_lo = load i8* %src_kernel_win_0_val_3_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_2_lo"/></StgValue>
</operation>

<operation id="563" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="8" op_0_bw="8">
<![CDATA[
.preheader:14  %src_kernel_win_0_val_3_3_lo = load i8* %src_kernel_win_0_val_3_3, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_3_lo"/></StgValue>
</operation>

<operation id="564" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="8" op_0_bw="8">
<![CDATA[
.preheader:15  %src_kernel_win_0_val_3_4_lo = load i8* %src_kernel_win_0_val_3_4, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_4_lo"/></StgValue>
</operation>

<operation id="565" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="8" op_0_bw="8">
<![CDATA[
.preheader:18  %src_kernel_win_0_val_4_4_lo = load i8* %src_kernel_win_0_val_4_4, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_4_lo"/></StgValue>
</operation>

<operation id="566" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader:19  %p_shl3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_val_4_4_lo, i1 false)

]]></node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="567" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="10" op_0_bw="9">
<![CDATA[
.preheader:20  %p_shl3_cast = zext i9 %p_shl3 to i10

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="568" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:21  %p_Val2_s = sub i10 0, %p_shl3_cast

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="569" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="12" op_0_bw="10">
<![CDATA[
.preheader:22  %tmp_320_0_cast = sext i10 %p_Val2_s to i12

]]></node>
<StgValue><ssdm name="tmp_320_0_cast"/></StgValue>
</operation>

<operation id="570" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="12" op_0_bw="11">
<![CDATA[
.preheader:25  %tmp_320_0_1_cast = sext i11 %p_Val2_0_1 to i12

]]></node>
<StgValue><ssdm name="tmp_320_0_1_cast"/></StgValue>
</operation>

<operation id="571" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:26  %p_Val2_3_0_1 = add i12 %tmp_320_0_1_cast, %tmp_320_0_cast

]]></node>
<StgValue><ssdm name="p_Val2_3_0_1"/></StgValue>
</operation>

<operation id="572" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="13" op_0_bw="12">
<![CDATA[
.preheader:27  %p_Val2_3_0_1_cast = sext i12 %p_Val2_3_0_1 to i13

]]></node>
<StgValue><ssdm name="p_Val2_3_0_1_cast"/></StgValue>
</operation>

<operation id="573" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="13" op_0_bw="11">
<![CDATA[
.preheader:30  %tmp_320_0_2_cast = sext i11 %p_Val2_0_2 to i13

]]></node>
<StgValue><ssdm name="tmp_320_0_2_cast"/></StgValue>
</operation>

<operation id="574" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:31  %p_Val2_3_0_2 = add i13 %p_Val2_3_0_1_cast, %tmp_320_0_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_3_0_2"/></StgValue>
</operation>

<operation id="575" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="11" op_0_bw="8">
<![CDATA[
.preheader:32  %OP1_V_0_3_cast = zext i8 %src_kernel_win_0_val_4_1_26 to i11

]]></node>
<StgValue><ssdm name="OP1_V_0_3_cast"/></StgValue>
</operation>

<operation id="576" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:33  %p_Val2_0_3 = mul i11 %OP1_V_0_3_cast, %OP2_V_0_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_0_3"/></StgValue>
</operation>

<operation id="577" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="13" op_0_bw="11">
<![CDATA[
.preheader:34  %tmp_320_0_3_cast_cast = sext i11 %p_Val2_0_3 to i13

]]></node>
<StgValue><ssdm name="tmp_320_0_3_cast_cast"/></StgValue>
</operation>

<operation id="578" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:35  %p_Val2_3_0_3 = add i13 %p_Val2_3_0_2, %tmp_320_0_3_cast_cast

]]></node>
<StgValue><ssdm name="p_Val2_3_0_3"/></StgValue>
</operation>

<operation id="579" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="11" op_0_bw="8">
<![CDATA[
.preheader:37  %OP1_V_0_4_cast = zext i8 %src_kernel_win_0_val_4_1_lo to i11

]]></node>
<StgValue><ssdm name="OP1_V_0_4_cast"/></StgValue>
</operation>

<operation id="580" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:38  %p_Val2_0_4 = mul i11 %OP1_V_0_4_cast, %OP2_V_0_4_cast

]]></node>
<StgValue><ssdm name="p_Val2_0_4"/></StgValue>
</operation>

<operation id="581" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="11" op_0_bw="8">
<![CDATA[
.preheader:41  %OP1_V_1_cast = zext i8 %src_kernel_win_0_val_3_4_lo to i11

]]></node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="582" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:42  %p_Val2_s_74 = mul i11 %OP1_V_1_cast, %OP2_V_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_s_74"/></StgValue>
</operation>

<operation id="583" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="11" op_0_bw="8">
<![CDATA[
.preheader:55  %OP1_V_1_3_cast = zext i8 %src_kernel_win_0_val_3_1_12 to i11

]]></node>
<StgValue><ssdm name="OP1_V_1_3_cast"/></StgValue>
</operation>

<operation id="584" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:56  %p_Val2_113_3 = mul i11 %OP1_V_1_3_cast, %OP2_V_1_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_113_3"/></StgValue>
</operation>

<operation id="585" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="11" op_0_bw="8">
<![CDATA[
.preheader:58  %OP1_V_1_4_cast = zext i8 %src_kernel_win_0_val_3_1_lo to i11

]]></node>
<StgValue><ssdm name="OP1_V_1_4_cast"/></StgValue>
</operation>

<operation id="586" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:59  %p_Val2_113_4 = mul i11 %OP1_V_1_4_cast, %OP2_V_1_4_cast

]]></node>
<StgValue><ssdm name="p_Val2_113_4"/></StgValue>
</operation>

<operation id="587" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="12" op_0_bw="8">
<![CDATA[
.preheader:76  %OP1_V_3_cast = zext i8 %src_kernel_win_0_val_1_4_lo to i12

]]></node>
<StgValue><ssdm name="OP1_V_3_cast"/></StgValue>
</operation>

<operation id="588" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:77  %p_Val2_1 = mul i12 %OP1_V_3_cast, %OP2_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="589" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="11" op_0_bw="8">
<![CDATA[
.preheader:79  %OP1_V_3_1_cast = zext i8 %src_kernel_win_0_val_1_3_lo to i11

]]></node>
<StgValue><ssdm name="OP1_V_3_1_cast"/></StgValue>
</operation>

<operation id="590" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:80  %p_Val2_314_1 = mul i11 %OP1_V_3_1_cast, %OP2_V_3_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_314_1"/></StgValue>
</operation>

<operation id="591" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="11" op_0_bw="8">
<![CDATA[
.preheader:82  %OP1_V_3_2_cast = zext i8 %src_kernel_win_0_val_1_2_lo to i11

]]></node>
<StgValue><ssdm name="OP1_V_3_2_cast"/></StgValue>
</operation>

<operation id="592" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:83  %p_Val2_314_2 = mul i11 %OP1_V_3_2_cast, %OP2_V_3_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_314_2"/></StgValue>
</operation>

<operation id="593" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="12" op_0_bw="8">
<![CDATA[
.preheader:87  %OP1_V_3_4_cast = zext i8 %src_kernel_win_0_val_1_1_lo to i12

]]></node>
<StgValue><ssdm name="OP1_V_3_4_cast"/></StgValue>
</operation>

<operation id="594" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="670" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:88  %p_Val2_314_4 = mul i12 %OP1_V_3_4_cast, %OP2_V_3_4_cast

]]></node>
<StgValue><ssdm name="p_Val2_314_4"/></StgValue>
</operation>

<operation id="595" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="722" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge245.i:2  %src_kernel_win_0_val_1_3_2 = load i8* %src_kernel_win_0_val_1_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_3_2"/></StgValue>
</operation>

<operation id="596" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge245.i:3  %src_kernel_win_0_val_1_4_2 = load i8* %src_kernel_win_0_val_1_3, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_4_2"/></StgValue>
</operation>

<operation id="597" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge245.i:6  %src_kernel_win_0_val_3_3_2 = load i8* %src_kernel_win_0_val_3_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_3_2"/></StgValue>
</operation>

<operation id="598" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="727" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge245.i:7  %src_kernel_win_0_val_3_4_2 = load i8* %src_kernel_win_0_val_3_3, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_4_2"/></StgValue>
</operation>

<operation id="599" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge245.i:11  store i8 %src_kernel_win_0_val_4_4_2, i8* %src_kernel_win_0_val_4_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="734" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge245.i:14  store i8 %src_kernel_win_0_val_3_4_2, i8* %src_kernel_win_0_val_3_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge245.i:15  store i8 %src_kernel_win_0_val_3_3_2, i8* %src_kernel_win_0_val_3_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge245.i:16  store i8 %src_kernel_win_0_val_3_1_12, i8* %src_kernel_win_0_val_3_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="740" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge245.i:20  store i8 %src_kernel_win_0_val_1_4_2, i8* %src_kernel_win_0_val_1_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge245.i:21  store i8 %src_kernel_win_0_val_1_3_2, i8* %src_kernel_win_0_val_1_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge245.i:22  store i8 %src_kernel_win_0_val_1_1_12, i8* %src_kernel_win_0_val_1_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="606" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="8" op_0_bw="8">
<![CDATA[
.preheader:9  %src_kernel_win_0_val_2_3_lo = load i8* %src_kernel_win_0_val_2_3, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_3_lo"/></StgValue>
</operation>

<operation id="607" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="8" op_0_bw="8">
<![CDATA[
.preheader:10  %src_kernel_win_0_val_2_4_lo = load i8* %src_kernel_win_0_val_2_4, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_4_lo"/></StgValue>
</operation>

<operation id="608" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="14" op_0_bw="13">
<![CDATA[
.preheader:36  %p_Val2_3_0_3_cast = sext i13 %p_Val2_3_0_3 to i14

]]></node>
<StgValue><ssdm name="p_Val2_3_0_3_cast"/></StgValue>
</operation>

<operation id="609" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="14" op_0_bw="11">
<![CDATA[
.preheader:39  %tmp_320_0_4_cast_cast = sext i11 %p_Val2_0_4 to i14

]]></node>
<StgValue><ssdm name="tmp_320_0_4_cast_cast"/></StgValue>
</operation>

<operation id="610" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:40  %p_Val2_3_0_4 = add i14 %p_Val2_3_0_3_cast, %tmp_320_0_4_cast_cast

]]></node>
<StgValue><ssdm name="p_Val2_3_0_4"/></StgValue>
</operation>

<operation id="611" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="14" op_0_bw="11">
<![CDATA[
.preheader:43  %p_Val2_113_cast_cast = sext i11 %p_Val2_s_74 to i14

]]></node>
<StgValue><ssdm name="p_Val2_113_cast_cast"/></StgValue>
</operation>

<operation id="612" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:44  %p_Val2_3_1 = add i14 %p_Val2_3_0_4, %p_Val2_113_cast_cast

]]></node>
<StgValue><ssdm name="p_Val2_3_1"/></StgValue>
</operation>

<operation id="613" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader:45  %p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_val_3_3_lo, i1 false)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="614" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="10" op_0_bw="9">
<![CDATA[
.preheader:46  %p_shl_cast = zext i9 %p_shl to i10

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="615" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:47  %p_Val2_113_1 = sub i10 0, %p_shl_cast

]]></node>
<StgValue><ssdm name="p_Val2_113_1"/></StgValue>
</operation>

<operation id="616" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="14" op_0_bw="10">
<![CDATA[
.preheader:48  %tmp_320_1_1_cast_cast = sext i10 %p_Val2_113_1 to i14

]]></node>
<StgValue><ssdm name="tmp_320_1_1_cast_cast"/></StgValue>
</operation>

<operation id="617" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:49  %p_Val2_3_1_1 = add i14 %p_Val2_3_1, %tmp_320_1_1_cast_cast

]]></node>
<StgValue><ssdm name="p_Val2_3_1_1"/></StgValue>
</operation>

<operation id="618" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="11" op_0_bw="8">
<![CDATA[
.preheader:50  %OP1_V_1_2_cast = zext i8 %src_kernel_win_0_val_3_2_lo to i11

]]></node>
<StgValue><ssdm name="OP1_V_1_2_cast"/></StgValue>
</operation>

<operation id="619" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:51  %p_Val2_113_2 = mul i11 %OP1_V_1_2_cast, %OP2_V_1_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_113_2"/></StgValue>
</operation>

<operation id="620" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="14" op_0_bw="11">
<![CDATA[
.preheader:52  %tmp_320_1_2_cast_cast = sext i11 %p_Val2_113_2 to i14

]]></node>
<StgValue><ssdm name="tmp_320_1_2_cast_cast"/></StgValue>
</operation>

<operation id="621" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:53  %p_Val2_3_1_2 = add i14 %p_Val2_3_1_1, %tmp_320_1_2_cast_cast

]]></node>
<StgValue><ssdm name="p_Val2_3_1_2"/></StgValue>
</operation>

<operation id="622" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="12" op_0_bw="11">
<![CDATA[
.preheader:57  %tmp_320_1_3_cast_cast = sext i11 %p_Val2_113_3 to i12

]]></node>
<StgValue><ssdm name="tmp_320_1_3_cast_cast"/></StgValue>
</operation>

<operation id="623" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="12" op_0_bw="11">
<![CDATA[
.preheader:60  %tmp_320_1_4_cast_cast = sext i11 %p_Val2_113_4 to i12

]]></node>
<StgValue><ssdm name="tmp_320_1_4_cast_cast"/></StgValue>
</operation>

<operation id="624" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:61  %tmp1 = add i12 %tmp_320_1_3_cast_cast, %tmp_320_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="625" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="12" op_0_bw="8">
<![CDATA[
.preheader:64  %OP1_V_2_cast = zext i8 %src_kernel_win_0_val_2_4_lo to i12

]]></node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="626" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:65  %p_Val2_2 = mul i12 %OP1_V_2_cast, %OP2_V_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="627" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="12" op_0_bw="8">
<![CDATA[
.preheader:67  %OP1_V_2_1_cast = zext i8 %src_kernel_win_0_val_2_3_lo to i12

]]></node>
<StgValue><ssdm name="OP1_V_2_1_cast"/></StgValue>
</operation>

<operation id="628" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:68  %p_Val2_2_1 = mul i12 %OP1_V_2_1_cast, %OP2_V_2_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_2_1"/></StgValue>
</operation>

<operation id="629" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="12" op_0_bw="8">
<![CDATA[
.preheader:70  %OP1_V_2_3_cast = zext i8 %src_kernel_win_0_val_2_1_12 to i12

]]></node>
<StgValue><ssdm name="OP1_V_2_3_cast"/></StgValue>
</operation>

<operation id="630" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:71  %p_Val2_2_3 = mul i12 %OP1_V_2_3_cast, %OP2_V_2_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_2_3"/></StgValue>
</operation>

<operation id="631" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="13" op_0_bw="12">
<![CDATA[
.preheader:78  %tmp_320_3_cast_cast = sext i12 %p_Val2_1 to i13

]]></node>
<StgValue><ssdm name="tmp_320_3_cast_cast"/></StgValue>
</operation>

<operation id="632" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="12" op_0_bw="11">
<![CDATA[
.preheader:81  %tmp_320_3_1_cast_cast = sext i11 %p_Val2_314_1 to i12

]]></node>
<StgValue><ssdm name="tmp_320_3_1_cast_cast"/></StgValue>
</operation>

<operation id="633" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="12" op_0_bw="11">
<![CDATA[
.preheader:84  %tmp_320_3_2_cast_cast = sext i11 %p_Val2_314_2 to i12

]]></node>
<StgValue><ssdm name="tmp_320_3_2_cast_cast"/></StgValue>
</operation>

<operation id="634" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader:85  %p_Val2_314_3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_val_1_1_12, i1 false)

]]></node>
<StgValue><ssdm name="p_Val2_314_3"/></StgValue>
</operation>

<operation id="635" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="12" op_0_bw="9">
<![CDATA[
.preheader:86  %tmp_320_3_cast_cast_75 = zext i9 %p_Val2_314_3 to i12

]]></node>
<StgValue><ssdm name="tmp_320_3_cast_cast_75"/></StgValue>
</operation>

<operation id="636" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="13" op_0_bw="12">
<![CDATA[
.preheader:89  %tmp_320_3_4_cast_cast = sext i12 %p_Val2_314_4 to i13

]]></node>
<StgValue><ssdm name="tmp_320_3_4_cast_cast"/></StgValue>
</operation>

<operation id="637" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:97  %tmp7 = add i13 %tmp_320_3_cast_cast, %tmp_320_3_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="638" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="14" op_0_bw="13">
<![CDATA[
.preheader:98  %tmp7_cast = sext i13 %tmp7 to i14

]]></node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="639" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:99  %tmp9 = add i12 %tmp_320_3_2_cast_cast, %tmp_320_3_cast_cast_75

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="640" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:100  %tmp8 = add i12 %tmp9, %tmp_320_3_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="641" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="14" op_0_bw="12">
<![CDATA[
.preheader:101  %tmp8_cast = sext i12 %tmp8 to i14

]]></node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="642" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:102  %tmp6 = add i14 %tmp8_cast, %tmp7_cast

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="643" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="724" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge245.i:4  %src_kernel_win_0_val_2_3_2 = load i8* %src_kernel_win_0_val_2_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_3_2"/></StgValue>
</operation>

<operation id="644" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="725" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge245.i:5  %src_kernel_win_0_val_2_4_2 = load i8* %src_kernel_win_0_val_2_3, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_4_2"/></StgValue>
</operation>

<operation id="645" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge245.i:17  store i8 %src_kernel_win_0_val_2_4_2, i8* %src_kernel_win_0_val_2_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge245.i:18  store i8 %src_kernel_win_0_val_2_3_2, i8* %src_kernel_win_0_val_2_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge245.i:19  store i8 %src_kernel_win_0_val_2_1_12, i8* %src_kernel_win_0_val_2_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="648" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="8" op_0_bw="8">
<![CDATA[
.preheader:1  %src_kernel_win_0_val_0_2_lo = load i8* %src_kernel_win_0_val_0_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_2_lo"/></StgValue>
</operation>

<operation id="649" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="8" op_0_bw="8">
<![CDATA[
.preheader:2  %src_kernel_win_0_val_0_3_lo = load i8* %src_kernel_win_0_val_0_3, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_3_lo"/></StgValue>
</operation>

<operation id="650" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="8" op_0_bw="8">
<![CDATA[
.preheader:3  %src_kernel_win_0_val_0_4_lo = load i8* %src_kernel_win_0_val_0_4, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_4_lo"/></StgValue>
</operation>

<operation id="651" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="15" op_0_bw="14">
<![CDATA[
.preheader:54  %p_Val2_3_1_2_cast_cast = sext i14 %p_Val2_3_1_2 to i15

]]></node>
<StgValue><ssdm name="p_Val2_3_1_2_cast_cast"/></StgValue>
</operation>

<operation id="652" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="15" op_0_bw="12">
<![CDATA[
.preheader:62  %tmp1_cast = sext i12 %tmp1 to i15

]]></node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="653" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:63  %p_Val2_3_1_4 = add i15 %tmp1_cast, %p_Val2_3_1_2_cast_cast

]]></node>
<StgValue><ssdm name="p_Val2_3_1_4"/></StgValue>
</operation>

<operation id="654" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="14" op_0_bw="12">
<![CDATA[
.preheader:66  %tmp_320_2_cast_cast = sext i12 %p_Val2_2 to i14

]]></node>
<StgValue><ssdm name="tmp_320_2_cast_cast"/></StgValue>
</operation>

<operation id="655" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="13" op_0_bw="12">
<![CDATA[
.preheader:69  %tmp_320_2_1_cast_cast = sext i12 %p_Val2_2_1 to i13

]]></node>
<StgValue><ssdm name="tmp_320_2_1_cast_cast"/></StgValue>
</operation>

<operation id="656" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="13" op_0_bw="12">
<![CDATA[
.preheader:72  %tmp_320_2_3_cast_cast = sext i12 %p_Val2_2_3 to i13

]]></node>
<StgValue><ssdm name="tmp_320_2_3_cast_cast"/></StgValue>
</operation>

<operation id="657" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="13" op_0_bw="8">
<![CDATA[
.preheader:73  %OP1_V_2_4_cast = zext i8 %src_kernel_win_0_val_2_1_lo to i13

]]></node>
<StgValue><ssdm name="OP1_V_2_4_cast"/></StgValue>
</operation>

<operation id="658" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:74  %p_Val2_2_4 = mul i13 %OP1_V_2_4_cast, %OP2_V_2_4_cast

]]></node>
<StgValue><ssdm name="p_Val2_2_4"/></StgValue>
</operation>

<operation id="659" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="15" op_0_bw="13">
<![CDATA[
.preheader:75  %tmp_320_2_4_cast_cast = sext i13 %p_Val2_2_4 to i15

]]></node>
<StgValue><ssdm name="tmp_320_2_4_cast_cast"/></StgValue>
</operation>

<operation id="660" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:90  %tmp3 = add i15 %p_Val2_3_1_4, %tmp_320_2_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="661" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="16" op_0_bw="15">
<![CDATA[
.preheader:91  %tmp3_cast = sext i15 %tmp3 to i16

]]></node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="662" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:92  %tmp5 = add i13 %tmp_320_2_1_cast_cast, %tmp_320_2_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="663" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="14" op_0_bw="13">
<![CDATA[
.preheader:93  %tmp5_cast = sext i13 %tmp5 to i14

]]></node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="664" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:94  %tmp4 = add i14 %tmp5_cast, %tmp_320_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="665" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="11" op_0_bw="8">
<![CDATA[
.preheader:105  %OP1_V_4_cast = zext i8 %src_kernel_win_0_val_0_4_lo to i11

]]></node>
<StgValue><ssdm name="OP1_V_4_cast"/></StgValue>
</operation>

<operation id="666" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:106  %p_Val2_4 = mul i11 %OP1_V_4_cast, %OP2_V_4_cast

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="667" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="11" op_0_bw="8">
<![CDATA[
.preheader:108  %OP1_V_4_1_cast = zext i8 %src_kernel_win_0_val_0_3_lo to i11

]]></node>
<StgValue><ssdm name="OP1_V_4_1_cast"/></StgValue>
</operation>

<operation id="668" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:109  %p_Val2_4_1 = mul i11 %OP1_V_4_1_cast, %OP2_V_4_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_4_1"/></StgValue>
</operation>

<operation id="669" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="12" op_0_bw="8">
<![CDATA[
.preheader:111  %OP1_V_4_2_cast = zext i8 %src_kernel_win_0_val_0_2_lo to i12

]]></node>
<StgValue><ssdm name="OP1_V_4_2_cast"/></StgValue>
</operation>

<operation id="670" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:112  %p_Val2_4_2 = mul i12 %OP1_V_4_2_cast, %OP2_V_4_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_4_2"/></StgValue>
</operation>

<operation id="671" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="11" op_0_bw="8">
<![CDATA[
.preheader:114  %OP1_V_4_3_cast = zext i8 %src_kernel_win_0_val_0_1_12 to i11

]]></node>
<StgValue><ssdm name="OP1_V_4_3_cast"/></StgValue>
</operation>

<operation id="672" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:115  %p_Val2_4_3 = mul i11 %OP1_V_4_3_cast, %OP2_V_4_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_4_3"/></StgValue>
</operation>

<operation id="673" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="720" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge245.i:0  %src_kernel_win_0_val_0_3_2 = load i8* %src_kernel_win_0_val_0_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_3_2"/></StgValue>
</operation>

<operation id="674" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="721" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge245.i:1  %src_kernel_win_0_val_0_4_2 = load i8* %src_kernel_win_0_val_0_3, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_4_2"/></StgValue>
</operation>

<operation id="675" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="730" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge245.i:10  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_75)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="676" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge245.i:23  store i8 %src_kernel_win_0_val_0_4_2, i8* %src_kernel_win_0_val_0_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge245.i:24  store i8 %src_kernel_win_0_val_0_3_2, i8* %src_kernel_win_0_val_0_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge245.i:25  store i8 %src_kernel_win_0_val_0_1_12, i8* %src_kernel_win_0_val_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge245.i:26  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="680" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="16" op_0_bw="14">
<![CDATA[
.preheader:95  %tmp4_cast = sext i14 %tmp4 to i16

]]></node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="681" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:96  %tmp2 = add i16 %tmp4_cast, %tmp3_cast

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="682" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="16" op_0_bw="14">
<![CDATA[
.preheader:103  %tmp6_cast = sext i14 %tmp6 to i16

]]></node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="683" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="686" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:104  %p_Val2_3_3_4 = add i16 %tmp6_cast, %tmp2

]]></node>
<StgValue><ssdm name="p_Val2_3_3_4"/></StgValue>
</operation>

<operation id="684" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="12" op_0_bw="11">
<![CDATA[
.preheader:107  %tmp_320_4_cast = sext i11 %p_Val2_4 to i12

]]></node>
<StgValue><ssdm name="tmp_320_4_cast"/></StgValue>
</operation>

<operation id="685" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="13" op_0_bw="11">
<![CDATA[
.preheader:110  %tmp_320_4_1_cast = sext i11 %p_Val2_4_1 to i13

]]></node>
<StgValue><ssdm name="tmp_320_4_1_cast"/></StgValue>
</operation>

<operation id="686" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="13" op_0_bw="12">
<![CDATA[
.preheader:113  %tmp_320_4_2_cast = sext i12 %p_Val2_4_2 to i13

]]></node>
<StgValue><ssdm name="tmp_320_4_2_cast"/></StgValue>
</operation>

<operation id="687" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="12" op_0_bw="11">
<![CDATA[
.preheader:116  %tmp_320_4_3_cast = sext i11 %p_Val2_4_3 to i12

]]></node>
<StgValue><ssdm name="tmp_320_4_3_cast"/></StgValue>
</operation>

<operation id="688" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader:117  %p_Val2_4_4 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_val_0_1_lo, i1 false)

]]></node>
<StgValue><ssdm name="p_Val2_4_4"/></StgValue>
</operation>

<operation id="689" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="12" op_0_bw="9">
<![CDATA[
.preheader:118  %tmp_320_4_cast_76 = zext i9 %p_Val2_4_4 to i12

]]></node>
<StgValue><ssdm name="tmp_320_4_cast_76"/></StgValue>
</operation>

<operation id="690" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:119  %tmp14 = add i13 %tmp_320_4_2_cast, %tmp_320_4_1_cast

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="691" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="16" op_0_bw="13">
<![CDATA[
.preheader:120  %tmp14_cast = sext i13 %tmp14 to i16

]]></node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="692" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:121  %tmp13 = add i16 %tmp14_cast, %p_Val2_3_3_4

]]></node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="693" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:122  %tmp16 = add i12 %tmp_320_4_cast, %tmp_320_4_cast_76

]]></node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="694" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:123  %tmp15 = add i12 %tmp16, %tmp_320_4_3_cast

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="695" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="706" bw="16" op_0_bw="12">
<![CDATA[
.preheader:124  %tmp15_cast = sext i12 %tmp15 to i16

]]></node>
<StgValue><ssdm name="tmp15_cast"/></StgValue>
</operation>

<operation id="696" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:125  %p_Val2_7 = add i16 %tmp15_cast, %tmp13

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="697" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="708" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader:126  %isneg = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_7, i32 15)

]]></node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="698" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="8" op_0_bw="16">
<![CDATA[
.preheader:127  %p_Val2_8 = trunc i16 %p_Val2_7 to i8

]]></node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="699" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:128  %tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_7, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="700" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:129  %tmp_i_i = xor i1 %isneg, true

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="701" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:130  %not_i_i_i = icmp ne i8 %tmp_46, 0

]]></node>
<StgValue><ssdm name="not_i_i_i"/></StgValue>
</operation>

<operation id="702" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:131  %overflow = and i1 %not_i_i_i, %tmp_i_i

]]></node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="703" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="714" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader:132  %p_mux_i_i_cast = select i1 %tmp_i_i, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_mux_i_i_cast"/></StgValue>
</operation>

<operation id="704" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:133  %tmp_i_i_77 = or i1 %isneg, %overflow

]]></node>
<StgValue><ssdm name="tmp_i_i_77"/></StgValue>
</operation>

<operation id="705" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader:134  %p_Val2_10 = select i1 %tmp_i_i_77, i8 %p_mux_i_i_cast, i8 %p_Val2_8

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="706" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader:135  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_10)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="707" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="or_cond221_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="718" bw="0" op_0_bw="0">
<![CDATA[
.preheader:136  br label %._crit_edge245.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="708" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="748" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp)

]]></node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="709" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="749" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
