Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov  1 19:40:20 2024
| Host         : DESKTOP-S99FO1K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sample_control_TOP_timing_summary_routed.rpt -pb sample_control_TOP_timing_summary_routed.pb -rpx sample_control_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : sample_control_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     42          
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (74)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (208)
5. checking no_input_delay (17)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (74)
-------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: CLK_EXT (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: RW_EXT (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (208)
--------------------------------------------------
 There are 208 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  225          inf        0.000                      0                  225           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           225 Endpoints
Min Delay           225 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[0]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.680ns  (logic 5.014ns (65.283%)  route 2.666ns (34.717%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[0]_inst_i_2/G
    SLICE_X64Y23         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  IO_PINS_EXT_IOBUF[0]_inst_i_2/Q
                         net (fo=1, routed)           0.867     1.492    IO_PINS_EXT_IOBUF[0]_inst_i_2_n_0
    SLICE_X64Y16         LUT1 (Prop_lut1_I0_O)        0.124     1.616 f  IO_PINS_EXT_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.799     3.415    IO_PINS_EXT_IOBUF[0]_inst/T
    U7                   OBUFT (TriStatE_obuft_T_O)
                                                      4.265     7.680 r  IO_PINS_EXT_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.680    IO_PINS_EXT[0]
    U7                                                                r  IO_PINS_EXT[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[15]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.600ns  (logic 4.995ns (65.722%)  route 2.605ns (34.278%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[15]_inst_i_2/G
    SLICE_X64Y39         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  IO_PINS_EXT_IOBUF[15]_inst_i_2/Q
                         net (fo=1, routed)           0.805     1.430    IO_PINS_EXT_IOBUF[15]_inst_i_2_n_0
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     1.554 f  IO_PINS_EXT_IOBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.800     3.354    IO_PINS_EXT_IOBUF[15]_inst/T
    T2                   OBUFT (TriStatE_obuft_T_O)
                                                      4.246     7.600 r  IO_PINS_EXT_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.600    IO_PINS_EXT[15]
    T2                                                                r  IO_PINS_EXT[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[14]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.491ns  (logic 4.990ns (66.612%)  route 2.501ns (33.388%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[14]_inst_i_2/G
    SLICE_X64Y37         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  IO_PINS_EXT_IOBUF[14]_inst_i_2/Q
                         net (fo=1, routed)           0.659     1.284    IO_PINS_EXT_IOBUF[14]_inst_i_2_n_0
    SLICE_X64Y38         LUT1 (Prop_lut1_I0_O)        0.124     1.408 f  IO_PINS_EXT_IOBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.842     3.250    IO_PINS_EXT_IOBUF[14]_inst/T
    U1                   OBUFT (TriStatE_obuft_T_O)
                                                      4.241     7.491 r  IO_PINS_EXT_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.491    IO_PINS_EXT[14]
    U1                                                                r  IO_PINS_EXT[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[11]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.433ns  (logic 4.942ns (66.480%)  route 2.492ns (33.520%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[11]_inst_i_2/G
    SLICE_X65Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  IO_PINS_EXT_IOBUF[11]_inst_i_2/Q
                         net (fo=1, routed)           0.871     1.430    IO_PINS_EXT_IOBUF[11]_inst_i_2_n_0
    SLICE_X64Y37         LUT1 (Prop_lut1_I0_O)        0.124     1.554 f  IO_PINS_EXT_IOBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.621     3.175    IO_PINS_EXT_IOBUF[11]_inst/T
    W3                   OBUFT (TriStatE_obuft_T_O)
                                                      4.259     7.433 r  IO_PINS_EXT_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.433    IO_PINS_EXT[11]
    W3                                                                r  IO_PINS_EXT[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[4]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.422ns  (logic 4.936ns (66.503%)  route 2.486ns (33.497%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[4]_inst_i_2/G
    SLICE_X65Y25         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  IO_PINS_EXT_IOBUF[4]_inst_i_2/Q
                         net (fo=1, routed)           0.830     1.389    IO_PINS_EXT_IOBUF[4]_inst_i_2_n_0
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.124     1.513 f  IO_PINS_EXT_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.656     3.169    IO_PINS_EXT_IOBUF[4]_inst/T
    U5                   OBUFT (TriStatE_obuft_T_O)
                                                      4.253     7.422 r  IO_PINS_EXT_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.422    IO_PINS_EXT[4]
    U5                                                                r  IO_PINS_EXT[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[5]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.408ns  (logic 4.993ns (67.399%)  route 2.415ns (32.601%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[5]_inst_i_2/G
    SLICE_X64Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  IO_PINS_EXT_IOBUF[5]_inst_i_2/Q
                         net (fo=1, routed)           0.810     1.435    IO_PINS_EXT_IOBUF[5]_inst_i_2_n_0
    SLICE_X65Y25         LUT1 (Prop_lut1_I0_O)        0.124     1.559 f  IO_PINS_EXT_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.605     3.164    IO_PINS_EXT_IOBUF[5]_inst/T
    W4                   OBUFT (TriStatE_obuft_T_O)
                                                      4.244     7.408 r  IO_PINS_EXT_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.408    IO_PINS_EXT[5]
    W4                                                                r  IO_PINS_EXT[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[12]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.342ns  (logic 4.926ns (67.091%)  route 2.416ns (32.909%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[12]_inst_i_2/G
    SLICE_X65Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  IO_PINS_EXT_IOBUF[12]_inst_i_2/Q
                         net (fo=1, routed)           0.568     1.127    IO_PINS_EXT_IOBUF[12]_inst_i_2_n_0
    SLICE_X64Y37         LUT1 (Prop_lut1_I0_O)        0.124     1.251 f  IO_PINS_EXT_IOBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.848     3.099    IO_PINS_EXT_IOBUF[12]_inst/T
    V2                   OBUFT (TriStatE_obuft_T_O)
                                                      4.243     7.342 r  IO_PINS_EXT_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.342    IO_PINS_EXT[12]
    V2                                                                r  IO_PINS_EXT[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[9]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.323ns  (logic 4.995ns (68.219%)  route 2.327ns (31.781%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[9]_inst_i_2/G
    SLICE_X64Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  IO_PINS_EXT_IOBUF[9]_inst_i_2/Q
                         net (fo=1, routed)           0.706     1.331    IO_PINS_EXT_IOBUF[9]_inst_i_2_n_0
    SLICE_X64Y27         LUT1 (Prop_lut1_I0_O)        0.124     1.455 f  IO_PINS_EXT_IOBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.621     3.076    IO_PINS_EXT_IOBUF[9]_inst/T
    W5                   OBUFT (TriStatE_obuft_T_O)
                                                      4.246     7.323 r  IO_PINS_EXT_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.323    IO_PINS_EXT[9]
    W5                                                                r  IO_PINS_EXT[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[10]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.274ns  (logic 4.991ns (68.605%)  route 2.284ns (31.395%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[10]_inst_i_2/G
    SLICE_X64Y37         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  IO_PINS_EXT_IOBUF[10]_inst_i_2/Q
                         net (fo=1, routed)           0.663     1.288    IO_PINS_EXT_IOBUF[10]_inst_i_2_n_0
    SLICE_X64Y38         LUT1 (Prop_lut1_I0_O)        0.124     1.412 f  IO_PINS_EXT_IOBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.621     3.033    IO_PINS_EXT_IOBUF[10]_inst/T
    V3                   OBUFT (TriStatE_obuft_T_O)
                                                      4.242     7.274 r  IO_PINS_EXT_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.274    IO_PINS_EXT[10]
    V3                                                                r  IO_PINS_EXT[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[2]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.234ns  (logic 4.945ns (68.368%)  route 2.288ns (31.632%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[2]_inst_i_2/G
    SLICE_X65Y25         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  IO_PINS_EXT_IOBUF[2]_inst_i_2/Q
                         net (fo=1, routed)           0.498     1.057    IO_PINS_EXT_IOBUF[2]_inst_i_2_n_0
    SLICE_X65Y25         LUT1 (Prop_lut1_I0_O)        0.124     1.181 f  IO_PINS_EXT_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.790     2.971    IO_PINS_EXT_IOBUF[2]_inst/T
    W6                   OBUFT (TriStatE_obuft_T_O)
                                                      4.262     7.234 r  IO_PINS_EXT_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.234    IO_PINS_EXT[2]
    W6                                                                r  IO_PINS_EXT[2] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_comm_port[7].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            ram/RAM_reg_0_31_7_7/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.163ns (55.956%)  route 0.128ns (44.044%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         LDCE                         0.000     0.000 r  gen_comm_port[7].commport/TORAM_reg/G
    SLICE_X65Y28         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[7].commport/TORAM_reg/Q
                         net (fo=2, routed)           0.128     0.291    ram/RAM_reg_0_31_7_7/D
    SLICE_X64Y28         RAMS32                                       r  ram/RAM_reg_0_31_7_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[1].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            ram/ADDRESS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.163ns (55.242%)  route 0.132ns (44.758%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         LDCE                         0.000     0.000 r  gen_comm_port[1].commport/TORAM_reg/G
    SLICE_X63Y32         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[1].commport/TORAM_reg/Q
                         net (fo=4, routed)           0.132     0.295    ram/TORAM[1]
    SLICE_X63Y31         FDRE                                         r  ram/ADDRESS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[3].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            ram/ADDRESS_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.181ns (57.968%)  route 0.131ns (42.032%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         LDCE                         0.000     0.000 r  gen_comm_port[3].commport/TORAM_reg/G
    SLICE_X64Y31         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  gen_comm_port[3].commport/TORAM_reg/Q
                         net (fo=4, routed)           0.131     0.312    ram/TORAM[3]
    SLICE_X64Y30         FDRE                                         r  ram/ADDRESS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[1].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            ram/RAM_reg_0_31_1_1/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.163ns (49.508%)  route 0.166ns (50.492%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         LDCE                         0.000     0.000 r  gen_comm_port[1].commport/TORAM_reg/G
    SLICE_X63Y32         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[1].commport/TORAM_reg/Q
                         net (fo=4, routed)           0.166     0.329    ram/RAM_reg_0_31_1_1/D
    SLICE_X64Y33         RAMS32                                       r  ram/RAM_reg_0_31_1_1/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[9].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            ram/RAM_reg_0_31_9_9/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.163ns (48.395%)  route 0.174ns (51.605%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         LDCE                         0.000     0.000 r  gen_comm_port[9].commport/TORAM_reg/G
    SLICE_X65Y27         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[9].commport/TORAM_reg/Q
                         net (fo=2, routed)           0.174     0.337    ram/RAM_reg_0_31_9_9/D
    SLICE_X64Y28         RAMS32                                       r  ram/RAM_reg_0_31_9_9/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[2].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            ram/RAM_reg_0_31_2_2/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.163ns (48.117%)  route 0.176ns (51.883%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         LDCE                         0.000     0.000 r  gen_comm_port[2].commport/TORAM_reg/G
    SLICE_X65Y28         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[2].commport/TORAM_reg/Q
                         net (fo=4, routed)           0.176     0.339    ram/RAM_reg_0_31_2_2/D
    SLICE_X64Y29         RAMS32                                       r  ram/RAM_reg_0_31_2_2/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[5].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            ram/RAM_reg_0_31_5_5/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.163ns (47.497%)  route 0.180ns (52.503%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         LDCE                         0.000     0.000 r  gen_comm_port[5].commport/TORAM_reg/G
    SLICE_X65Y27         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[5].commport/TORAM_reg/Q
                         net (fo=3, routed)           0.180     0.343    ram/RAM_reg_0_31_5_5/D
    SLICE_X64Y29         RAMS32                                       r  ram/RAM_reg_0_31_5_5/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[13].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            ram/RAM_reg_0_31_13_13/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.163ns (46.908%)  route 0.184ns (53.092%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         LDCE                         0.000     0.000 r  gen_comm_port[13].commport/TORAM_reg/G
    SLICE_X65Y37         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[13].commport/TORAM_reg/Q
                         net (fo=2, routed)           0.184     0.347    ram/RAM_reg_0_31_13_13/D
    SLICE_X64Y33         RAMS32                                       r  ram/RAM_reg_0_31_13_13/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/TOPORT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IO_PINS_EXT_IOBUF[5]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.209ns (59.284%)  route 0.144ns (40.716%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  ram/TOPORT_reg[5]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  ram/TOPORT_reg[5]/Q
                         net (fo=1, routed)           0.144     0.308    ram/TOPORT[5]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.353 r  ram/IO_PINS_EXT_IOBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.353    ram_n_5
    SLICE_X64Y27         LDCE                                         r  IO_PINS_EXT_IOBUF[5]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 logic_resetter/reset_trig_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic_resetter/reset_trig_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.212ns (58.562%)  route 0.150ns (41.438%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE                         0.000     0.000 r  logic_resetter/reset_trig_reg__0/C
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  logic_resetter/reset_trig_reg__0/Q
                         net (fo=4, routed)           0.150     0.317    logic_resetter/TEST_RESET_OBUF
    SLICE_X64Y40         LUT4 (Prop_lut4_I0_O)        0.045     0.362 r  logic_resetter/reset_trig_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.362    logic_resetter/reset_trig
    SLICE_X64Y40         FDRE                                         r  logic_resetter/reset_trig_reg/D
  -------------------------------------------------------------------    -------------------





