Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul 27 21:02:18 2022
| Host         : DESKTOP-QT3SDF3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         185         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               1000        
TIMING-23  Warning           Combinational loop found                            17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (185)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (339)
5. checking no_input_delay (0)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (17)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (185)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: hdmi_inst/timing_inst/audio_timer/clk_out_reg/Q (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: hdmi_inst/timing_inst/buffer_clk_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: hdmi_inst/timing_inst/note_timer/clk_out_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: uart_clk/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (339)
--------------------------------------------------
 There are 339 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (17)
----------------------
 There are 17 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.009   -14198.045                   4513                 4749        0.176        0.000                      0                 4749        1.484        0.000                       0                  1795  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
MMCM/inst/clk_in1     {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 1.984}        3.968           252.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          
sys_clk_pin           {0.000 41.660}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MMCM/inst/clk_in1                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       -4.009   -14198.045                   4513                 4684        0.176        0.000                      0                 4684        1.484        0.000                       0                  1757  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  
sys_clk_pin                76.249        0.000                      0                   65        0.265        0.000                      0                   65       41.160        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MMCM/inst/clk_in1
  To Clock:  MMCM/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM/inst/clk_in1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X1Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X1Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X1Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X1Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X1Y0  MMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         4513  Failing Endpoints,  Worst Slack       -4.009ns,  Total Violation   -14198.045ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.009ns  (required time - arrival time)
  Source:                 hdmi_inst/timing_inst/harmony_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/harmonies_reg[30][phase][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out1_clk_wiz_0 rise@3.968ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 1.574ns (21.610%)  route 5.710ns (78.390%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 5.407 - 3.968 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.565     1.565    hdmi_inst/timing_inst/clk_out1
    SLICE_X25Y7          FDRE                                         r  hdmi_inst/timing_inst/harmony_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     2.021 r  hdmi_inst/timing_inst/harmony_idx_reg[0]/Q
                         net (fo=397, routed)         1.453     3.475    hdmi_inst/timing_inst/harmony_idx_reg[0]
    SLICE_X29Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.599 r  hdmi_inst/timing_inst/harmonies[0][phase][16]_i_40/O
                         net (fo=1, routed)           0.000     3.599    hdmi_inst/timing_inst/harmonies[0][phase][16]_i_40_n_0
    SLICE_X29Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     3.811 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][16]_i_21/O
                         net (fo=1, routed)           0.000     3.811    hdmi_inst/timing_inst/harmonies_reg[0][phase][16]_i_21_n_0
    SLICE_X29Y6          MUXF8 (Prop_muxf8_I1_O)      0.094     3.905 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][16]_i_8/O
                         net (fo=2, routed)           0.597     4.501    hdmi_inst/timing_inst/harmonies_reg[0][phase][16]_i_8_n_0
    SLICE_X24Y4          LUT5 (Prop_lut5_I4_O)        0.316     4.817 r  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_45/O
                         net (fo=1, routed)           0.940     5.757    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_45_n_0
    SLICE_X24Y7          LUT4 (Prop_lut4_I0_O)        0.124     5.881 f  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_18/O
                         net (fo=2, routed)           0.413     6.293    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_18_n_0
    SLICE_X25Y6          LUT5 (Prop_lut5_I0_O)        0.124     6.417 f  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_7/O
                         net (fo=71, routed)          1.091     7.508    hdmi_inst/timing_inst/audio_timer/harmonies_reg[12][phase][0]_0
    SLICE_X22Y8          LUT5 (Prop_lut5_I1_O)        0.124     7.632 r  hdmi_inst/timing_inst/audio_timer/harmonies[30][phase][31]_i_1/O
                         net (fo=40, routed)          1.217     8.849    hdmi_inst/timing_inst/audio_timer_n_54
    SLICE_X23Y15         FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[30][phase][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.968 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     5.422    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     2.299 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     3.877    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.968 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.438     5.407    hdmi_inst/timing_inst/clk_out1
    SLICE_X23Y15         FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[30][phase][30]/C
                         clock pessimism              0.080     5.487    
                         clock uncertainty           -0.218     5.269    
    SLICE_X23Y15         FDRE (Setup_fdre_C_R)       -0.429     4.840    hdmi_inst/timing_inst/harmonies_reg[30][phase][30]
  -------------------------------------------------------------------
                         required time                          4.840    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                 -4.009    

Slack (VIOLATED) :        -3.984ns  (required time - arrival time)
  Source:                 hdmi_inst/timing_inst/harmony_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/harmonies_reg[30][phase][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out1_clk_wiz_0 rise@3.968ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 1.574ns (21.663%)  route 5.692ns (78.337%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 5.414 - 3.968 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.565     1.565    hdmi_inst/timing_inst/clk_out1
    SLICE_X25Y7          FDRE                                         r  hdmi_inst/timing_inst/harmony_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     2.021 r  hdmi_inst/timing_inst/harmony_idx_reg[0]/Q
                         net (fo=397, routed)         1.453     3.475    hdmi_inst/timing_inst/harmony_idx_reg[0]
    SLICE_X29Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.599 r  hdmi_inst/timing_inst/harmonies[0][phase][16]_i_40/O
                         net (fo=1, routed)           0.000     3.599    hdmi_inst/timing_inst/harmonies[0][phase][16]_i_40_n_0
    SLICE_X29Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     3.811 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][16]_i_21/O
                         net (fo=1, routed)           0.000     3.811    hdmi_inst/timing_inst/harmonies_reg[0][phase][16]_i_21_n_0
    SLICE_X29Y6          MUXF8 (Prop_muxf8_I1_O)      0.094     3.905 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][16]_i_8/O
                         net (fo=2, routed)           0.597     4.501    hdmi_inst/timing_inst/harmonies_reg[0][phase][16]_i_8_n_0
    SLICE_X24Y4          LUT5 (Prop_lut5_I4_O)        0.316     4.817 r  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_45/O
                         net (fo=1, routed)           0.940     5.757    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_45_n_0
    SLICE_X24Y7          LUT4 (Prop_lut4_I0_O)        0.124     5.881 f  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_18/O
                         net (fo=2, routed)           0.413     6.293    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_18_n_0
    SLICE_X25Y6          LUT5 (Prop_lut5_I0_O)        0.124     6.417 f  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_7/O
                         net (fo=71, routed)          1.091     7.508    hdmi_inst/timing_inst/audio_timer/harmonies_reg[12][phase][0]_0
    SLICE_X22Y8          LUT5 (Prop_lut5_I1_O)        0.124     7.632 r  hdmi_inst/timing_inst/audio_timer/harmonies[30][phase][31]_i_1/O
                         net (fo=40, routed)          1.199     8.831    hdmi_inst/timing_inst/audio_timer_n_54
    SLICE_X21Y1          FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[30][phase][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.968 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     5.422    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     2.299 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     3.877    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.968 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.445     5.414    hdmi_inst/timing_inst/clk_out1
    SLICE_X21Y1          FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[30][phase][0]/C
                         clock pessimism              0.080     5.494    
                         clock uncertainty           -0.218     5.276    
    SLICE_X21Y1          FDRE (Setup_fdre_C_R)       -0.429     4.847    hdmi_inst/timing_inst/harmonies_reg[30][phase][0]
  -------------------------------------------------------------------
                         required time                          4.847    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                 -3.984    

Slack (VIOLATED) :        -3.933ns  (required time - arrival time)
  Source:                 hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/harmonies_reg[18][phase][28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out1_clk_wiz_0 rise@3.968ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 1.610ns (22.589%)  route 5.518ns (77.411%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 5.406 - 3.968 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.564     1.564    hdmi_inst/timing_inst/clk_out1
    SLICE_X20Y3          FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.456     2.020 r  hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/Q
                         net (fo=1, routed)           1.342     3.362    hdmi_inst/timing_inst/harmonies_reg[17][phase][11]
    SLICE_X19Y17         LUT6 (Prop_lut6_I3_O)        0.124     3.486 r  hdmi_inst/timing_inst/harmonies[0][phase][12]_i_42/O
                         net (fo=1, routed)           0.000     3.486    hdmi_inst/timing_inst/harmonies[0][phase][12]_i_42_n_0
    SLICE_X19Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     3.724 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_22/O
                         net (fo=1, routed)           0.000     3.724    hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_22_n_0
    SLICE_X19Y17         MUXF8 (Prop_muxf8_I0_O)      0.104     3.828 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_10/O
                         net (fo=2, routed)           0.918     4.747    hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_10_n_0
    SLICE_X26Y12         LUT5 (Prop_lut5_I2_O)        0.316     5.063 r  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_51/O
                         net (fo=1, routed)           0.716     5.779    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_51_n_0
    SLICE_X27Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.903 f  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_26_rewire/O
                         net (fo=1, routed)           0.314     6.217    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_26_n_0
    SLICE_X25Y8          LUT6 (Prop_lut6_I5_O)        0.124     6.341 r  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_8_rewire/O
                         net (fo=72, routed)          1.200     7.541    hdmi_inst/timing_inst/audio_timer/harmonies_reg[12][phase][0]_1
    SLICE_X22Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.665 r  hdmi_inst/timing_inst/audio_timer/harmonies[18][phase][31]_i_1_comp_1/O
                         net (fo=40, routed)          1.027     8.692    hdmi_inst/timing_inst/audio_timer_n_48
    SLICE_X22Y16         FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[18][phase][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.968 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     5.422    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     2.299 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     3.877    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.968 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.437     5.406    hdmi_inst/timing_inst/clk_out1
    SLICE_X22Y16         FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[18][phase][28]/C
                         clock pessimism              0.095     5.501    
                         clock uncertainty           -0.218     5.283    
    SLICE_X22Y16         FDRE (Setup_fdre_C_R)       -0.524     4.759    hdmi_inst/timing_inst/harmonies_reg[18][phase][28]
  -------------------------------------------------------------------
                         required time                          4.759    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                 -3.933    

Slack (VIOLATED) :        -3.920ns  (required time - arrival time)
  Source:                 hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/harmonies_reg[18][phase][17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out1_clk_wiz_0 rise@3.968ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 1.610ns (22.364%)  route 5.589ns (77.636%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 5.411 - 3.968 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.564     1.564    hdmi_inst/timing_inst/clk_out1
    SLICE_X20Y3          FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.456     2.020 r  hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/Q
                         net (fo=1, routed)           1.342     3.362    hdmi_inst/timing_inst/harmonies_reg[17][phase][11]
    SLICE_X19Y17         LUT6 (Prop_lut6_I3_O)        0.124     3.486 r  hdmi_inst/timing_inst/harmonies[0][phase][12]_i_42/O
                         net (fo=1, routed)           0.000     3.486    hdmi_inst/timing_inst/harmonies[0][phase][12]_i_42_n_0
    SLICE_X19Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     3.724 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_22/O
                         net (fo=1, routed)           0.000     3.724    hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_22_n_0
    SLICE_X19Y17         MUXF8 (Prop_muxf8_I0_O)      0.104     3.828 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_10/O
                         net (fo=2, routed)           0.918     4.747    hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_10_n_0
    SLICE_X26Y12         LUT5 (Prop_lut5_I2_O)        0.316     5.063 r  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_51/O
                         net (fo=1, routed)           0.716     5.779    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_51_n_0
    SLICE_X27Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.903 f  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_26_rewire/O
                         net (fo=1, routed)           0.314     6.217    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_26_n_0
    SLICE_X25Y8          LUT6 (Prop_lut6_I5_O)        0.124     6.341 r  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_8_rewire/O
                         net (fo=72, routed)          1.200     7.541    hdmi_inst/timing_inst/audio_timer/harmonies_reg[12][phase][0]_1
    SLICE_X22Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.665 r  hdmi_inst/timing_inst/audio_timer/harmonies[18][phase][31]_i_1_comp_1/O
                         net (fo=40, routed)          1.098     8.763    hdmi_inst/timing_inst/audio_timer_n_48
    SLICE_X16Y8          FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[18][phase][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.968 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     5.422    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     2.299 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     3.877    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.968 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.442     5.411    hdmi_inst/timing_inst/clk_out1
    SLICE_X16Y8          FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[18][phase][17]/C
                         clock pessimism              0.080     5.491    
                         clock uncertainty           -0.218     5.273    
    SLICE_X16Y8          FDRE (Setup_fdre_C_R)       -0.429     4.844    hdmi_inst/timing_inst/harmonies_reg[18][phase][17]
  -------------------------------------------------------------------
                         required time                          4.844    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 -3.920    

Slack (VIOLATED) :        -3.904ns  (required time - arrival time)
  Source:                 hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/harmonies_reg[19][phase][29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out1_clk_wiz_0 rise@3.968ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 1.610ns (22.956%)  route 5.403ns (77.044%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 5.408 - 3.968 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.564     1.564    hdmi_inst/timing_inst/clk_out1
    SLICE_X20Y3          FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.456     2.020 r  hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/Q
                         net (fo=1, routed)           1.342     3.362    hdmi_inst/timing_inst/harmonies_reg[17][phase][11]
    SLICE_X19Y17         LUT6 (Prop_lut6_I3_O)        0.124     3.486 r  hdmi_inst/timing_inst/harmonies[0][phase][12]_i_42/O
                         net (fo=1, routed)           0.000     3.486    hdmi_inst/timing_inst/harmonies[0][phase][12]_i_42_n_0
    SLICE_X19Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     3.724 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_22/O
                         net (fo=1, routed)           0.000     3.724    hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_22_n_0
    SLICE_X19Y17         MUXF8 (Prop_muxf8_I0_O)      0.104     3.828 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_10/O
                         net (fo=2, routed)           0.918     4.747    hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_10_n_0
    SLICE_X26Y12         LUT5 (Prop_lut5_I2_O)        0.316     5.063 r  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_51/O
                         net (fo=1, routed)           0.716     5.779    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_51_n_0
    SLICE_X27Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.903 f  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_26_rewire/O
                         net (fo=1, routed)           0.314     6.217    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_26_n_0
    SLICE_X25Y8          LUT6 (Prop_lut6_I5_O)        0.124     6.341 r  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_8_rewire/O
                         net (fo=72, routed)          1.368     7.709    hdmi_inst/timing_inst/audio_timer/harmonies_reg[12][phase][0]_1
    SLICE_X17Y7          LUT6 (Prop_lut6_I2_O)        0.124     7.833 r  hdmi_inst/timing_inst/audio_timer/harmonies[19][phase][31]_i_1/O
                         net (fo=40, routed)          0.744     8.578    hdmi_inst/timing_inst/audio_timer_n_43
    SLICE_X14Y11         FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[19][phase][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.968 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     5.422    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     2.299 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     3.877    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.968 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.439     5.408    hdmi_inst/timing_inst/clk_out1
    SLICE_X14Y11         FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[19][phase][29]/C
                         clock pessimism              0.008     5.416    
                         clock uncertainty           -0.218     5.198    
    SLICE_X14Y11         FDRE (Setup_fdre_C_R)       -0.524     4.674    hdmi_inst/timing_inst/harmonies_reg[19][phase][29]
  -------------------------------------------------------------------
                         required time                          4.674    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                 -3.904    

Slack (VIOLATED) :        -3.882ns  (required time - arrival time)
  Source:                 hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/harmonies_reg[18][phase][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out1_clk_wiz_0 rise@3.968ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 1.610ns (22.443%)  route 5.564ns (77.557%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 5.408 - 3.968 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.564     1.564    hdmi_inst/timing_inst/clk_out1
    SLICE_X20Y3          FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.456     2.020 r  hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/Q
                         net (fo=1, routed)           1.342     3.362    hdmi_inst/timing_inst/harmonies_reg[17][phase][11]
    SLICE_X19Y17         LUT6 (Prop_lut6_I3_O)        0.124     3.486 r  hdmi_inst/timing_inst/harmonies[0][phase][12]_i_42/O
                         net (fo=1, routed)           0.000     3.486    hdmi_inst/timing_inst/harmonies[0][phase][12]_i_42_n_0
    SLICE_X19Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     3.724 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_22/O
                         net (fo=1, routed)           0.000     3.724    hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_22_n_0
    SLICE_X19Y17         MUXF8 (Prop_muxf8_I0_O)      0.104     3.828 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_10/O
                         net (fo=2, routed)           0.918     4.747    hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_10_n_0
    SLICE_X26Y12         LUT5 (Prop_lut5_I2_O)        0.316     5.063 r  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_51/O
                         net (fo=1, routed)           0.716     5.779    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_51_n_0
    SLICE_X27Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.903 f  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_26_rewire/O
                         net (fo=1, routed)           0.314     6.217    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_26_n_0
    SLICE_X25Y8          LUT6 (Prop_lut6_I5_O)        0.124     6.341 r  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_8_rewire/O
                         net (fo=72, routed)          1.200     7.541    hdmi_inst/timing_inst/audio_timer/harmonies_reg[12][phase][0]_1
    SLICE_X22Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.665 r  hdmi_inst/timing_inst/audio_timer/harmonies[18][phase][31]_i_1_comp_1/O
                         net (fo=40, routed)          1.073     8.738    hdmi_inst/timing_inst/audio_timer_n_48
    SLICE_X21Y13         FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[18][phase][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.968 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     5.422    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     2.299 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     3.877    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.968 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.439     5.408    hdmi_inst/timing_inst/clk_out1
    SLICE_X21Y13         FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[18][phase][26]/C
                         clock pessimism              0.095     5.503    
                         clock uncertainty           -0.218     5.285    
    SLICE_X21Y13         FDRE (Setup_fdre_C_R)       -0.429     4.856    hdmi_inst/timing_inst/harmonies_reg[18][phase][26]
  -------------------------------------------------------------------
                         required time                          4.856    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                 -3.882    

Slack (VIOLATED) :        -3.882ns  (required time - arrival time)
  Source:                 hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/harmonies_reg[18][phase][29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out1_clk_wiz_0 rise@3.968ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 1.610ns (22.443%)  route 5.564ns (77.557%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 5.408 - 3.968 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.564     1.564    hdmi_inst/timing_inst/clk_out1
    SLICE_X20Y3          FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.456     2.020 r  hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/Q
                         net (fo=1, routed)           1.342     3.362    hdmi_inst/timing_inst/harmonies_reg[17][phase][11]
    SLICE_X19Y17         LUT6 (Prop_lut6_I3_O)        0.124     3.486 r  hdmi_inst/timing_inst/harmonies[0][phase][12]_i_42/O
                         net (fo=1, routed)           0.000     3.486    hdmi_inst/timing_inst/harmonies[0][phase][12]_i_42_n_0
    SLICE_X19Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     3.724 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_22/O
                         net (fo=1, routed)           0.000     3.724    hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_22_n_0
    SLICE_X19Y17         MUXF8 (Prop_muxf8_I0_O)      0.104     3.828 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_10/O
                         net (fo=2, routed)           0.918     4.747    hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_10_n_0
    SLICE_X26Y12         LUT5 (Prop_lut5_I2_O)        0.316     5.063 r  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_51/O
                         net (fo=1, routed)           0.716     5.779    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_51_n_0
    SLICE_X27Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.903 f  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_26_rewire/O
                         net (fo=1, routed)           0.314     6.217    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_26_n_0
    SLICE_X25Y8          LUT6 (Prop_lut6_I5_O)        0.124     6.341 r  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_8_rewire/O
                         net (fo=72, routed)          1.200     7.541    hdmi_inst/timing_inst/audio_timer/harmonies_reg[12][phase][0]_1
    SLICE_X22Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.665 r  hdmi_inst/timing_inst/audio_timer/harmonies[18][phase][31]_i_1_comp_1/O
                         net (fo=40, routed)          1.073     8.738    hdmi_inst/timing_inst/audio_timer_n_48
    SLICE_X21Y13         FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[18][phase][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.968 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     5.422    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     2.299 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     3.877    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.968 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.439     5.408    hdmi_inst/timing_inst/clk_out1
    SLICE_X21Y13         FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[18][phase][29]/C
                         clock pessimism              0.095     5.503    
                         clock uncertainty           -0.218     5.285    
    SLICE_X21Y13         FDRE (Setup_fdre_C_R)       -0.429     4.856    hdmi_inst/timing_inst/harmonies_reg[18][phase][29]
  -------------------------------------------------------------------
                         required time                          4.856    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                 -3.882    

Slack (VIOLATED) :        -3.882ns  (required time - arrival time)
  Source:                 hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/harmonies_reg[18][phase][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out1_clk_wiz_0 rise@3.968ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 1.610ns (22.443%)  route 5.564ns (77.557%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 5.408 - 3.968 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.564     1.564    hdmi_inst/timing_inst/clk_out1
    SLICE_X20Y3          FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.456     2.020 r  hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/Q
                         net (fo=1, routed)           1.342     3.362    hdmi_inst/timing_inst/harmonies_reg[17][phase][11]
    SLICE_X19Y17         LUT6 (Prop_lut6_I3_O)        0.124     3.486 r  hdmi_inst/timing_inst/harmonies[0][phase][12]_i_42/O
                         net (fo=1, routed)           0.000     3.486    hdmi_inst/timing_inst/harmonies[0][phase][12]_i_42_n_0
    SLICE_X19Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     3.724 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_22/O
                         net (fo=1, routed)           0.000     3.724    hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_22_n_0
    SLICE_X19Y17         MUXF8 (Prop_muxf8_I0_O)      0.104     3.828 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_10/O
                         net (fo=2, routed)           0.918     4.747    hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_10_n_0
    SLICE_X26Y12         LUT5 (Prop_lut5_I2_O)        0.316     5.063 r  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_51/O
                         net (fo=1, routed)           0.716     5.779    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_51_n_0
    SLICE_X27Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.903 f  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_26_rewire/O
                         net (fo=1, routed)           0.314     6.217    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_26_n_0
    SLICE_X25Y8          LUT6 (Prop_lut6_I5_O)        0.124     6.341 r  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_8_rewire/O
                         net (fo=72, routed)          1.200     7.541    hdmi_inst/timing_inst/audio_timer/harmonies_reg[12][phase][0]_1
    SLICE_X22Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.665 r  hdmi_inst/timing_inst/audio_timer/harmonies[18][phase][31]_i_1_comp_1/O
                         net (fo=40, routed)          1.073     8.738    hdmi_inst/timing_inst/audio_timer_n_48
    SLICE_X21Y13         FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[18][phase][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.968 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     5.422    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     2.299 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     3.877    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.968 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.439     5.408    hdmi_inst/timing_inst/clk_out1
    SLICE_X21Y13         FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[18][phase][30]/C
                         clock pessimism              0.095     5.503    
                         clock uncertainty           -0.218     5.285    
    SLICE_X21Y13         FDRE (Setup_fdre_C_R)       -0.429     4.856    hdmi_inst/timing_inst/harmonies_reg[18][phase][30]
  -------------------------------------------------------------------
                         required time                          4.856    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                 -3.882    

Slack (VIOLATED) :        -3.882ns  (required time - arrival time)
  Source:                 hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/harmonies_reg[18][phase][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out1_clk_wiz_0 rise@3.968ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 1.610ns (22.443%)  route 5.564ns (77.557%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 5.408 - 3.968 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.564     1.564    hdmi_inst/timing_inst/clk_out1
    SLICE_X20Y3          FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.456     2.020 r  hdmi_inst/timing_inst/harmonies_reg[17][phase][11]/Q
                         net (fo=1, routed)           1.342     3.362    hdmi_inst/timing_inst/harmonies_reg[17][phase][11]
    SLICE_X19Y17         LUT6 (Prop_lut6_I3_O)        0.124     3.486 r  hdmi_inst/timing_inst/harmonies[0][phase][12]_i_42/O
                         net (fo=1, routed)           0.000     3.486    hdmi_inst/timing_inst/harmonies[0][phase][12]_i_42_n_0
    SLICE_X19Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     3.724 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_22/O
                         net (fo=1, routed)           0.000     3.724    hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_22_n_0
    SLICE_X19Y17         MUXF8 (Prop_muxf8_I0_O)      0.104     3.828 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_10/O
                         net (fo=2, routed)           0.918     4.747    hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_10_n_0
    SLICE_X26Y12         LUT5 (Prop_lut5_I2_O)        0.316     5.063 r  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_51/O
                         net (fo=1, routed)           0.716     5.779    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_51_n_0
    SLICE_X27Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.903 f  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_26_rewire/O
                         net (fo=1, routed)           0.314     6.217    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_26_n_0
    SLICE_X25Y8          LUT6 (Prop_lut6_I5_O)        0.124     6.341 r  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_8_rewire/O
                         net (fo=72, routed)          1.200     7.541    hdmi_inst/timing_inst/audio_timer/harmonies_reg[12][phase][0]_1
    SLICE_X22Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.665 r  hdmi_inst/timing_inst/audio_timer/harmonies[18][phase][31]_i_1_comp_1/O
                         net (fo=40, routed)          1.073     8.738    hdmi_inst/timing_inst/audio_timer_n_48
    SLICE_X21Y13         FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[18][phase][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.968 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     5.422    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     2.299 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     3.877    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.968 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.439     5.408    hdmi_inst/timing_inst/clk_out1
    SLICE_X21Y13         FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[18][phase][31]/C
                         clock pessimism              0.095     5.503    
                         clock uncertainty           -0.218     5.285    
    SLICE_X21Y13         FDRE (Setup_fdre_C_R)       -0.429     4.856    hdmi_inst/timing_inst/harmonies_reg[18][phase][31]
  -------------------------------------------------------------------
                         required time                          4.856    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                 -3.882    

Slack (VIOLATED) :        -3.875ns  (required time - arrival time)
  Source:                 hdmi_inst/timing_inst/harmony_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/harmonies_reg[28][val][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out1_clk_wiz_0 rise@3.968ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 1.492ns (20.108%)  route 5.928ns (79.892%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 5.418 - 3.968 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.565     1.565    hdmi_inst/timing_inst/clk_out1
    SLICE_X25Y7          FDRE                                         r  hdmi_inst/timing_inst/harmony_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     2.021 r  hdmi_inst/timing_inst/harmony_idx_reg[0]/Q
                         net (fo=397, routed)         1.589     3.611    hdmi_inst/timing_inst/harmony_idx_reg[0]
    SLICE_X22Y14         LUT6 (Prop_lut6_I4_O)        0.124     3.735 r  hdmi_inst/timing_inst/harmonies[0][phase][12]_i_35/O
                         net (fo=1, routed)           0.000     3.735    hdmi_inst/timing_inst/harmonies[0][phase][12]_i_35_n_0
    SLICE_X22Y14         MUXF7 (Prop_muxf7_I1_O)      0.247     3.982 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_18/O
                         net (fo=1, routed)           0.000     3.982    hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_18_n_0
    SLICE_X22Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     4.080 r  hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_7/O
                         net (fo=2, routed)           0.729     4.808    hdmi_inst/timing_inst/harmonies_reg[0][phase][12]_i_7_n_0
    SLICE_X24Y9          LUT5 (Prop_lut5_I2_O)        0.319     5.127 r  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_14/O
                         net (fo=3, routed)           1.130     6.258    hdmi_inst/timing_inst/harmonies[0][phase][31]_i_14_n_0
    SLICE_X24Y7          LUT6 (Prop_lut6_I2_O)        0.124     6.382 f  hdmi_inst/timing_inst/harmonies[0][phase][31]_i_6_rewire/O
                         net (fo=70, routed)          1.376     7.758    hdmi_inst/timing_inst/audio_timer/harmonies_reg[12][phase][0]
    SLICE_X19Y4          LUT5 (Prop_lut5_I0_O)        0.124     7.882 r  hdmi_inst/timing_inst/audio_timer/harmonies[28][phase][31]_i_1/O
                         net (fo=40, routed)          1.103     8.985    hdmi_inst/timing_inst/audio_timer_n_6
    SLICE_X28Y2          FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[28][val][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.968 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     5.422    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     2.299 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     3.877    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.968 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.449     5.418    hdmi_inst/timing_inst/clk_out1
    SLICE_X28Y2          FDRE                                         r  hdmi_inst/timing_inst/harmonies_reg[28][val][2]/C
                         clock pessimism              0.080     5.498    
                         clock uncertainty           -0.218     5.280    
    SLICE_X28Y2          FDRE (Setup_fdre_C_CE)      -0.169     5.111    hdmi_inst/timing_inst/harmonies_reg[28][val][2]
  -------------------------------------------------------------------
                         required time                          5.111    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                 -3.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 hdmi_inst/timing_inst/audio_send_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/header_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.557     0.557    hdmi_inst/timing_inst/clk_out1
    SLICE_X31Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_send_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  hdmi_inst/timing_inst/audio_send_clk_reg/Q
                         net (fo=16, routed)          0.123     0.820    hdmi_inst/timing_inst/audio_send_clk
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.045     0.865 r  hdmi_inst/timing_inst/header[0]_i_1/O
                         net (fo=1, routed)           0.000     0.865    hdmi_inst/timing_inst/header1_out[0]
    SLICE_X30Y19         FDRE                                         r  hdmi_inst/timing_inst/header_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.825     0.825    hdmi_inst/timing_inst/clk_out1
    SLICE_X30Y19         FDRE                                         r  hdmi_inst/timing_inst/header_reg[0]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.120     0.690    hdmi_inst/timing_inst/header_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 hdmi_inst/timing_inst/audio_sampleL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/audio_bufferL_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.129%)  route 0.133ns (50.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.552     0.552    hdmi_inst/timing_inst/clk_out1
    SLICE_X19Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_sampleL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.128     0.680 r  hdmi_inst/timing_inst/audio_sampleL_reg[6]/Q
                         net (fo=4, routed)           0.133     0.812    hdmi_inst/timing_inst/audio_sampleL_reg_n_0_[6]
    SLICE_X21Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_bufferL_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.822     0.822    hdmi_inst/timing_inst/clk_out1
    SLICE_X21Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_bufferL_reg[3][6]/C
                         clock pessimism             -0.234     0.588    
    SLICE_X21Y19         FDRE (Hold_fdre_C_D)         0.017     0.605    hdmi_inst/timing_inst/audio_bufferL_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 hdmi_inst/timing_inst/audio_sampleL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/audio_bufferL_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.835%)  route 0.173ns (55.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.552     0.552    hdmi_inst/timing_inst/clk_out1
    SLICE_X17Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_sampleL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  hdmi_inst/timing_inst/audio_sampleL_reg[2]/Q
                         net (fo=4, routed)           0.173     0.866    hdmi_inst/timing_inst/audio_sampleL_reg_n_0_[2]
    SLICE_X20Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_bufferL_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.822     0.822    hdmi_inst/timing_inst/clk_out1
    SLICE_X20Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_bufferL_reg[3][2]/C
                         clock pessimism             -0.234     0.588    
    SLICE_X20Y19         FDRE (Hold_fdre_C_D)         0.070     0.658    hdmi_inst/timing_inst/audio_bufferL_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 hdmi_inst/timing_inst/audio_sampleL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/audio_bufferL_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.350%)  route 0.177ns (55.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.552     0.552    hdmi_inst/timing_inst/clk_out1
    SLICE_X19Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_sampleL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  hdmi_inst/timing_inst/audio_sampleL_reg[0]/Q
                         net (fo=4, routed)           0.177     0.870    hdmi_inst/timing_inst/audio_sampleL_reg_n_0_[0]
    SLICE_X20Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_bufferL_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.822     0.822    hdmi_inst/timing_inst/clk_out1
    SLICE_X20Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_bufferL_reg[3][0]/C
                         clock pessimism             -0.234     0.588    
    SLICE_X20Y19         FDRE (Hold_fdre_C_D)         0.070     0.658    hdmi_inst/timing_inst/audio_bufferL_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 hdmi_inst/timing_inst/audio_bufferL_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/audio_bufferL_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.610%)  route 0.161ns (46.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.550     0.550    hdmi_inst/timing_inst/clk_out1
    SLICE_X20Y23         FDRE                                         r  hdmi_inst/timing_inst/audio_bufferL_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  hdmi_inst/timing_inst/audio_bufferL_reg[1][4]/Q
                         net (fo=13, routed)          0.161     0.852    hdmi_inst/timing_inst/p_0_in456_in
    SLICE_X19Y23         LUT6 (Prop_lut6_I0_O)        0.045     0.897 r  hdmi_inst/timing_inst/audio_bufferL[0][4]_i_1/O
                         net (fo=1, routed)           0.000     0.897    hdmi_inst/timing_inst/audio_bufferL[0][4]_i_1_n_0
    SLICE_X19Y23         FDRE                                         r  hdmi_inst/timing_inst/audio_bufferL_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.816     0.816    hdmi_inst/timing_inst/clk_out1
    SLICE_X19Y23         FDRE                                         r  hdmi_inst/timing_inst/audio_bufferL_reg[0][4]/C
                         clock pessimism             -0.234     0.582    
    SLICE_X19Y23         FDRE (Hold_fdre_C_D)         0.091     0.673    hdmi_inst/timing_inst/audio_bufferL_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 hdmi_inst/timing_inst/audio_sampleL_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/audio_bufferL_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.144%)  route 0.194ns (57.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.552     0.552    hdmi_inst/timing_inst/clk_out1
    SLICE_X19Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_sampleL_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  hdmi_inst/timing_inst/audio_sampleL_reg[4]/Q
                         net (fo=4, routed)           0.194     0.886    hdmi_inst/timing_inst/audio_sampleL_reg_n_0_[4]
    SLICE_X20Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_bufferL_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.822     0.822    hdmi_inst/timing_inst/clk_out1
    SLICE_X20Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_bufferL_reg[3][4]/C
                         clock pessimism             -0.234     0.588    
    SLICE_X20Y19         FDRE (Hold_fdre_C_D)         0.072     0.660    hdmi_inst/timing_inst/audio_bufferL_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 hdmi_inst/timing_inst/audio_sampleL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/audio_bufferL_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.458%)  route 0.191ns (57.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.552     0.552    hdmi_inst/timing_inst/clk_out1
    SLICE_X19Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_sampleL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  hdmi_inst/timing_inst/audio_sampleL_reg[1]/Q
                         net (fo=4, routed)           0.191     0.884    hdmi_inst/timing_inst/audio_sampleL_reg_n_0_[1]
    SLICE_X20Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_bufferL_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.822     0.822    hdmi_inst/timing_inst/clk_out1
    SLICE_X20Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_bufferL_reg[3][1]/C
                         clock pessimism             -0.234     0.588    
    SLICE_X20Y19         FDRE (Hold_fdre_C_D)         0.066     0.654    hdmi_inst/timing_inst/audio_bufferL_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 hdmi_inst/timing_inst/audio_sampleL_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/audio_bufferL_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.334%)  route 0.200ns (58.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.552     0.552    hdmi_inst/timing_inst/clk_out1
    SLICE_X19Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_sampleL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  hdmi_inst/timing_inst/audio_sampleL_reg[3]/Q
                         net (fo=4, routed)           0.200     0.893    hdmi_inst/timing_inst/audio_sampleL_reg_n_0_[3]
    SLICE_X21Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_bufferL_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.822     0.822    hdmi_inst/timing_inst/clk_out1
    SLICE_X21Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_bufferL_reg[3][3]/C
                         clock pessimism             -0.234     0.588    
    SLICE_X21Y19         FDRE (Hold_fdre_C_D)         0.070     0.658    hdmi_inst/timing_inst/audio_bufferL_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 hdmi_inst/timing_inst/audio_sampleL_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/audio_bufferL_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.244%)  route 0.184ns (49.756%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.552     0.552    hdmi_inst/timing_inst/clk_out1
    SLICE_X19Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_sampleL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  hdmi_inst/timing_inst/audio_sampleL_reg[3]/Q
                         net (fo=4, routed)           0.184     0.877    hdmi_inst/timing_inst/audio_sampleL_reg_n_0_[3]
    SLICE_X20Y20         LUT4 (Prop_lut4_I3_O)        0.045     0.922 r  hdmi_inst/timing_inst/audio_bufferL[2][3]_i_1/O
                         net (fo=1, routed)           0.000     0.922    hdmi_inst/timing_inst/audio_bufferL[2][3]_i_1_n_0
    SLICE_X20Y20         FDRE                                         r  hdmi_inst/timing_inst/audio_bufferL_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.821     0.821    hdmi_inst/timing_inst/clk_out1
    SLICE_X20Y20         FDRE                                         r  hdmi_inst/timing_inst/audio_bufferL_reg[2][3]/C
                         clock pessimism             -0.234     0.587    
    SLICE_X20Y20         FDRE (Hold_fdre_C_D)         0.091     0.678    hdmi_inst/timing_inst/audio_bufferL_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 hdmi_inst/timing_inst/h_var_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/timing_inst/h_var_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.234%)  route 0.216ns (53.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.560     0.560    hdmi_inst/timing_inst/clk_out1
    SLICE_X33Y16         FDRE                                         r  hdmi_inst/timing_inst/h_var_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  hdmi_inst/timing_inst/h_var_reg[5]/Q
                         net (fo=31, routed)          0.216     0.917    hdmi_inst/timing_inst/hcount[5]
    SLICE_X30Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.962 r  hdmi_inst/timing_inst/h_var[8]_i_1/O
                         net (fo=1, routed)           0.000     0.962    hdmi_inst/timing_inst/h_var[8]_i_1_n_0
    SLICE_X30Y16         FDRE                                         r  hdmi_inst/timing_inst/h_var_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.828     0.828    hdmi_inst/timing_inst/clk_out1
    SLICE_X30Y16         FDRE                                         r  hdmi_inst/timing_inst/h_var_reg[8]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X30Y16         FDRE (Hold_fdre_C_D)         0.120     0.714    hdmi_inst/timing_inst/h_var_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.984 }
Period(ns):         3.968
Sources:            { MMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.968       1.813      BUFGCTRL_X0Y0    MMCM/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.968       2.719      MMCME2_ADV_X1Y0  MMCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         3.968       2.968      SLICE_X32Y20     hdmi_inst/data_b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.968       2.968      SLICE_X32Y20     hdmi_inst/data_b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.968       2.968      SLICE_X32Y21     hdmi_inst/data_g_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.968       2.968      SLICE_X32Y21     hdmi_inst/data_g_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.968       2.968      SLICE_X32Y18     hdmi_inst/data_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.968       2.968      SLICE_X32Y18     hdmi_inst/data_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.968       2.968      SLICE_X37Y16     hdmi_inst/timing_inst/CTL10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.968       2.968      SLICE_X37Y16     hdmi_inst/timing_inst/CTL32_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.968       209.392    MMCME2_ADV_X1Y0  MMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y20     hdmi_inst/data_b_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y20     hdmi_inst/data_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y20     hdmi_inst/data_b_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y20     hdmi_inst/data_b_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y21     hdmi_inst/data_g_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y21     hdmi_inst/data_g_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y21     hdmi_inst/data_g_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y21     hdmi_inst/data_g_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y18     hdmi_inst/data_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y18     hdmi_inst/data_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y20     hdmi_inst/data_b_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y20     hdmi_inst/data_b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y20     hdmi_inst/data_b_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y20     hdmi_inst/data_b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y21     hdmi_inst/data_g_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y21     hdmi_inst/data_g_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y21     hdmi_inst/data_g_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y21     hdmi_inst/data_g_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y18     hdmi_inst/data_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X32Y18     hdmi_inst/data_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    MMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  MMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X1Y0  MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y0  MMCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       76.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.249ns  (required time - arrival time)
  Source:                 uart_clk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 2.667ns (37.818%)  route 4.385ns (62.182%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.087    uart_clk/clk_12Mhz
    SLICE_X18Y39         FDRE                                         r  uart_clk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  uart_clk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.643     6.248    uart_clk/cnt_reg[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  uart_clk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.828    uart_clk/cnt_reg[0]_i_17_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  uart_clk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.942    uart_clk/cnt_reg[0]_i_13_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  uart_clk/cnt_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     7.056    uart_clk/cnt_reg[0]_i_14__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  uart_clk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.170    uart_clk/cnt_reg[0]_i_16_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  uart_clk/cnt_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     7.284    uart_clk/cnt_reg[0]_i_15__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  uart_clk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.398    uart_clk/cnt_reg[0]_i_10_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  uart_clk/cnt_reg[0]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.512    uart_clk/cnt_reg[0]_i_11__1_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 f  uart_clk/cnt_reg[0]_i_12__1/O[1]
                         net (fo=1, routed)           0.803     8.649    uart_clk/p_0_in[30]
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.303     8.952 f  uart_clk/cnt[0]_i_7__1/O
                         net (fo=1, routed)           1.100    10.052    uart_clk/cnt[0]_i_7__1_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.176 r  uart_clk/cnt[0]_i_1__1/O
                         net (fo=33, routed)          1.839    12.015    uart_clk/clear
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    12.139 r  uart_clk/clk_out_i_1/O
                         net (fo=1, routed)           0.000    12.139    uart_clk/clk_out_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  uart_clk/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    88.121    uart_clk/clk_12Mhz
    SLICE_X16Y46         FDRE                                         r  uart_clk/clk_out_reg/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.029    88.388    uart_clk/clk_out_reg
  -------------------------------------------------------------------
                         required time                         88.388    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                 76.249    

Slack (MET) :             76.426ns  (required time - arrival time)
  Source:                 uart_clk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 2.543ns (40.226%)  route 3.779ns (59.774%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.087    uart_clk/clk_12Mhz
    SLICE_X18Y39         FDRE                                         r  uart_clk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  uart_clk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.643     6.248    uart_clk/cnt_reg[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  uart_clk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.828    uart_clk/cnt_reg[0]_i_17_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  uart_clk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.942    uart_clk/cnt_reg[0]_i_13_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  uart_clk/cnt_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     7.056    uart_clk/cnt_reg[0]_i_14__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  uart_clk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.170    uart_clk/cnt_reg[0]_i_16_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  uart_clk/cnt_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     7.284    uart_clk/cnt_reg[0]_i_15__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  uart_clk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.398    uart_clk/cnt_reg[0]_i_10_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  uart_clk/cnt_reg[0]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.512    uart_clk/cnt_reg[0]_i_11__1_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 f  uart_clk/cnt_reg[0]_i_12__1/O[1]
                         net (fo=1, routed)           0.803     8.649    uart_clk/p_0_in[30]
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.303     8.952 f  uart_clk/cnt[0]_i_7__1/O
                         net (fo=1, routed)           1.100    10.052    uart_clk/cnt[0]_i_7__1_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.176 r  uart_clk/cnt[0]_i_1__1/O
                         net (fo=33, routed)          1.233    11.409    uart_clk/clear
    SLICE_X18Y46         FDRE                                         r  uart_clk/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    88.121    uart_clk/clk_12Mhz
    SLICE_X18Y46         FDRE                                         r  uart_clk/cnt_reg[28]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.524    87.835    uart_clk/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         87.835    
                         arrival time                         -11.409    
  -------------------------------------------------------------------
                         slack                                 76.426    

Slack (MET) :             76.426ns  (required time - arrival time)
  Source:                 uart_clk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 2.543ns (40.226%)  route 3.779ns (59.774%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.087    uart_clk/clk_12Mhz
    SLICE_X18Y39         FDRE                                         r  uart_clk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  uart_clk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.643     6.248    uart_clk/cnt_reg[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  uart_clk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.828    uart_clk/cnt_reg[0]_i_17_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  uart_clk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.942    uart_clk/cnt_reg[0]_i_13_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  uart_clk/cnt_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     7.056    uart_clk/cnt_reg[0]_i_14__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  uart_clk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.170    uart_clk/cnt_reg[0]_i_16_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  uart_clk/cnt_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     7.284    uart_clk/cnt_reg[0]_i_15__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  uart_clk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.398    uart_clk/cnt_reg[0]_i_10_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  uart_clk/cnt_reg[0]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.512    uart_clk/cnt_reg[0]_i_11__1_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 f  uart_clk/cnt_reg[0]_i_12__1/O[1]
                         net (fo=1, routed)           0.803     8.649    uart_clk/p_0_in[30]
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.303     8.952 f  uart_clk/cnt[0]_i_7__1/O
                         net (fo=1, routed)           1.100    10.052    uart_clk/cnt[0]_i_7__1_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.176 r  uart_clk/cnt[0]_i_1__1/O
                         net (fo=33, routed)          1.233    11.409    uart_clk/clear
    SLICE_X18Y46         FDRE                                         r  uart_clk/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    88.121    uart_clk/clk_12Mhz
    SLICE_X18Y46         FDRE                                         r  uart_clk/cnt_reg[29]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.524    87.835    uart_clk/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         87.835    
                         arrival time                         -11.409    
  -------------------------------------------------------------------
                         slack                                 76.426    

Slack (MET) :             76.426ns  (required time - arrival time)
  Source:                 uart_clk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 2.543ns (40.226%)  route 3.779ns (59.774%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.087    uart_clk/clk_12Mhz
    SLICE_X18Y39         FDRE                                         r  uart_clk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  uart_clk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.643     6.248    uart_clk/cnt_reg[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  uart_clk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.828    uart_clk/cnt_reg[0]_i_17_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  uart_clk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.942    uart_clk/cnt_reg[0]_i_13_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  uart_clk/cnt_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     7.056    uart_clk/cnt_reg[0]_i_14__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  uart_clk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.170    uart_clk/cnt_reg[0]_i_16_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  uart_clk/cnt_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     7.284    uart_clk/cnt_reg[0]_i_15__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  uart_clk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.398    uart_clk/cnt_reg[0]_i_10_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  uart_clk/cnt_reg[0]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.512    uart_clk/cnt_reg[0]_i_11__1_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 f  uart_clk/cnt_reg[0]_i_12__1/O[1]
                         net (fo=1, routed)           0.803     8.649    uart_clk/p_0_in[30]
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.303     8.952 f  uart_clk/cnt[0]_i_7__1/O
                         net (fo=1, routed)           1.100    10.052    uart_clk/cnt[0]_i_7__1_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.176 r  uart_clk/cnt[0]_i_1__1/O
                         net (fo=33, routed)          1.233    11.409    uart_clk/clear
    SLICE_X18Y46         FDRE                                         r  uart_clk/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    88.121    uart_clk/clk_12Mhz
    SLICE_X18Y46         FDRE                                         r  uart_clk/cnt_reg[30]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.524    87.835    uart_clk/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         87.835    
                         arrival time                         -11.409    
  -------------------------------------------------------------------
                         slack                                 76.426    

Slack (MET) :             76.426ns  (required time - arrival time)
  Source:                 uart_clk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 2.543ns (40.226%)  route 3.779ns (59.774%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.087    uart_clk/clk_12Mhz
    SLICE_X18Y39         FDRE                                         r  uart_clk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  uart_clk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.643     6.248    uart_clk/cnt_reg[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  uart_clk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.828    uart_clk/cnt_reg[0]_i_17_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  uart_clk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.942    uart_clk/cnt_reg[0]_i_13_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  uart_clk/cnt_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     7.056    uart_clk/cnt_reg[0]_i_14__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  uart_clk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.170    uart_clk/cnt_reg[0]_i_16_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  uart_clk/cnt_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     7.284    uart_clk/cnt_reg[0]_i_15__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  uart_clk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.398    uart_clk/cnt_reg[0]_i_10_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  uart_clk/cnt_reg[0]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.512    uart_clk/cnt_reg[0]_i_11__1_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 f  uart_clk/cnt_reg[0]_i_12__1/O[1]
                         net (fo=1, routed)           0.803     8.649    uart_clk/p_0_in[30]
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.303     8.952 f  uart_clk/cnt[0]_i_7__1/O
                         net (fo=1, routed)           1.100    10.052    uart_clk/cnt[0]_i_7__1_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.176 r  uart_clk/cnt[0]_i_1__1/O
                         net (fo=33, routed)          1.233    11.409    uart_clk/clear
    SLICE_X18Y46         FDRE                                         r  uart_clk/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    88.121    uart_clk/clk_12Mhz
    SLICE_X18Y46         FDRE                                         r  uart_clk/cnt_reg[31]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.524    87.835    uart_clk/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         87.835    
                         arrival time                         -11.409    
  -------------------------------------------------------------------
                         slack                                 76.426    

Slack (MET) :             76.574ns  (required time - arrival time)
  Source:                 uart_clk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 2.543ns (41.192%)  route 3.631ns (58.808%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.087    uart_clk/clk_12Mhz
    SLICE_X18Y39         FDRE                                         r  uart_clk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  uart_clk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.643     6.248    uart_clk/cnt_reg[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  uart_clk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.828    uart_clk/cnt_reg[0]_i_17_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  uart_clk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.942    uart_clk/cnt_reg[0]_i_13_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  uart_clk/cnt_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     7.056    uart_clk/cnt_reg[0]_i_14__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  uart_clk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.170    uart_clk/cnt_reg[0]_i_16_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  uart_clk/cnt_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     7.284    uart_clk/cnt_reg[0]_i_15__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  uart_clk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.398    uart_clk/cnt_reg[0]_i_10_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  uart_clk/cnt_reg[0]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.512    uart_clk/cnt_reg[0]_i_11__1_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 f  uart_clk/cnt_reg[0]_i_12__1/O[1]
                         net (fo=1, routed)           0.803     8.649    uart_clk/p_0_in[30]
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.303     8.952 f  uart_clk/cnt[0]_i_7__1/O
                         net (fo=1, routed)           1.100    10.052    uart_clk/cnt[0]_i_7__1_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.176 r  uart_clk/cnt[0]_i_1__1/O
                         net (fo=33, routed)          1.084    11.261    uart_clk/clear
    SLICE_X18Y45         FDRE                                         r  uart_clk/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    88.121    uart_clk/clk_12Mhz
    SLICE_X18Y45         FDRE                                         r  uart_clk/cnt_reg[24]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X18Y45         FDRE (Setup_fdre_C_R)       -0.524    87.835    uart_clk/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         87.835    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                 76.574    

Slack (MET) :             76.574ns  (required time - arrival time)
  Source:                 uart_clk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 2.543ns (41.192%)  route 3.631ns (58.808%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.087    uart_clk/clk_12Mhz
    SLICE_X18Y39         FDRE                                         r  uart_clk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  uart_clk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.643     6.248    uart_clk/cnt_reg[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  uart_clk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.828    uart_clk/cnt_reg[0]_i_17_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  uart_clk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.942    uart_clk/cnt_reg[0]_i_13_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  uart_clk/cnt_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     7.056    uart_clk/cnt_reg[0]_i_14__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  uart_clk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.170    uart_clk/cnt_reg[0]_i_16_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  uart_clk/cnt_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     7.284    uart_clk/cnt_reg[0]_i_15__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  uart_clk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.398    uart_clk/cnt_reg[0]_i_10_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  uart_clk/cnt_reg[0]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.512    uart_clk/cnt_reg[0]_i_11__1_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 f  uart_clk/cnt_reg[0]_i_12__1/O[1]
                         net (fo=1, routed)           0.803     8.649    uart_clk/p_0_in[30]
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.303     8.952 f  uart_clk/cnt[0]_i_7__1/O
                         net (fo=1, routed)           1.100    10.052    uart_clk/cnt[0]_i_7__1_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.176 r  uart_clk/cnt[0]_i_1__1/O
                         net (fo=33, routed)          1.084    11.261    uart_clk/clear
    SLICE_X18Y45         FDRE                                         r  uart_clk/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    88.121    uart_clk/clk_12Mhz
    SLICE_X18Y45         FDRE                                         r  uart_clk/cnt_reg[25]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X18Y45         FDRE (Setup_fdre_C_R)       -0.524    87.835    uart_clk/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         87.835    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                 76.574    

Slack (MET) :             76.574ns  (required time - arrival time)
  Source:                 uart_clk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 2.543ns (41.192%)  route 3.631ns (58.808%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.087    uart_clk/clk_12Mhz
    SLICE_X18Y39         FDRE                                         r  uart_clk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  uart_clk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.643     6.248    uart_clk/cnt_reg[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  uart_clk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.828    uart_clk/cnt_reg[0]_i_17_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  uart_clk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.942    uart_clk/cnt_reg[0]_i_13_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  uart_clk/cnt_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     7.056    uart_clk/cnt_reg[0]_i_14__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  uart_clk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.170    uart_clk/cnt_reg[0]_i_16_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  uart_clk/cnt_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     7.284    uart_clk/cnt_reg[0]_i_15__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  uart_clk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.398    uart_clk/cnt_reg[0]_i_10_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  uart_clk/cnt_reg[0]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.512    uart_clk/cnt_reg[0]_i_11__1_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 f  uart_clk/cnt_reg[0]_i_12__1/O[1]
                         net (fo=1, routed)           0.803     8.649    uart_clk/p_0_in[30]
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.303     8.952 f  uart_clk/cnt[0]_i_7__1/O
                         net (fo=1, routed)           1.100    10.052    uart_clk/cnt[0]_i_7__1_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.176 r  uart_clk/cnt[0]_i_1__1/O
                         net (fo=33, routed)          1.084    11.261    uart_clk/clear
    SLICE_X18Y45         FDRE                                         r  uart_clk/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    88.121    uart_clk/clk_12Mhz
    SLICE_X18Y45         FDRE                                         r  uart_clk/cnt_reg[26]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X18Y45         FDRE (Setup_fdre_C_R)       -0.524    87.835    uart_clk/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         87.835    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                 76.574    

Slack (MET) :             76.574ns  (required time - arrival time)
  Source:                 uart_clk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 2.543ns (41.192%)  route 3.631ns (58.808%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.087    uart_clk/clk_12Mhz
    SLICE_X18Y39         FDRE                                         r  uart_clk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  uart_clk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.643     6.248    uart_clk/cnt_reg[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  uart_clk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.828    uart_clk/cnt_reg[0]_i_17_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  uart_clk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.942    uart_clk/cnt_reg[0]_i_13_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  uart_clk/cnt_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     7.056    uart_clk/cnt_reg[0]_i_14__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  uart_clk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.170    uart_clk/cnt_reg[0]_i_16_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  uart_clk/cnt_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     7.284    uart_clk/cnt_reg[0]_i_15__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  uart_clk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.398    uart_clk/cnt_reg[0]_i_10_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  uart_clk/cnt_reg[0]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.512    uart_clk/cnt_reg[0]_i_11__1_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 f  uart_clk/cnt_reg[0]_i_12__1/O[1]
                         net (fo=1, routed)           0.803     8.649    uart_clk/p_0_in[30]
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.303     8.952 f  uart_clk/cnt[0]_i_7__1/O
                         net (fo=1, routed)           1.100    10.052    uart_clk/cnt[0]_i_7__1_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.176 r  uart_clk/cnt[0]_i_1__1/O
                         net (fo=33, routed)          1.084    11.261    uart_clk/clear
    SLICE_X18Y45         FDRE                                         r  uart_clk/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    88.121    uart_clk/clk_12Mhz
    SLICE_X18Y45         FDRE                                         r  uart_clk/cnt_reg[27]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X18Y45         FDRE (Setup_fdre_C_R)       -0.524    87.835    uart_clk/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         87.835    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                 76.574    

Slack (MET) :             76.722ns  (required time - arrival time)
  Source:                 uart_clk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.025ns  (logic 2.543ns (42.205%)  route 3.482ns (57.795%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.087    uart_clk/clk_12Mhz
    SLICE_X18Y39         FDRE                                         r  uart_clk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  uart_clk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.643     6.248    uart_clk/cnt_reg[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  uart_clk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.828    uart_clk/cnt_reg[0]_i_17_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  uart_clk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.942    uart_clk/cnt_reg[0]_i_13_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  uart_clk/cnt_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     7.056    uart_clk/cnt_reg[0]_i_14__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  uart_clk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.170    uart_clk/cnt_reg[0]_i_16_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  uart_clk/cnt_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     7.284    uart_clk/cnt_reg[0]_i_15__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  uart_clk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.398    uart_clk/cnt_reg[0]_i_10_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  uart_clk/cnt_reg[0]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.512    uart_clk/cnt_reg[0]_i_11__1_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 f  uart_clk/cnt_reg[0]_i_12__1/O[1]
                         net (fo=1, routed)           0.803     8.649    uart_clk/p_0_in[30]
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.303     8.952 f  uart_clk/cnt[0]_i_7__1/O
                         net (fo=1, routed)           1.100    10.052    uart_clk/cnt[0]_i_7__1_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.176 r  uart_clk/cnt[0]_i_1__1/O
                         net (fo=33, routed)          0.936    11.112    uart_clk/clear
    SLICE_X18Y44         FDRE                                         r  uart_clk/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    88.121    uart_clk/clk_12Mhz
    SLICE_X18Y44         FDRE                                         r  uart_clk/cnt_reg[20]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X18Y44         FDRE (Setup_fdre_C_R)       -0.524    87.835    uart_clk/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         87.835    
                         arrival time                         -11.112    
  -------------------------------------------------------------------
                         slack                                 76.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uart_clk/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.450    uart_clk/clk_12Mhz
    SLICE_X18Y43         FDRE                                         r  uart_clk/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  uart_clk/cnt_reg[18]/Q
                         net (fo=2, routed)           0.125     1.739    uart_clk/cnt_reg[18]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.849 r  uart_clk/cnt_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.849    uart_clk/cnt_reg[16]_i_1__1_n_5
    SLICE_X18Y43         FDRE                                         r  uart_clk/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.965    uart_clk/clk_12Mhz
    SLICE_X18Y43         FDRE                                         r  uart_clk/cnt_reg[18]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.134     1.584    uart_clk/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uart_clk/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.450    uart_clk/clk_12Mhz
    SLICE_X18Y44         FDRE                                         r  uart_clk/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  uart_clk/cnt_reg[22]/Q
                         net (fo=2, routed)           0.125     1.739    uart_clk/cnt_reg[22]
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.849 r  uart_clk/cnt_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.849    uart_clk/cnt_reg[20]_i_1__1_n_5
    SLICE_X18Y44         FDRE                                         r  uart_clk/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.965    uart_clk/clk_12Mhz
    SLICE_X18Y44         FDRE                                         r  uart_clk/cnt_reg[22]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X18Y44         FDRE (Hold_fdre_C_D)         0.134     1.584    uart_clk/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uart_clk/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.450    uart_clk/clk_12Mhz
    SLICE_X18Y45         FDRE                                         r  uart_clk/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  uart_clk/cnt_reg[26]/Q
                         net (fo=2, routed)           0.125     1.739    uart_clk/cnt_reg[26]
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.849 r  uart_clk/cnt_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.849    uart_clk/cnt_reg[24]_i_1__1_n_5
    SLICE_X18Y45         FDRE                                         r  uart_clk/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.965    uart_clk/clk_12Mhz
    SLICE_X18Y45         FDRE                                         r  uart_clk/cnt_reg[26]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X18Y45         FDRE (Hold_fdre_C_D)         0.134     1.584    uart_clk/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uart_clk/cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.450    uart_clk/clk_12Mhz
    SLICE_X18Y46         FDRE                                         r  uart_clk/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  uart_clk/cnt_reg[30]/Q
                         net (fo=2, routed)           0.125     1.739    uart_clk/cnt_reg[30]
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.849 r  uart_clk/cnt_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.849    uart_clk/cnt_reg[28]_i_1__1_n_5
    SLICE_X18Y46         FDRE                                         r  uart_clk/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.965    uart_clk/clk_12Mhz
    SLICE_X18Y46         FDRE                                         r  uart_clk/cnt_reg[30]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X18Y46         FDRE (Hold_fdre_C_D)         0.134     1.584    uart_clk/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uart_clk/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.449    uart_clk/clk_12Mhz
    SLICE_X18Y41         FDRE                                         r  uart_clk/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  uart_clk/cnt_reg[10]/Q
                         net (fo=2, routed)           0.125     1.738    uart_clk/cnt_reg[10]
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  uart_clk/cnt_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.848    uart_clk/cnt_reg[8]_i_1__1_n_5
    SLICE_X18Y41         FDRE                                         r  uart_clk/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.964    uart_clk/clk_12Mhz
    SLICE_X18Y41         FDRE                                         r  uart_clk/cnt_reg[10]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.134     1.583    uart_clk/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uart_clk/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.449    uart_clk/clk_12Mhz
    SLICE_X18Y42         FDRE                                         r  uart_clk/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  uart_clk/cnt_reg[14]/Q
                         net (fo=2, routed)           0.125     1.738    uart_clk/cnt_reg[14]
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  uart_clk/cnt_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.848    uart_clk/cnt_reg[12]_i_1__1_n_5
    SLICE_X18Y42         FDRE                                         r  uart_clk/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.964    uart_clk/clk_12Mhz
    SLICE_X18Y42         FDRE                                         r  uart_clk/cnt_reg[14]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.134     1.583    uart_clk/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uart_clk/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.448    uart_clk/clk_12Mhz
    SLICE_X18Y39         FDRE                                         r  uart_clk/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  uart_clk/cnt_reg[2]/Q
                         net (fo=2, routed)           0.125     1.737    uart_clk/cnt_reg[2]
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  uart_clk/cnt_reg[0]_i_2__1/O[2]
                         net (fo=1, routed)           0.000     1.847    uart_clk/cnt_reg[0]_i_2__1_n_5
    SLICE_X18Y39         FDRE                                         r  uart_clk/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.829     1.963    uart_clk/clk_12Mhz
    SLICE_X18Y39         FDRE                                         r  uart_clk/cnt_reg[2]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.134     1.582    uart_clk/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uart_clk/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.449    uart_clk/clk_12Mhz
    SLICE_X18Y40         FDRE                                         r  uart_clk/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  uart_clk/cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.738    uart_clk/cnt_reg[6]
    SLICE_X18Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  uart_clk/cnt_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.848    uart_clk/cnt_reg[4]_i_1__1_n_5
    SLICE_X18Y40         FDRE                                         r  uart_clk/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.964    uart_clk/clk_12Mhz
    SLICE_X18Y40         FDRE                                         r  uart_clk/cnt_reg[6]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.134     1.583    uart_clk/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 uart_clk/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.450    uart_clk/clk_12Mhz
    SLICE_X16Y46         FDRE                                         r  uart_clk/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uart_clk/clk_out_reg/Q
                         net (fo=2, routed)           0.185     1.776    uart_clk/clk_out
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.821 r  uart_clk/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.821    uart_clk/clk_out_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  uart_clk/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.965    uart_clk/clk_12Mhz
    SLICE_X16Y46         FDRE                                         r  uart_clk/clk_out_reg/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.091     1.541    uart_clk/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 uart_clk/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.450    uart_clk/clk_12Mhz
    SLICE_X18Y43         FDRE                                         r  uart_clk/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  uart_clk/cnt_reg[18]/Q
                         net (fo=2, routed)           0.125     1.739    uart_clk/cnt_reg[18]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.885 r  uart_clk/cnt_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.885    uart_clk/cnt_reg[16]_i_1__1_n_4
    SLICE_X18Y43         FDRE                                         r  uart_clk/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.965    uart_clk/clk_12Mhz
    SLICE_X18Y43         FDRE                                         r  uart_clk/cnt_reg[19]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.134     1.584    uart_clk/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk_12Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y4  clk_12Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y46   uart_clk/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X18Y39   uart_clk/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X18Y41   uart_clk/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X18Y41   uart_clk/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X18Y42   uart_clk/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X18Y42   uart_clk/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X18Y42   uart_clk/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X18Y42   uart_clk/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X18Y43   uart_clk/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   uart_clk/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   uart_clk/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X18Y39   uart_clk/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X18Y39   uart_clk/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X18Y41   uart_clk/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X18Y41   uart_clk/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X18Y41   uart_clk/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X18Y41   uart_clk/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X18Y42   uart_clk/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X18Y42   uart_clk/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   uart_clk/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   uart_clk/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X18Y39   uart_clk/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X18Y39   uart_clk/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X18Y41   uart_clk/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X18Y41   uart_clk/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X18Y41   uart_clk/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X18Y41   uart_clk/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X18Y42   uart_clk/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X18Y42   uart_clk/cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           274 Endpoints
Min Delay           274 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_inst/tdms_r/red_val4_carry_i_16/O
                            (internal pin)
  Destination:            hdmi_inst/tdms_r/disparity_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.650ns  (logic 4.843ns (33.057%)  route 9.807ns (66.943%))
  Logic Levels:           21  (CARRY4=8 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         LUT1                         0.000     0.000 r  hdmi_inst/tdms_r/red_val4_carry_i_16/O
                         net (fo=14, routed)          0.905     0.905    hdmi_inst/tdms_r/bottom[0]
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.354     1.259 r  hdmi_inst/tdms_r/red_val4_carry_i_17/O
                         net (fo=13, routed)          0.729     1.988    hdmi_inst/tdms_r/red_val4_carry_i_16_0
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.332     2.320 r  hdmi_inst/tdms_r/red_val4_carry_i_15/O
                         net (fo=10, routed)          0.296     2.617    hdmi_inst/tdms_r/bottom[1]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  hdmi_inst/tdms_r/red_val4_carry_i_18/O
                         net (fo=9, routed)           0.714     3.455    hdmi_inst/tdms_r/bottom[2]
    SLICE_X38Y14         LUT5 (Prop_lut5_I1_O)        0.124     3.579 r  hdmi_inst/tdms_r/red_val4_carry_i_20/O
                         net (fo=6, routed)           0.330     3.908    hdmi_inst/tdms_r/bottom[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.032 r  hdmi_inst/tdms_r/red_val4_carry_i_19/O
                         net (fo=4, routed)           0.970     5.002    hdmi_inst/tdms_r/bottom[4]
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.126 r  hdmi_inst/tdms_r/red_val4_carry_i_10/O
                         net (fo=7, routed)           0.826     5.952    hdmi_inst/tdms_r/red_val4_carry_i_19_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.150     6.102 r  hdmi_inst/tdms_r/red_val4_carry_i_11/O
                         net (fo=7, routed)           0.890     6.992    hdmi_inst/tdms_r/bottom[5]
    SLICE_X38Y17         LUT3 (Prop_lut3_I1_O)        0.354     7.346 r  hdmi_inst/tdms_r/red_val4_carry_i_12/O
                         net (fo=6, routed)           0.721     8.068    hdmi_inst/tdms_r/bottom[6]
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.332     8.400 f  hdmi_inst/tdms_r/red_val4_carry__0_i_5/O
                         net (fo=4, routed)           0.677     9.076    hdmi_inst/tdms_r/bottom[7]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.200 r  hdmi_inst/tdms_r/red_val4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.200    hdmi_inst/tdms_r_n_16
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.691 r  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744    10.435    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329    10.764 r  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.043    11.807    hdmi_inst/tdms_r/red_val[0]
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.124    11.931 r  hdmi_inst/tdms_r/disparity[5]_i_3/O
                         net (fo=1, routed)           0.000    11.931    hdmi_inst/tdms_r/disparity[5]_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.481 r  hdmi_inst/tdms_r/disparity_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.481    hdmi_inst/tdms_r/disparity_reg[5]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.595 r  hdmi_inst/tdms_r/disparity_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.595    hdmi_inst/tdms_r/disparity_reg[9]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.709 r  hdmi_inst/tdms_r/disparity_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.709    hdmi_inst/tdms_r/disparity_reg[13]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.823 r  hdmi_inst/tdms_r/disparity_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.823    hdmi_inst/tdms_r/disparity_reg[17]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.937 r  hdmi_inst/tdms_r/disparity_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.946    hdmi_inst/tdms_r/disparity_reg[21]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.060 r  hdmi_inst/tdms_r/disparity_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.060    hdmi_inst/tdms_r/disparity_reg[25]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.394 r  hdmi_inst/tdms_r/disparity_reg[29]_i_2/O[1]
                         net (fo=1, routed)           0.953    14.347    hdmi_inst/tdms_r/disparity0[27]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.303    14.650 r  hdmi_inst/tdms_r/disparity[27]_i_1__0/O
                         net (fo=1, routed)           0.000    14.650    hdmi_inst/tdms_r/p_1_in__0[27]
    SLICE_X36Y26         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/tdms_r/red_val4_carry_i_16/O
                            (internal pin)
  Destination:            hdmi_inst/tdms_r/disparity_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.627ns  (logic 4.957ns (33.890%)  route 9.670ns (66.110%))
  Logic Levels:           22  (CARRY4=9 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         LUT1                         0.000     0.000 r  hdmi_inst/tdms_r/red_val4_carry_i_16/O
                         net (fo=14, routed)          0.905     0.905    hdmi_inst/tdms_r/bottom[0]
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.354     1.259 r  hdmi_inst/tdms_r/red_val4_carry_i_17/O
                         net (fo=13, routed)          0.729     1.988    hdmi_inst/tdms_r/red_val4_carry_i_16_0
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.332     2.320 r  hdmi_inst/tdms_r/red_val4_carry_i_15/O
                         net (fo=10, routed)          0.296     2.617    hdmi_inst/tdms_r/bottom[1]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  hdmi_inst/tdms_r/red_val4_carry_i_18/O
                         net (fo=9, routed)           0.714     3.455    hdmi_inst/tdms_r/bottom[2]
    SLICE_X38Y14         LUT5 (Prop_lut5_I1_O)        0.124     3.579 r  hdmi_inst/tdms_r/red_val4_carry_i_20/O
                         net (fo=6, routed)           0.330     3.908    hdmi_inst/tdms_r/bottom[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.032 r  hdmi_inst/tdms_r/red_val4_carry_i_19/O
                         net (fo=4, routed)           0.970     5.002    hdmi_inst/tdms_r/bottom[4]
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.126 r  hdmi_inst/tdms_r/red_val4_carry_i_10/O
                         net (fo=7, routed)           0.826     5.952    hdmi_inst/tdms_r/red_val4_carry_i_19_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.150     6.102 r  hdmi_inst/tdms_r/red_val4_carry_i_11/O
                         net (fo=7, routed)           0.890     6.992    hdmi_inst/tdms_r/bottom[5]
    SLICE_X38Y17         LUT3 (Prop_lut3_I1_O)        0.354     7.346 r  hdmi_inst/tdms_r/red_val4_carry_i_12/O
                         net (fo=6, routed)           0.721     8.068    hdmi_inst/tdms_r/bottom[6]
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.332     8.400 f  hdmi_inst/tdms_r/red_val4_carry__0_i_5/O
                         net (fo=4, routed)           0.677     9.076    hdmi_inst/tdms_r/bottom[7]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.200 r  hdmi_inst/tdms_r/red_val4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.200    hdmi_inst/tdms_r_n_16
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.691 r  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744    10.435    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329    10.764 r  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.043    11.807    hdmi_inst/tdms_r/red_val[0]
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.124    11.931 r  hdmi_inst/tdms_r/disparity[5]_i_3/O
                         net (fo=1, routed)           0.000    11.931    hdmi_inst/tdms_r/disparity[5]_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.481 r  hdmi_inst/tdms_r/disparity_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.481    hdmi_inst/tdms_r/disparity_reg[5]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.595 r  hdmi_inst/tdms_r/disparity_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.595    hdmi_inst/tdms_r/disparity_reg[9]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.709 r  hdmi_inst/tdms_r/disparity_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.709    hdmi_inst/tdms_r/disparity_reg[13]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.823 r  hdmi_inst/tdms_r/disparity_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.823    hdmi_inst/tdms_r/disparity_reg[17]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.937 r  hdmi_inst/tdms_r/disparity_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.946    hdmi_inst/tdms_r/disparity_reg[21]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.060 r  hdmi_inst/tdms_r/disparity_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.060    hdmi_inst/tdms_r/disparity_reg[25]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.174 r  hdmi_inst/tdms_r/disparity_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.174    hdmi_inst/tdms_r/disparity_reg[29]_i_2_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.508 r  hdmi_inst/tdms_r/disparity_reg[31]_i_7/O[1]
                         net (fo=1, routed)           0.816    14.324    hdmi_inst/tdms_r/disparity0[31]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.303    14.627 r  hdmi_inst/tdms_r/disparity[31]_i_2__0/O
                         net (fo=1, routed)           0.000    14.627    hdmi_inst/tdms_r/p_1_in__0[31]
    SLICE_X36Y27         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/tdms_r/red_val4_carry_i_16/O
                            (internal pin)
  Destination:            hdmi_inst/tdms_r/d_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.574ns  (logic 3.238ns (22.218%)  route 11.336ns (77.782%))
  Logic Levels:           14  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         LUT1                         0.000     0.000 r  hdmi_inst/tdms_r/red_val4_carry_i_16/O
                         net (fo=14, routed)          0.905     0.905    hdmi_inst/tdms_r/bottom[0]
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.354     1.259 r  hdmi_inst/tdms_r/red_val4_carry_i_17/O
                         net (fo=13, routed)          0.729     1.988    hdmi_inst/tdms_r/red_val4_carry_i_16_0
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.332     2.320 r  hdmi_inst/tdms_r/red_val4_carry_i_15/O
                         net (fo=10, routed)          0.296     2.617    hdmi_inst/tdms_r/bottom[1]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  hdmi_inst/tdms_r/red_val4_carry_i_18/O
                         net (fo=9, routed)           0.714     3.455    hdmi_inst/tdms_r/bottom[2]
    SLICE_X38Y14         LUT5 (Prop_lut5_I1_O)        0.124     3.579 r  hdmi_inst/tdms_r/red_val4_carry_i_20/O
                         net (fo=6, routed)           0.330     3.908    hdmi_inst/tdms_r/bottom[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.032 r  hdmi_inst/tdms_r/red_val4_carry_i_19/O
                         net (fo=4, routed)           0.970     5.002    hdmi_inst/tdms_r/bottom[4]
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.126 r  hdmi_inst/tdms_r/red_val4_carry_i_10/O
                         net (fo=7, routed)           0.826     5.952    hdmi_inst/tdms_r/red_val4_carry_i_19_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.150     6.102 r  hdmi_inst/tdms_r/red_val4_carry_i_11/O
                         net (fo=7, routed)           0.890     6.992    hdmi_inst/tdms_r/bottom[5]
    SLICE_X38Y17         LUT3 (Prop_lut3_I1_O)        0.354     7.346 r  hdmi_inst/tdms_r/red_val4_carry_i_12/O
                         net (fo=6, routed)           0.721     8.068    hdmi_inst/tdms_r/bottom[6]
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.332     8.400 f  hdmi_inst/tdms_r/red_val4_carry__0_i_5/O
                         net (fo=4, routed)           0.677     9.076    hdmi_inst/tdms_r/bottom[7]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.200 r  hdmi_inst/tdms_r/red_val4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.200    hdmi_inst/tdms_r_n_16
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.691 f  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744    10.435    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329    10.764 f  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.113    11.877    hdmi_inst/tdms_r/red_val[0]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.124    12.001 r  hdmi_inst/tdms_r/disparity[31]_i_4/O
                         net (fo=36, routed)          2.421    14.422    hdmi_inst/timing_inst/d_out_reg[0]_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.152    14.574 r  hdmi_inst/timing_inst/d_out[4]_i_1__0/O
                         net (fo=1, routed)           0.000    14.574    hdmi_inst/tdms_r/D[2]
    SLICE_X33Y22         FDRE                                         r  hdmi_inst/tdms_r/d_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/tdms_r/red_val4_carry_i_16/O
                            (internal pin)
  Destination:            hdmi_inst/tdms_r/d_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.546ns  (logic 3.210ns (22.068%)  route 11.336ns (77.932%))
  Logic Levels:           14  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         LUT1                         0.000     0.000 r  hdmi_inst/tdms_r/red_val4_carry_i_16/O
                         net (fo=14, routed)          0.905     0.905    hdmi_inst/tdms_r/bottom[0]
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.354     1.259 r  hdmi_inst/tdms_r/red_val4_carry_i_17/O
                         net (fo=13, routed)          0.729     1.988    hdmi_inst/tdms_r/red_val4_carry_i_16_0
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.332     2.320 r  hdmi_inst/tdms_r/red_val4_carry_i_15/O
                         net (fo=10, routed)          0.296     2.617    hdmi_inst/tdms_r/bottom[1]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  hdmi_inst/tdms_r/red_val4_carry_i_18/O
                         net (fo=9, routed)           0.714     3.455    hdmi_inst/tdms_r/bottom[2]
    SLICE_X38Y14         LUT5 (Prop_lut5_I1_O)        0.124     3.579 r  hdmi_inst/tdms_r/red_val4_carry_i_20/O
                         net (fo=6, routed)           0.330     3.908    hdmi_inst/tdms_r/bottom[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.032 r  hdmi_inst/tdms_r/red_val4_carry_i_19/O
                         net (fo=4, routed)           0.970     5.002    hdmi_inst/tdms_r/bottom[4]
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.126 r  hdmi_inst/tdms_r/red_val4_carry_i_10/O
                         net (fo=7, routed)           0.826     5.952    hdmi_inst/tdms_r/red_val4_carry_i_19_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.150     6.102 r  hdmi_inst/tdms_r/red_val4_carry_i_11/O
                         net (fo=7, routed)           0.890     6.992    hdmi_inst/tdms_r/bottom[5]
    SLICE_X38Y17         LUT3 (Prop_lut3_I1_O)        0.354     7.346 r  hdmi_inst/tdms_r/red_val4_carry_i_12/O
                         net (fo=6, routed)           0.721     8.068    hdmi_inst/tdms_r/bottom[6]
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.332     8.400 f  hdmi_inst/tdms_r/red_val4_carry__0_i_5/O
                         net (fo=4, routed)           0.677     9.076    hdmi_inst/tdms_r/bottom[7]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.200 r  hdmi_inst/tdms_r/red_val4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.200    hdmi_inst/tdms_r_n_16
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.691 f  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744    10.435    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329    10.764 f  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.113    11.877    hdmi_inst/tdms_r/red_val[0]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.124    12.001 r  hdmi_inst/tdms_r/disparity[31]_i_4/O
                         net (fo=36, routed)          2.421    14.422    hdmi_inst/timing_inst/d_out_reg[0]_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I0_O)        0.124    14.546 r  hdmi_inst/timing_inst/d_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.546    hdmi_inst/tdms_r/D[1]
    SLICE_X33Y22         FDRE                                         r  hdmi_inst/tdms_r/d_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/tdms_r/red_val4_carry_i_16/O
                            (internal pin)
  Destination:            hdmi_inst/tdms_r/disparity_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.501ns  (logic 4.841ns (33.384%)  route 9.660ns (66.616%))
  Logic Levels:           22  (CARRY4=9 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         LUT1                         0.000     0.000 r  hdmi_inst/tdms_r/red_val4_carry_i_16/O
                         net (fo=14, routed)          0.905     0.905    hdmi_inst/tdms_r/bottom[0]
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.354     1.259 r  hdmi_inst/tdms_r/red_val4_carry_i_17/O
                         net (fo=13, routed)          0.729     1.988    hdmi_inst/tdms_r/red_val4_carry_i_16_0
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.332     2.320 r  hdmi_inst/tdms_r/red_val4_carry_i_15/O
                         net (fo=10, routed)          0.296     2.617    hdmi_inst/tdms_r/bottom[1]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  hdmi_inst/tdms_r/red_val4_carry_i_18/O
                         net (fo=9, routed)           0.714     3.455    hdmi_inst/tdms_r/bottom[2]
    SLICE_X38Y14         LUT5 (Prop_lut5_I1_O)        0.124     3.579 r  hdmi_inst/tdms_r/red_val4_carry_i_20/O
                         net (fo=6, routed)           0.330     3.908    hdmi_inst/tdms_r/bottom[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.032 r  hdmi_inst/tdms_r/red_val4_carry_i_19/O
                         net (fo=4, routed)           0.970     5.002    hdmi_inst/tdms_r/bottom[4]
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.126 r  hdmi_inst/tdms_r/red_val4_carry_i_10/O
                         net (fo=7, routed)           0.826     5.952    hdmi_inst/tdms_r/red_val4_carry_i_19_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.150     6.102 r  hdmi_inst/tdms_r/red_val4_carry_i_11/O
                         net (fo=7, routed)           0.890     6.992    hdmi_inst/tdms_r/bottom[5]
    SLICE_X38Y17         LUT3 (Prop_lut3_I1_O)        0.354     7.346 r  hdmi_inst/tdms_r/red_val4_carry_i_12/O
                         net (fo=6, routed)           0.721     8.068    hdmi_inst/tdms_r/bottom[6]
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.332     8.400 f  hdmi_inst/tdms_r/red_val4_carry__0_i_5/O
                         net (fo=4, routed)           0.677     9.076    hdmi_inst/tdms_r/bottom[7]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.200 r  hdmi_inst/tdms_r/red_val4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.200    hdmi_inst/tdms_r_n_16
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.691 r  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744    10.435    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329    10.764 r  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.043    11.807    hdmi_inst/tdms_r/red_val[0]
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.124    11.931 r  hdmi_inst/tdms_r/disparity[5]_i_3/O
                         net (fo=1, routed)           0.000    11.931    hdmi_inst/tdms_r/disparity[5]_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.481 r  hdmi_inst/tdms_r/disparity_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.481    hdmi_inst/tdms_r/disparity_reg[5]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.595 r  hdmi_inst/tdms_r/disparity_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.595    hdmi_inst/tdms_r/disparity_reg[9]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.709 r  hdmi_inst/tdms_r/disparity_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.709    hdmi_inst/tdms_r/disparity_reg[13]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.823 r  hdmi_inst/tdms_r/disparity_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.823    hdmi_inst/tdms_r/disparity_reg[17]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.937 r  hdmi_inst/tdms_r/disparity_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.946    hdmi_inst/tdms_r/disparity_reg[21]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.060 r  hdmi_inst/tdms_r/disparity_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.060    hdmi_inst/tdms_r/disparity_reg[25]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.174 r  hdmi_inst/tdms_r/disparity_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.174    hdmi_inst/tdms_r/disparity_reg[29]_i_2_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.396 r  hdmi_inst/tdms_r/disparity_reg[31]_i_7/O[0]
                         net (fo=1, routed)           0.806    14.202    hdmi_inst/tdms_r/disparity0[30]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.299    14.501 r  hdmi_inst/tdms_r/disparity[30]_i_1__0/O
                         net (fo=1, routed)           0.000    14.501    hdmi_inst/tdms_r/p_1_in__0[30]
    SLICE_X36Y27         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/tdms_r/red_val4_carry_i_16/O
                            (internal pin)
  Destination:            hdmi_inst/tdms_r/disparity_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.491ns  (logic 4.825ns (33.298%)  route 9.666ns (66.702%))
  Logic Levels:           21  (CARRY4=8 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         LUT1                         0.000     0.000 r  hdmi_inst/tdms_r/red_val4_carry_i_16/O
                         net (fo=14, routed)          0.905     0.905    hdmi_inst/tdms_r/bottom[0]
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.354     1.259 r  hdmi_inst/tdms_r/red_val4_carry_i_17/O
                         net (fo=13, routed)          0.729     1.988    hdmi_inst/tdms_r/red_val4_carry_i_16_0
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.332     2.320 r  hdmi_inst/tdms_r/red_val4_carry_i_15/O
                         net (fo=10, routed)          0.296     2.617    hdmi_inst/tdms_r/bottom[1]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  hdmi_inst/tdms_r/red_val4_carry_i_18/O
                         net (fo=9, routed)           0.714     3.455    hdmi_inst/tdms_r/bottom[2]
    SLICE_X38Y14         LUT5 (Prop_lut5_I1_O)        0.124     3.579 r  hdmi_inst/tdms_r/red_val4_carry_i_20/O
                         net (fo=6, routed)           0.330     3.908    hdmi_inst/tdms_r/bottom[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.032 r  hdmi_inst/tdms_r/red_val4_carry_i_19/O
                         net (fo=4, routed)           0.970     5.002    hdmi_inst/tdms_r/bottom[4]
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.126 r  hdmi_inst/tdms_r/red_val4_carry_i_10/O
                         net (fo=7, routed)           0.826     5.952    hdmi_inst/tdms_r/red_val4_carry_i_19_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.150     6.102 r  hdmi_inst/tdms_r/red_val4_carry_i_11/O
                         net (fo=7, routed)           0.890     6.992    hdmi_inst/tdms_r/bottom[5]
    SLICE_X38Y17         LUT3 (Prop_lut3_I1_O)        0.354     7.346 r  hdmi_inst/tdms_r/red_val4_carry_i_12/O
                         net (fo=6, routed)           0.721     8.068    hdmi_inst/tdms_r/bottom[6]
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.332     8.400 f  hdmi_inst/tdms_r/red_val4_carry__0_i_5/O
                         net (fo=4, routed)           0.677     9.076    hdmi_inst/tdms_r/bottom[7]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.200 r  hdmi_inst/tdms_r/red_val4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.200    hdmi_inst/tdms_r_n_16
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.691 r  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744    10.435    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329    10.764 r  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.043    11.807    hdmi_inst/tdms_r/red_val[0]
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.124    11.931 r  hdmi_inst/tdms_r/disparity[5]_i_3/O
                         net (fo=1, routed)           0.000    11.931    hdmi_inst/tdms_r/disparity[5]_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.481 r  hdmi_inst/tdms_r/disparity_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.481    hdmi_inst/tdms_r/disparity_reg[5]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.595 r  hdmi_inst/tdms_r/disparity_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.595    hdmi_inst/tdms_r/disparity_reg[9]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.709 r  hdmi_inst/tdms_r/disparity_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.709    hdmi_inst/tdms_r/disparity_reg[13]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.823 r  hdmi_inst/tdms_r/disparity_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.823    hdmi_inst/tdms_r/disparity_reg[17]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.937 r  hdmi_inst/tdms_r/disparity_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.946    hdmi_inst/tdms_r/disparity_reg[21]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.060 r  hdmi_inst/tdms_r/disparity_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.060    hdmi_inst/tdms_r/disparity_reg[25]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.373 r  hdmi_inst/tdms_r/disparity_reg[29]_i_2/O[3]
                         net (fo=1, routed)           0.811    14.185    hdmi_inst/tdms_r/disparity0[29]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.306    14.491 r  hdmi_inst/tdms_r/disparity[29]_i_1__0/O
                         net (fo=1, routed)           0.000    14.491    hdmi_inst/tdms_r/p_1_in__0[29]
    SLICE_X36Y27         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/tdms_r/red_val4_carry_i_16/O
                            (internal pin)
  Destination:            hdmi_inst/tdms_r/disparity_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.405ns  (logic 4.747ns (32.955%)  route 9.658ns (67.045%))
  Logic Levels:           21  (CARRY4=8 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         LUT1                         0.000     0.000 r  hdmi_inst/tdms_r/red_val4_carry_i_16/O
                         net (fo=14, routed)          0.905     0.905    hdmi_inst/tdms_r/bottom[0]
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.354     1.259 r  hdmi_inst/tdms_r/red_val4_carry_i_17/O
                         net (fo=13, routed)          0.729     1.988    hdmi_inst/tdms_r/red_val4_carry_i_16_0
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.332     2.320 r  hdmi_inst/tdms_r/red_val4_carry_i_15/O
                         net (fo=10, routed)          0.296     2.617    hdmi_inst/tdms_r/bottom[1]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  hdmi_inst/tdms_r/red_val4_carry_i_18/O
                         net (fo=9, routed)           0.714     3.455    hdmi_inst/tdms_r/bottom[2]
    SLICE_X38Y14         LUT5 (Prop_lut5_I1_O)        0.124     3.579 r  hdmi_inst/tdms_r/red_val4_carry_i_20/O
                         net (fo=6, routed)           0.330     3.908    hdmi_inst/tdms_r/bottom[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.032 r  hdmi_inst/tdms_r/red_val4_carry_i_19/O
                         net (fo=4, routed)           0.970     5.002    hdmi_inst/tdms_r/bottom[4]
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.126 r  hdmi_inst/tdms_r/red_val4_carry_i_10/O
                         net (fo=7, routed)           0.826     5.952    hdmi_inst/tdms_r/red_val4_carry_i_19_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.150     6.102 r  hdmi_inst/tdms_r/red_val4_carry_i_11/O
                         net (fo=7, routed)           0.890     6.992    hdmi_inst/tdms_r/bottom[5]
    SLICE_X38Y17         LUT3 (Prop_lut3_I1_O)        0.354     7.346 r  hdmi_inst/tdms_r/red_val4_carry_i_12/O
                         net (fo=6, routed)           0.721     8.068    hdmi_inst/tdms_r/bottom[6]
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.332     8.400 f  hdmi_inst/tdms_r/red_val4_carry__0_i_5/O
                         net (fo=4, routed)           0.677     9.076    hdmi_inst/tdms_r/bottom[7]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.200 r  hdmi_inst/tdms_r/red_val4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.200    hdmi_inst/tdms_r_n_16
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.691 r  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744    10.435    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329    10.764 r  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.043    11.807    hdmi_inst/tdms_r/red_val[0]
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.124    11.931 r  hdmi_inst/tdms_r/disparity[5]_i_3/O
                         net (fo=1, routed)           0.000    11.931    hdmi_inst/tdms_r/disparity[5]_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.481 r  hdmi_inst/tdms_r/disparity_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.481    hdmi_inst/tdms_r/disparity_reg[5]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.595 r  hdmi_inst/tdms_r/disparity_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.595    hdmi_inst/tdms_r/disparity_reg[9]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.709 r  hdmi_inst/tdms_r/disparity_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.709    hdmi_inst/tdms_r/disparity_reg[13]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.823 r  hdmi_inst/tdms_r/disparity_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.823    hdmi_inst/tdms_r/disparity_reg[17]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.937 r  hdmi_inst/tdms_r/disparity_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.946    hdmi_inst/tdms_r/disparity_reg[21]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.060 r  hdmi_inst/tdms_r/disparity_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.060    hdmi_inst/tdms_r/disparity_reg[25]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.299 r  hdmi_inst/tdms_r/disparity_reg[29]_i_2/O[2]
                         net (fo=1, routed)           0.803    14.103    hdmi_inst/tdms_r/disparity0[28]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.302    14.405 r  hdmi_inst/tdms_r/disparity[28]_i_1__0/O
                         net (fo=1, routed)           0.000    14.405    hdmi_inst/tdms_r/p_1_in__0[28]
    SLICE_X36Y26         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/tdms_r/red_val4_carry_i_16/O
                            (internal pin)
  Destination:            hdmi_inst/tdms_r/disparity_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.398ns  (logic 4.711ns (32.721%)  route 9.687ns (67.279%))
  Logic Levels:           20  (CARRY4=7 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         LUT1                         0.000     0.000 r  hdmi_inst/tdms_r/red_val4_carry_i_16/O
                         net (fo=14, routed)          0.905     0.905    hdmi_inst/tdms_r/bottom[0]
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.354     1.259 r  hdmi_inst/tdms_r/red_val4_carry_i_17/O
                         net (fo=13, routed)          0.729     1.988    hdmi_inst/tdms_r/red_val4_carry_i_16_0
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.332     2.320 r  hdmi_inst/tdms_r/red_val4_carry_i_15/O
                         net (fo=10, routed)          0.296     2.617    hdmi_inst/tdms_r/bottom[1]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  hdmi_inst/tdms_r/red_val4_carry_i_18/O
                         net (fo=9, routed)           0.714     3.455    hdmi_inst/tdms_r/bottom[2]
    SLICE_X38Y14         LUT5 (Prop_lut5_I1_O)        0.124     3.579 r  hdmi_inst/tdms_r/red_val4_carry_i_20/O
                         net (fo=6, routed)           0.330     3.908    hdmi_inst/tdms_r/bottom[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.032 r  hdmi_inst/tdms_r/red_val4_carry_i_19/O
                         net (fo=4, routed)           0.970     5.002    hdmi_inst/tdms_r/bottom[4]
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.126 r  hdmi_inst/tdms_r/red_val4_carry_i_10/O
                         net (fo=7, routed)           0.826     5.952    hdmi_inst/tdms_r/red_val4_carry_i_19_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.150     6.102 r  hdmi_inst/tdms_r/red_val4_carry_i_11/O
                         net (fo=7, routed)           0.890     6.992    hdmi_inst/tdms_r/bottom[5]
    SLICE_X38Y17         LUT3 (Prop_lut3_I1_O)        0.354     7.346 r  hdmi_inst/tdms_r/red_val4_carry_i_12/O
                         net (fo=6, routed)           0.721     8.068    hdmi_inst/tdms_r/bottom[6]
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.332     8.400 f  hdmi_inst/tdms_r/red_val4_carry__0_i_5/O
                         net (fo=4, routed)           0.677     9.076    hdmi_inst/tdms_r/bottom[7]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.200 r  hdmi_inst/tdms_r/red_val4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.200    hdmi_inst/tdms_r_n_16
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.691 r  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744    10.435    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329    10.764 r  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.043    11.807    hdmi_inst/tdms_r/red_val[0]
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.124    11.931 r  hdmi_inst/tdms_r/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    11.931    hdmi_inst/tdms_r/i__carry_i_5__1_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.481 r  hdmi_inst/tdms_r/disparity0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.481    hdmi_inst/tdms_r/disparity0_inferred__1/i__carry_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.595 r  hdmi_inst/tdms_r/disparity0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.595    hdmi_inst/tdms_r/disparity0_inferred__1/i__carry__0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.709 r  hdmi_inst/tdms_r/disparity0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.709    hdmi_inst/tdms_r/disparity0_inferred__1/i__carry__1_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.823 r  hdmi_inst/tdms_r/disparity0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.823    hdmi_inst/tdms_r/disparity0_inferred__1/i__carry__2_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.937 r  hdmi_inst/tdms_r/disparity0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    12.946    hdmi_inst/tdms_r/disparity0_inferred__1/i__carry__3_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.259 r  hdmi_inst/tdms_r/disparity0_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.832    14.092    hdmi_inst/tdms_r/disparity01_in[24]
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.306    14.398 r  hdmi_inst/tdms_r/disparity[24]_i_1__0/O
                         net (fo=1, routed)           0.000    14.398    hdmi_inst/tdms_r/p_1_in__0[24]
    SLICE_X36Y25         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/tdms_r/red_val4_carry_i_16/O
                            (internal pin)
  Destination:            hdmi_inst/tdms_r/disparity_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.387ns  (logic 4.727ns (32.856%)  route 9.660ns (67.144%))
  Logic Levels:           21  (CARRY4=8 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         LUT1                         0.000     0.000 r  hdmi_inst/tdms_r/red_val4_carry_i_16/O
                         net (fo=14, routed)          0.905     0.905    hdmi_inst/tdms_r/bottom[0]
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.354     1.259 r  hdmi_inst/tdms_r/red_val4_carry_i_17/O
                         net (fo=13, routed)          0.729     1.988    hdmi_inst/tdms_r/red_val4_carry_i_16_0
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.332     2.320 r  hdmi_inst/tdms_r/red_val4_carry_i_15/O
                         net (fo=10, routed)          0.296     2.617    hdmi_inst/tdms_r/bottom[1]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  hdmi_inst/tdms_r/red_val4_carry_i_18/O
                         net (fo=9, routed)           0.714     3.455    hdmi_inst/tdms_r/bottom[2]
    SLICE_X38Y14         LUT5 (Prop_lut5_I1_O)        0.124     3.579 r  hdmi_inst/tdms_r/red_val4_carry_i_20/O
                         net (fo=6, routed)           0.330     3.908    hdmi_inst/tdms_r/bottom[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.032 r  hdmi_inst/tdms_r/red_val4_carry_i_19/O
                         net (fo=4, routed)           0.970     5.002    hdmi_inst/tdms_r/bottom[4]
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.126 r  hdmi_inst/tdms_r/red_val4_carry_i_10/O
                         net (fo=7, routed)           0.826     5.952    hdmi_inst/tdms_r/red_val4_carry_i_19_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.150     6.102 r  hdmi_inst/tdms_r/red_val4_carry_i_11/O
                         net (fo=7, routed)           0.890     6.992    hdmi_inst/tdms_r/bottom[5]
    SLICE_X38Y17         LUT3 (Prop_lut3_I1_O)        0.354     7.346 r  hdmi_inst/tdms_r/red_val4_carry_i_12/O
                         net (fo=6, routed)           0.721     8.068    hdmi_inst/tdms_r/bottom[6]
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.332     8.400 f  hdmi_inst/tdms_r/red_val4_carry__0_i_5/O
                         net (fo=4, routed)           0.677     9.076    hdmi_inst/tdms_r/bottom[7]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.200 r  hdmi_inst/tdms_r/red_val4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.200    hdmi_inst/tdms_r_n_16
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.691 r  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744    10.435    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329    10.764 r  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.043    11.807    hdmi_inst/tdms_r/red_val[0]
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.124    11.931 r  hdmi_inst/tdms_r/disparity[5]_i_3/O
                         net (fo=1, routed)           0.000    11.931    hdmi_inst/tdms_r/disparity[5]_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.481 r  hdmi_inst/tdms_r/disparity_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.481    hdmi_inst/tdms_r/disparity_reg[5]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.595 r  hdmi_inst/tdms_r/disparity_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.595    hdmi_inst/tdms_r/disparity_reg[9]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.709 r  hdmi_inst/tdms_r/disparity_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.709    hdmi_inst/tdms_r/disparity_reg[13]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.823 r  hdmi_inst/tdms_r/disparity_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.823    hdmi_inst/tdms_r/disparity_reg[17]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.937 r  hdmi_inst/tdms_r/disparity_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.946    hdmi_inst/tdms_r/disparity_reg[21]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.060 r  hdmi_inst/tdms_r/disparity_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.060    hdmi_inst/tdms_r/disparity_reg[25]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.282 r  hdmi_inst/tdms_r/disparity_reg[29]_i_2/O[0]
                         net (fo=1, routed)           0.806    14.088    hdmi_inst/tdms_r/disparity0[26]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.299    14.387 r  hdmi_inst/tdms_r/disparity[26]_i_1__0/O
                         net (fo=1, routed)           0.000    14.387    hdmi_inst/tdms_r/p_1_in__0[26]
    SLICE_X36Y26         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/tdms_r/red_val4_carry_i_16/O
                            (internal pin)
  Destination:            hdmi_inst/tdms_r/disparity_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.377ns  (logic 4.711ns (32.769%)  route 9.666ns (67.231%))
  Logic Levels:           20  (CARRY4=7 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         LUT1                         0.000     0.000 r  hdmi_inst/tdms_r/red_val4_carry_i_16/O
                         net (fo=14, routed)          0.905     0.905    hdmi_inst/tdms_r/bottom[0]
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.354     1.259 r  hdmi_inst/tdms_r/red_val4_carry_i_17/O
                         net (fo=13, routed)          0.729     1.988    hdmi_inst/tdms_r/red_val4_carry_i_16_0
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.332     2.320 r  hdmi_inst/tdms_r/red_val4_carry_i_15/O
                         net (fo=10, routed)          0.296     2.617    hdmi_inst/tdms_r/bottom[1]
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  hdmi_inst/tdms_r/red_val4_carry_i_18/O
                         net (fo=9, routed)           0.714     3.455    hdmi_inst/tdms_r/bottom[2]
    SLICE_X38Y14         LUT5 (Prop_lut5_I1_O)        0.124     3.579 r  hdmi_inst/tdms_r/red_val4_carry_i_20/O
                         net (fo=6, routed)           0.330     3.908    hdmi_inst/tdms_r/bottom[3]
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.032 r  hdmi_inst/tdms_r/red_val4_carry_i_19/O
                         net (fo=4, routed)           0.970     5.002    hdmi_inst/tdms_r/bottom[4]
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.126 r  hdmi_inst/tdms_r/red_val4_carry_i_10/O
                         net (fo=7, routed)           0.826     5.952    hdmi_inst/tdms_r/red_val4_carry_i_19_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.150     6.102 r  hdmi_inst/tdms_r/red_val4_carry_i_11/O
                         net (fo=7, routed)           0.890     6.992    hdmi_inst/tdms_r/bottom[5]
    SLICE_X38Y17         LUT3 (Prop_lut3_I1_O)        0.354     7.346 r  hdmi_inst/tdms_r/red_val4_carry_i_12/O
                         net (fo=6, routed)           0.721     8.068    hdmi_inst/tdms_r/bottom[6]
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.332     8.400 f  hdmi_inst/tdms_r/red_val4_carry__0_i_5/O
                         net (fo=4, routed)           0.677     9.076    hdmi_inst/tdms_r/bottom[7]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.200 r  hdmi_inst/tdms_r/red_val4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.200    hdmi_inst/tdms_r_n_16
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.691 r  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744    10.435    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329    10.764 r  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.043    11.807    hdmi_inst/tdms_r/red_val[0]
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.124    11.931 r  hdmi_inst/tdms_r/disparity[5]_i_3/O
                         net (fo=1, routed)           0.000    11.931    hdmi_inst/tdms_r/disparity[5]_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.481 r  hdmi_inst/tdms_r/disparity_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.481    hdmi_inst/tdms_r/disparity_reg[5]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.595 r  hdmi_inst/tdms_r/disparity_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.595    hdmi_inst/tdms_r/disparity_reg[9]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.709 r  hdmi_inst/tdms_r/disparity_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.709    hdmi_inst/tdms_r/disparity_reg[13]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.823 r  hdmi_inst/tdms_r/disparity_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.823    hdmi_inst/tdms_r/disparity_reg[17]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.937 r  hdmi_inst/tdms_r/disparity_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.946    hdmi_inst/tdms_r/disparity_reg[21]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.259 r  hdmi_inst/tdms_r/disparity_reg[25]_i_2/O[3]
                         net (fo=1, routed)           0.811    14.071    hdmi_inst/tdms_r/disparity0[25]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.306    14.377 r  hdmi_inst/tdms_r/disparity[25]_i_1__0/O
                         net (fo=1, routed)           0.000    14.377    hdmi_inst/tdms_r/p_1_in__0[25]
    SLICE_X36Y26         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_inst/timing_inst/audio_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/timing_inst/audio_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE                         0.000     0.000 r  hdmi_inst/timing_inst/audio_cnt_reg[3]/C
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hdmi_inst/timing_inst/audio_cnt_reg[3]/Q
                         net (fo=5, routed)           0.125     0.266    hdmi_inst/timing_inst/audio_cnt_reg_n_0_[3]
    SLICE_X36Y18         LUT6 (Prop_lut6_I4_O)        0.045     0.311 r  hdmi_inst/timing_inst/audio_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.311    hdmi_inst/timing_inst/audio_cnt[4]
    SLICE_X36Y18         FDRE                                         r  hdmi_inst/timing_inst/audio_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/msg_idx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/val_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  uart/msg_idx_reg[0]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/msg_idx_reg[0]/Q
                         net (fo=12, routed)          0.132     0.273    uart/msg_idx_reg_n_0_[0]
    SLICE_X1Y40          LUT4 (Prop_lut4_I0_O)        0.045     0.318 r  uart/val_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.318    uart/p_0_out[1]
    SLICE_X1Y40          FDRE                                         r  uart/val_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/sync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_reg/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.128ns (40.225%)  route 0.190ns (59.775%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE                         0.000     0.000 r  uart/sync_reg/C
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/sync_reg/Q
                         net (fo=4, routed)           0.190     0.318    uart/sync
    SLICE_X1Y38          FDSE                                         r  uart/tx_reg/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/msg_idx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/val_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.189ns (59.039%)  route 0.131ns (40.961%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  uart/msg_idx_reg[0]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/msg_idx_reg[0]/Q
                         net (fo=12, routed)          0.131     0.272    uart/msg_idx_reg_n_0_[0]
    SLICE_X1Y40          LUT4 (Prop_lut4_I0_O)        0.048     0.320 r  uart/val_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.320    uart/p_0_out[2]
    SLICE_X1Y40          FDRE                                         r  uart/val_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/msg_idx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/val_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.190ns (58.983%)  route 0.132ns (41.017%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  uart/msg_idx_reg[0]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/msg_idx_reg[0]/Q
                         net (fo=12, routed)          0.132     0.273    uart/msg_idx_reg_n_0_[0]
    SLICE_X1Y40          LUT4 (Prop_lut4_I1_O)        0.049     0.322 r  uart/val_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.322    uart/p_0_out[3]
    SLICE_X1Y40          FDRE                                         r  uart/val_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/sync_pending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/sync_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE                         0.000     0.000 r  uart/sync_pending_reg/C
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/sync_pending_reg/Q
                         net (fo=2, routed)           0.156     0.297    uart/sync_pending_reg_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.042     0.339 r  uart/sync_i_1/O
                         net (fo=1, routed)           0.000     0.339    uart/sync_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  uart/sync_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/sync_pending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/sync_pending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE                         0.000     0.000 r  uart/sync_pending_reg/C
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/sync_pending_reg/Q
                         net (fo=2, routed)           0.156     0.297    uart/sync_pending_reg_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I1_O)        0.045     0.342 r  uart/sync_pending_i_1/O
                         net (fo=1, routed)           0.000     0.342    uart/sync_pending_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  uart/sync_pending_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/tdms_g/disparity_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/tdms_g/disparity_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE                         0.000     0.000 r  hdmi_inst/tdms_g/disparity_reg[0]/C
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hdmi_inst/tdms_g/disparity_reg[0]/Q
                         net (fo=5, routed)           0.168     0.309    hdmi_inst/tdms_g/disparity[0]
    SLICE_X39Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  hdmi_inst/tdms_g/disparity[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    hdmi_inst/tdms_g/p_1_in__0[0]
    SLICE_X39Y29         FDRE                                         r  hdmi_inst/tdms_g/disparity_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/leds_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/timing_inst/leds_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE                         0.000     0.000 r  hdmi_inst/timing_inst/leds_reg[1]/C
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hdmi_inst/timing_inst/leds_reg[1]/Q
                         net (fo=2, routed)           0.168     0.309    hdmi_inst/timing_inst/leds_reg[3]_0[1]
    SLICE_X41Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  hdmi_inst/timing_inst/leds[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    hdmi_inst/timing_inst/leds[1]_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  hdmi_inst/timing_inst/leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/sync_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/sync_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE                         0.000     0.000 r  uart/sync_cnt_reg[0]/C
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/sync_cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    uart/sync_cnt[0]
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/sync_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    uart/sync_cnt_1[0]
    SLICE_X3Y37          FDRE                                         r  uart/sync_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           119 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_inst/timing_inst/v_var_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_r/disparity_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.225ns  (logic 3.592ns (43.673%)  route 4.633ns (56.327%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.561     1.561    hdmi_inst/timing_inst/clk_out1
    SLICE_X33Y15         FDRE                                         r  hdmi_inst/timing_inst/v_var_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     1.980 f  hdmi_inst/timing_inst/v_var_reg[2]/Q
                         net (fo=16, routed)          1.297     3.277    hdmi_inst/timing_inst/vcount[2]
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.299     3.576 r  hdmi_inst/timing_inst/red_val4_carry_i_3/O
                         net (fo=1, routed)           0.587     4.163    hdmi_inst/timing_inst_n_13
    SLICE_X39Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.670 r  hdmi_inst/red_val4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.670    hdmi_inst/red_val4_carry_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.827 r  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744     5.571    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329     5.900 r  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.043     6.943    hdmi_inst/tdms_r/red_val[0]
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.067 r  hdmi_inst/tdms_r/disparity[5]_i_3/O
                         net (fo=1, routed)           0.000     7.067    hdmi_inst/tdms_r/disparity[5]_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.617 r  hdmi_inst/tdms_r/disparity_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.617    hdmi_inst/tdms_r/disparity_reg[5]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.731 r  hdmi_inst/tdms_r/disparity_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.731    hdmi_inst/tdms_r/disparity_reg[9]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.845 r  hdmi_inst/tdms_r/disparity_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.845    hdmi_inst/tdms_r/disparity_reg[13]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  hdmi_inst/tdms_r/disparity_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.959    hdmi_inst/tdms_r/disparity_reg[17]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  hdmi_inst/tdms_r/disparity_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.082    hdmi_inst/tdms_r/disparity_reg[21]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  hdmi_inst/tdms_r/disparity_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.196    hdmi_inst/tdms_r/disparity_reg[25]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.530 r  hdmi_inst/tdms_r/disparity_reg[29]_i_2/O[1]
                         net (fo=1, routed)           0.953     9.483    hdmi_inst/tdms_r/disparity0[27]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.303     9.786 r  hdmi_inst/tdms_r/disparity[27]_i_1__0/O
                         net (fo=1, routed)           0.000     9.786    hdmi_inst/tdms_r/p_1_in__0[27]
    SLICE_X36Y26         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/v_var_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_r/disparity_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 3.706ns (45.189%)  route 4.495ns (54.811%))
  Logic Levels:           14  (CARRY4=10 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.561     1.561    hdmi_inst/timing_inst/clk_out1
    SLICE_X33Y15         FDRE                                         r  hdmi_inst/timing_inst/v_var_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     1.980 f  hdmi_inst/timing_inst/v_var_reg[2]/Q
                         net (fo=16, routed)          1.297     3.277    hdmi_inst/timing_inst/vcount[2]
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.299     3.576 r  hdmi_inst/timing_inst/red_val4_carry_i_3/O
                         net (fo=1, routed)           0.587     4.163    hdmi_inst/timing_inst_n_13
    SLICE_X39Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.670 r  hdmi_inst/red_val4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.670    hdmi_inst/red_val4_carry_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.827 r  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744     5.571    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329     5.900 r  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.043     6.943    hdmi_inst/tdms_r/red_val[0]
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.067 r  hdmi_inst/tdms_r/disparity[5]_i_3/O
                         net (fo=1, routed)           0.000     7.067    hdmi_inst/tdms_r/disparity[5]_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.617 r  hdmi_inst/tdms_r/disparity_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.617    hdmi_inst/tdms_r/disparity_reg[5]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.731 r  hdmi_inst/tdms_r/disparity_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.731    hdmi_inst/tdms_r/disparity_reg[9]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.845 r  hdmi_inst/tdms_r/disparity_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.845    hdmi_inst/tdms_r/disparity_reg[13]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  hdmi_inst/tdms_r/disparity_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.959    hdmi_inst/tdms_r/disparity_reg[17]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  hdmi_inst/tdms_r/disparity_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.082    hdmi_inst/tdms_r/disparity_reg[21]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  hdmi_inst/tdms_r/disparity_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.196    hdmi_inst/tdms_r/disparity_reg[25]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.310 r  hdmi_inst/tdms_r/disparity_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.310    hdmi_inst/tdms_r/disparity_reg[29]_i_2_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.644 r  hdmi_inst/tdms_r/disparity_reg[31]_i_7/O[1]
                         net (fo=1, routed)           0.816     9.459    hdmi_inst/tdms_r/disparity0[31]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.303     9.762 r  hdmi_inst/tdms_r/disparity[31]_i_2__0/O
                         net (fo=1, routed)           0.000     9.762    hdmi_inst/tdms_r/p_1_in__0[31]
    SLICE_X36Y27         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/v_var_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_r/d_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.148ns  (logic 1.987ns (24.387%)  route 6.161ns (75.613%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.561     1.561    hdmi_inst/timing_inst/clk_out1
    SLICE_X33Y15         FDRE                                         r  hdmi_inst/timing_inst/v_var_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     1.980 f  hdmi_inst/timing_inst/v_var_reg[2]/Q
                         net (fo=16, routed)          1.297     3.277    hdmi_inst/timing_inst/vcount[2]
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.299     3.576 r  hdmi_inst/timing_inst/red_val4_carry_i_3/O
                         net (fo=1, routed)           0.587     4.163    hdmi_inst/timing_inst_n_13
    SLICE_X39Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.670 r  hdmi_inst/red_val4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.670    hdmi_inst/red_val4_carry_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.827 f  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744     5.571    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329     5.900 f  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.113     7.013    hdmi_inst/tdms_r/red_val[0]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.137 r  hdmi_inst/tdms_r/disparity[31]_i_4/O
                         net (fo=36, routed)          2.421     9.557    hdmi_inst/timing_inst/d_out_reg[0]_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.152     9.709 r  hdmi_inst/timing_inst/d_out[4]_i_1__0/O
                         net (fo=1, routed)           0.000     9.709    hdmi_inst/tdms_r/D[2]
    SLICE_X33Y22         FDRE                                         r  hdmi_inst/tdms_r/d_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/v_var_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_r/d_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.120ns  (logic 1.959ns (24.126%)  route 6.161ns (75.874%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.561     1.561    hdmi_inst/timing_inst/clk_out1
    SLICE_X33Y15         FDRE                                         r  hdmi_inst/timing_inst/v_var_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     1.980 f  hdmi_inst/timing_inst/v_var_reg[2]/Q
                         net (fo=16, routed)          1.297     3.277    hdmi_inst/timing_inst/vcount[2]
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.299     3.576 r  hdmi_inst/timing_inst/red_val4_carry_i_3/O
                         net (fo=1, routed)           0.587     4.163    hdmi_inst/timing_inst_n_13
    SLICE_X39Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.670 r  hdmi_inst/red_val4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.670    hdmi_inst/red_val4_carry_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.827 f  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744     5.571    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329     5.900 f  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.113     7.013    hdmi_inst/tdms_r/red_val[0]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.137 r  hdmi_inst/tdms_r/disparity[31]_i_4/O
                         net (fo=36, routed)          2.421     9.557    hdmi_inst/timing_inst/d_out_reg[0]_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.681 r  hdmi_inst/timing_inst/d_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.681    hdmi_inst/tdms_r/D[1]
    SLICE_X33Y22         FDRE                                         r  hdmi_inst/tdms_r/d_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/v_var_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_r/disparity_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.075ns  (logic 3.590ns (44.457%)  route 4.485ns (55.543%))
  Logic Levels:           14  (CARRY4=10 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.561     1.561    hdmi_inst/timing_inst/clk_out1
    SLICE_X33Y15         FDRE                                         r  hdmi_inst/timing_inst/v_var_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     1.980 f  hdmi_inst/timing_inst/v_var_reg[2]/Q
                         net (fo=16, routed)          1.297     3.277    hdmi_inst/timing_inst/vcount[2]
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.299     3.576 r  hdmi_inst/timing_inst/red_val4_carry_i_3/O
                         net (fo=1, routed)           0.587     4.163    hdmi_inst/timing_inst_n_13
    SLICE_X39Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.670 r  hdmi_inst/red_val4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.670    hdmi_inst/red_val4_carry_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.827 r  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744     5.571    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329     5.900 r  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.043     6.943    hdmi_inst/tdms_r/red_val[0]
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.067 r  hdmi_inst/tdms_r/disparity[5]_i_3/O
                         net (fo=1, routed)           0.000     7.067    hdmi_inst/tdms_r/disparity[5]_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.617 r  hdmi_inst/tdms_r/disparity_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.617    hdmi_inst/tdms_r/disparity_reg[5]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.731 r  hdmi_inst/tdms_r/disparity_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.731    hdmi_inst/tdms_r/disparity_reg[9]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.845 r  hdmi_inst/tdms_r/disparity_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.845    hdmi_inst/tdms_r/disparity_reg[13]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  hdmi_inst/tdms_r/disparity_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.959    hdmi_inst/tdms_r/disparity_reg[17]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  hdmi_inst/tdms_r/disparity_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.082    hdmi_inst/tdms_r/disparity_reg[21]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  hdmi_inst/tdms_r/disparity_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.196    hdmi_inst/tdms_r/disparity_reg[25]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.310 r  hdmi_inst/tdms_r/disparity_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.310    hdmi_inst/tdms_r/disparity_reg[29]_i_2_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.532 r  hdmi_inst/tdms_r/disparity_reg[31]_i_7/O[0]
                         net (fo=1, routed)           0.806     9.338    hdmi_inst/tdms_r/disparity0[30]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.299     9.637 r  hdmi_inst/tdms_r/disparity[30]_i_1__0/O
                         net (fo=1, routed)           0.000     9.637    hdmi_inst/tdms_r/p_1_in__0[30]
    SLICE_X36Y27         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/v_var_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_r/disparity_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.065ns  (logic 3.574ns (44.316%)  route 4.491ns (55.684%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.561     1.561    hdmi_inst/timing_inst/clk_out1
    SLICE_X33Y15         FDRE                                         r  hdmi_inst/timing_inst/v_var_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     1.980 f  hdmi_inst/timing_inst/v_var_reg[2]/Q
                         net (fo=16, routed)          1.297     3.277    hdmi_inst/timing_inst/vcount[2]
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.299     3.576 r  hdmi_inst/timing_inst/red_val4_carry_i_3/O
                         net (fo=1, routed)           0.587     4.163    hdmi_inst/timing_inst_n_13
    SLICE_X39Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.670 r  hdmi_inst/red_val4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.670    hdmi_inst/red_val4_carry_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.827 r  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744     5.571    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329     5.900 r  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.043     6.943    hdmi_inst/tdms_r/red_val[0]
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.067 r  hdmi_inst/tdms_r/disparity[5]_i_3/O
                         net (fo=1, routed)           0.000     7.067    hdmi_inst/tdms_r/disparity[5]_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.617 r  hdmi_inst/tdms_r/disparity_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.617    hdmi_inst/tdms_r/disparity_reg[5]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.731 r  hdmi_inst/tdms_r/disparity_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.731    hdmi_inst/tdms_r/disparity_reg[9]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.845 r  hdmi_inst/tdms_r/disparity_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.845    hdmi_inst/tdms_r/disparity_reg[13]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  hdmi_inst/tdms_r/disparity_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.959    hdmi_inst/tdms_r/disparity_reg[17]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  hdmi_inst/tdms_r/disparity_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.082    hdmi_inst/tdms_r/disparity_reg[21]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  hdmi_inst/tdms_r/disparity_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.196    hdmi_inst/tdms_r/disparity_reg[25]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.509 r  hdmi_inst/tdms_r/disparity_reg[29]_i_2/O[3]
                         net (fo=1, routed)           0.811     9.320    hdmi_inst/tdms_r/disparity0[29]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.306     9.626 r  hdmi_inst/tdms_r/disparity[29]_i_1__0/O
                         net (fo=1, routed)           0.000     9.626    hdmi_inst/tdms_r/p_1_in__0[29]
    SLICE_X36Y27         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/v_var_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_r/disparity_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.979ns  (logic 3.496ns (43.816%)  route 4.483ns (56.184%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.561     1.561    hdmi_inst/timing_inst/clk_out1
    SLICE_X33Y15         FDRE                                         r  hdmi_inst/timing_inst/v_var_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     1.980 f  hdmi_inst/timing_inst/v_var_reg[2]/Q
                         net (fo=16, routed)          1.297     3.277    hdmi_inst/timing_inst/vcount[2]
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.299     3.576 r  hdmi_inst/timing_inst/red_val4_carry_i_3/O
                         net (fo=1, routed)           0.587     4.163    hdmi_inst/timing_inst_n_13
    SLICE_X39Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.670 r  hdmi_inst/red_val4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.670    hdmi_inst/red_val4_carry_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.827 r  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744     5.571    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329     5.900 r  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.043     6.943    hdmi_inst/tdms_r/red_val[0]
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.067 r  hdmi_inst/tdms_r/disparity[5]_i_3/O
                         net (fo=1, routed)           0.000     7.067    hdmi_inst/tdms_r/disparity[5]_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.617 r  hdmi_inst/tdms_r/disparity_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.617    hdmi_inst/tdms_r/disparity_reg[5]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.731 r  hdmi_inst/tdms_r/disparity_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.731    hdmi_inst/tdms_r/disparity_reg[9]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.845 r  hdmi_inst/tdms_r/disparity_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.845    hdmi_inst/tdms_r/disparity_reg[13]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  hdmi_inst/tdms_r/disparity_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.959    hdmi_inst/tdms_r/disparity_reg[17]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  hdmi_inst/tdms_r/disparity_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.082    hdmi_inst/tdms_r/disparity_reg[21]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  hdmi_inst/tdms_r/disparity_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.196    hdmi_inst/tdms_r/disparity_reg[25]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.435 r  hdmi_inst/tdms_r/disparity_reg[29]_i_2/O[2]
                         net (fo=1, routed)           0.803     9.238    hdmi_inst/tdms_r/disparity0[28]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.302     9.540 r  hdmi_inst/tdms_r/disparity[28]_i_1__0/O
                         net (fo=1, routed)           0.000     9.540    hdmi_inst/tdms_r/p_1_in__0[28]
    SLICE_X36Y26         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/v_var_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_r/disparity_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.972ns  (logic 3.460ns (43.402%)  route 4.512ns (56.598%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.561     1.561    hdmi_inst/timing_inst/clk_out1
    SLICE_X33Y15         FDRE                                         r  hdmi_inst/timing_inst/v_var_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     1.980 f  hdmi_inst/timing_inst/v_var_reg[2]/Q
                         net (fo=16, routed)          1.297     3.277    hdmi_inst/timing_inst/vcount[2]
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.299     3.576 r  hdmi_inst/timing_inst/red_val4_carry_i_3/O
                         net (fo=1, routed)           0.587     4.163    hdmi_inst/timing_inst_n_13
    SLICE_X39Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.670 r  hdmi_inst/red_val4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.670    hdmi_inst/red_val4_carry_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.827 r  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744     5.571    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329     5.900 r  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.043     6.943    hdmi_inst/tdms_r/red_val[0]
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.067 r  hdmi_inst/tdms_r/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.067    hdmi_inst/tdms_r/i__carry_i_5__1_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.617 r  hdmi_inst/tdms_r/disparity0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.617    hdmi_inst/tdms_r/disparity0_inferred__1/i__carry_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.731 r  hdmi_inst/tdms_r/disparity0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.731    hdmi_inst/tdms_r/disparity0_inferred__1/i__carry__0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.845 r  hdmi_inst/tdms_r/disparity0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.845    hdmi_inst/tdms_r/disparity0_inferred__1/i__carry__1_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  hdmi_inst/tdms_r/disparity0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.959    hdmi_inst/tdms_r/disparity0_inferred__1/i__carry__2_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  hdmi_inst/tdms_r/disparity0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009     8.082    hdmi_inst/tdms_r/disparity0_inferred__1/i__carry__3_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.395 r  hdmi_inst/tdms_r/disparity0_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.832     9.227    hdmi_inst/tdms_r/disparity01_in[24]
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.306     9.533 r  hdmi_inst/tdms_r/disparity[24]_i_1__0/O
                         net (fo=1, routed)           0.000     9.533    hdmi_inst/tdms_r/p_1_in__0[24]
    SLICE_X36Y25         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/v_var_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_r/disparity_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.961ns  (logic 3.476ns (43.662%)  route 4.485ns (56.338%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.561     1.561    hdmi_inst/timing_inst/clk_out1
    SLICE_X33Y15         FDRE                                         r  hdmi_inst/timing_inst/v_var_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     1.980 f  hdmi_inst/timing_inst/v_var_reg[2]/Q
                         net (fo=16, routed)          1.297     3.277    hdmi_inst/timing_inst/vcount[2]
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.299     3.576 r  hdmi_inst/timing_inst/red_val4_carry_i_3/O
                         net (fo=1, routed)           0.587     4.163    hdmi_inst/timing_inst_n_13
    SLICE_X39Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.670 r  hdmi_inst/red_val4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.670    hdmi_inst/red_val4_carry_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.827 r  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744     5.571    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329     5.900 r  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.043     6.943    hdmi_inst/tdms_r/red_val[0]
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.067 r  hdmi_inst/tdms_r/disparity[5]_i_3/O
                         net (fo=1, routed)           0.000     7.067    hdmi_inst/tdms_r/disparity[5]_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.617 r  hdmi_inst/tdms_r/disparity_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.617    hdmi_inst/tdms_r/disparity_reg[5]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.731 r  hdmi_inst/tdms_r/disparity_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.731    hdmi_inst/tdms_r/disparity_reg[9]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.845 r  hdmi_inst/tdms_r/disparity_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.845    hdmi_inst/tdms_r/disparity_reg[13]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  hdmi_inst/tdms_r/disparity_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.959    hdmi_inst/tdms_r/disparity_reg[17]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  hdmi_inst/tdms_r/disparity_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.082    hdmi_inst/tdms_r/disparity_reg[21]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  hdmi_inst/tdms_r/disparity_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.196    hdmi_inst/tdms_r/disparity_reg[25]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.418 r  hdmi_inst/tdms_r/disparity_reg[29]_i_2/O[0]
                         net (fo=1, routed)           0.806     9.224    hdmi_inst/tdms_r/disparity0[26]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.299     9.523 r  hdmi_inst/tdms_r/disparity[26]_i_1__0/O
                         net (fo=1, routed)           0.000     9.523    hdmi_inst/tdms_r/p_1_in__0[26]
    SLICE_X36Y26         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/v_var_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_r/disparity_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.951ns  (logic 3.460ns (43.518%)  route 4.491ns (56.482%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571     1.571    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.561     1.561    hdmi_inst/timing_inst/clk_out1
    SLICE_X33Y15         FDRE                                         r  hdmi_inst/timing_inst/v_var_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     1.980 f  hdmi_inst/timing_inst/v_var_reg[2]/Q
                         net (fo=16, routed)          1.297     3.277    hdmi_inst/timing_inst/vcount[2]
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.299     3.576 r  hdmi_inst/timing_inst/red_val4_carry_i_3/O
                         net (fo=1, routed)           0.587     4.163    hdmi_inst/timing_inst_n_13
    SLICE_X39Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.670 r  hdmi_inst/red_val4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.670    hdmi_inst/red_val4_carry_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.827 r  hdmi_inst/red_val4_carry__0/CO[1]
                         net (fo=1, routed)           0.744     5.571    hdmi_inst/timing_inst/d_out_reg[8][0]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.329     5.900 r  hdmi_inst/timing_inst/disparity[31]_i_6/O
                         net (fo=47, routed)          1.043     6.943    hdmi_inst/tdms_r/red_val[0]
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.067 r  hdmi_inst/tdms_r/disparity[5]_i_3/O
                         net (fo=1, routed)           0.000     7.067    hdmi_inst/tdms_r/disparity[5]_i_3_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.617 r  hdmi_inst/tdms_r/disparity_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.617    hdmi_inst/tdms_r/disparity_reg[5]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.731 r  hdmi_inst/tdms_r/disparity_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.731    hdmi_inst/tdms_r/disparity_reg[9]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.845 r  hdmi_inst/tdms_r/disparity_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.845    hdmi_inst/tdms_r/disparity_reg[13]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  hdmi_inst/tdms_r/disparity_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.959    hdmi_inst/tdms_r/disparity_reg[17]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  hdmi_inst/tdms_r/disparity_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.082    hdmi_inst/tdms_r/disparity_reg[21]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.395 r  hdmi_inst/tdms_r/disparity_reg[25]_i_2/O[3]
                         net (fo=1, routed)           0.811     9.206    hdmi_inst/tdms_r/disparity0[25]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.306     9.512 r  hdmi_inst/tdms_r/disparity[25]_i_1__0/O
                         net (fo=1, routed)           0.000     9.512    hdmi_inst/tdms_r/p_1_in__0[25]
    SLICE_X36Y26         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_inst/timing_inst/is_video_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_g/d_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.184ns (36.782%)  route 0.316ns (63.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.584     0.584    hdmi_inst/timing_inst/clk_out1
    SLICE_X37Y19         FDRE                                         r  hdmi_inst/timing_inst/is_video_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  hdmi_inst/timing_inst/is_video_active_reg/Q
                         net (fo=17, routed)          0.316     1.041    hdmi_inst/tdms_g/is_video_active
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.043     1.084 r  hdmi_inst/tdms_g/d_out[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.084    hdmi_inst/tdms_g/d_out[9]_i_1__1_n_0
    SLICE_X38Y22         FDRE                                         r  hdmi_inst/tdms_g/d_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/is_video_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_g/d_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.186ns (37.034%)  route 0.316ns (62.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.584     0.584    hdmi_inst/timing_inst/clk_out1
    SLICE_X37Y19         FDRE                                         r  hdmi_inst/timing_inst/is_video_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  hdmi_inst/timing_inst/is_video_active_reg/Q
                         net (fo=17, routed)          0.316     1.041    hdmi_inst/tdms_g/is_video_active
    SLICE_X38Y22         LUT4 (Prop_lut4_I2_O)        0.045     1.086 r  hdmi_inst/tdms_g/d_out[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.086    hdmi_inst/tdms_g/d_out[3]_i_1__1_n_0
    SLICE_X38Y22         FDRE                                         r  hdmi_inst/tdms_g/d_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/is_video_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_g/d_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.183ns (35.871%)  route 0.327ns (64.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.584     0.584    hdmi_inst/timing_inst/clk_out1
    SLICE_X37Y19         FDRE                                         r  hdmi_inst/timing_inst/is_video_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  hdmi_inst/timing_inst/is_video_active_reg/Q
                         net (fo=17, routed)          0.327     1.052    hdmi_inst/tdms_g/is_video_active
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.042     1.094 r  hdmi_inst/tdms_g/d_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.094    hdmi_inst/tdms_g/d_out[2]_i_1__0_n_0
    SLICE_X38Y22         FDRE                                         r  hdmi_inst/tdms_g/d_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/is_video_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_g/d_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.186ns (36.246%)  route 0.327ns (63.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.584     0.584    hdmi_inst/timing_inst/clk_out1
    SLICE_X37Y19         FDRE                                         r  hdmi_inst/timing_inst/is_video_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  hdmi_inst/timing_inst/is_video_active_reg/Q
                         net (fo=17, routed)          0.327     1.052    hdmi_inst/tdms_g/is_video_active
    SLICE_X38Y22         LUT4 (Prop_lut4_I2_O)        0.045     1.097 r  hdmi_inst/tdms_g/d_out[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.097    hdmi_inst/tdms_g/d_out[0]_i_1__1_n_0
    SLICE_X38Y22         FDRE                                         r  hdmi_inst/tdms_g/d_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_b/d_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.210ns (38.275%)  route 0.339ns (61.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.558     0.558    hdmi_inst/timing_inst/clk_out1
    SLICE_X32Y18         FDRE                                         r  hdmi_inst/timing_inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  hdmi_inst/timing_inst/vsync_reg/Q
                         net (fo=14, routed)          0.339     1.060    hdmi_inst/timing_inst/vsync
    SLICE_X32Y23         LUT3 (Prop_lut3_I2_O)        0.046     1.106 r  hdmi_inst/timing_inst/d_out[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.106    hdmi_inst/tdms_b/D[4]
    SLICE_X32Y23         FDRE                                         r  hdmi_inst/tdms_b/d_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/CTL32_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_r/d_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.620ns  (logic 0.188ns (30.316%)  route 0.432ns (69.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.587     0.587    hdmi_inst/timing_inst/clk_out1
    SLICE_X37Y16         FDRE                                         r  hdmi_inst/timing_inst/CTL32_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     0.728 f  hdmi_inst/timing_inst/CTL32_reg[0]/Q
                         net (fo=6, routed)           0.432     1.160    hdmi_inst/timing_inst/CTL32[0]
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.047     1.207 r  hdmi_inst/timing_inst/d_out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.207    hdmi_inst/tdms_r/D[3]
    SLICE_X32Y22         FDRE                                         r  hdmi_inst/tdms_r/d_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_b/d_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.186ns (29.640%)  route 0.442ns (70.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.588     0.588    hdmi_inst/timing_inst/clk_out1
    SLICE_X37Y15         FDRE                                         r  hdmi_inst/timing_inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  hdmi_inst/timing_inst/hsync_reg/Q
                         net (fo=18, routed)          0.442     1.170    hdmi_inst/timing_inst/hsync
    SLICE_X33Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.215 r  hdmi_inst/timing_inst/d_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.215    hdmi_inst/tdms_b/D[2]
    SLICE_X33Y21         FDRE                                         r  hdmi_inst/tdms_b/d_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/is_video_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_r/disparity_reg[10]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.186ns (27.371%)  route 0.494ns (72.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.584     0.584    hdmi_inst/timing_inst/clk_out1
    SLICE_X37Y19         FDRE                                         r  hdmi_inst/timing_inst/is_video_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.725 f  hdmi_inst/timing_inst/is_video_active_reg/Q
                         net (fo=17, routed)          0.316     1.041    hdmi_inst/timing_inst/is_video_active
    SLICE_X39Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.086 r  hdmi_inst/timing_inst/disparity[31]_i_1/O
                         net (fo=64, routed)          0.177     1.263    hdmi_inst/tdms_r/SR[0]
    SLICE_X36Y22         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/is_video_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_r/disparity_reg[11]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.186ns (27.371%)  route 0.494ns (72.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.584     0.584    hdmi_inst/timing_inst/clk_out1
    SLICE_X37Y19         FDRE                                         r  hdmi_inst/timing_inst/is_video_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.725 f  hdmi_inst/timing_inst/is_video_active_reg/Q
                         net (fo=17, routed)          0.316     1.041    hdmi_inst/timing_inst/is_video_active
    SLICE_X39Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.086 r  hdmi_inst/timing_inst/disparity[31]_i_1/O
                         net (fo=64, routed)          0.177     1.263    hdmi_inst/tdms_r/SR[0]
    SLICE_X36Y22         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/is_video_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            hdmi_inst/tdms_r/disparity_reg[12]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.186ns (27.371%)  route 0.494ns (72.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.584     0.584    hdmi_inst/timing_inst/clk_out1
    SLICE_X37Y19         FDRE                                         r  hdmi_inst/timing_inst/is_video_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.725 f  hdmi_inst/timing_inst/is_video_active_reg/Q
                         net (fo=17, routed)          0.316     1.041    hdmi_inst/timing_inst/is_video_active
    SLICE_X39Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.086 r  hdmi_inst/timing_inst/disparity[31]_i_1/O
                         net (fo=64, routed)          0.177     1.263    hdmi_inst/tdms_r/SR[0]
    SLICE_X36Y22         FDRE                                         r  hdmi_inst/tdms_r/disparity_reg[12]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MMCM/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MMCM/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.878ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    41.667 f  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.571    43.238    MMCM/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.324    39.914 f  MMCM/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.656    41.570    MMCM/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    41.667 f  MMCM/inst/clkf_buf/O
                         net (fo=1, routed)           1.571    43.238    MMCM/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  MMCM/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MMCM/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MMCM/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.057ns  (logic 0.026ns (2.459%)  route 1.031ns (97.541%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.878ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.547     0.547    MMCM/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.057    -0.511 r  MMCM/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.485    -0.026    MMCM/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/inst/clkf_buf/O
                         net (fo=1, routed)           0.547     0.547    MMCM/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  MMCM/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_inst/timing_inst/note_idx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/timing_inst/audio_sample_varL_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.968ns  (logic 2.304ns (33.067%)  route 4.664ns (66.933%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE                         0.000     0.000 r  hdmi_inst/timing_inst/note_idx_reg[4]/C
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hdmi_inst/timing_inst/note_idx_reg[4]/Q
                         net (fo=20, routed)          2.044     2.500    hdmi_inst/timing_inst/note_idx_reg_n_0_[4]
    SLICE_X16Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.624 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_37/O
                         net (fo=2, routed)           0.837     3.461    hdmi_inst/timing_inst/audio_sample_varL[7]_i_37_n_0
    SLICE_X17Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.585 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_29/O
                         net (fo=2, routed)           0.493     4.079    hdmi_inst/timing_inst/audio_sample_varL[7]_i_29_n_0
    SLICE_X17Y21         LUT5 (Prop_lut5_I4_O)        0.124     4.203 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_32/O
                         net (fo=1, routed)           0.000     4.203    hdmi_inst/timing_inst/audio_sample_varL[7]_i_32_n_0
    SLICE_X17Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.420 f  hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_18/O
                         net (fo=1, routed)           0.296     4.715    hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_18_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.299     5.014 r  hdmi_inst/timing_inst/audio_sample_varL[7]_i_12/O
                         net (fo=7, routed)           0.993     6.008    hdmi_inst/timing_inst/audio_sample_varL[7]_i_12_n_0
    SLICE_X18Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.132 r  hdmi_inst/timing_inst/audio_sample_varL[3]_i_9/O
                         net (fo=1, routed)           0.000     6.132    hdmi_inst/timing_inst/audio_sample_varL[3]_i_9_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.645 r  hdmi_inst/timing_inst/audio_sample_varL_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.645    hdmi_inst/timing_inst/audio_sample_varL_reg[3]_i_1_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.968 r  hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.968    hdmi_inst/timing_inst/audio_sample_varL0_in[5]
    SLICE_X18Y16         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_varL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     1.453    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.436     1.436    hdmi_inst/timing_inst/clk_out1
    SLICE_X18Y16         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_varL_reg[5]/C

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/note_idx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/timing_inst/audio_sample_varL_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.960ns  (logic 2.296ns (32.990%)  route 4.664ns (67.010%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE                         0.000     0.000 r  hdmi_inst/timing_inst/note_idx_reg[4]/C
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hdmi_inst/timing_inst/note_idx_reg[4]/Q
                         net (fo=20, routed)          2.044     2.500    hdmi_inst/timing_inst/note_idx_reg_n_0_[4]
    SLICE_X16Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.624 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_37/O
                         net (fo=2, routed)           0.837     3.461    hdmi_inst/timing_inst/audio_sample_varL[7]_i_37_n_0
    SLICE_X17Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.585 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_29/O
                         net (fo=2, routed)           0.493     4.079    hdmi_inst/timing_inst/audio_sample_varL[7]_i_29_n_0
    SLICE_X17Y21         LUT5 (Prop_lut5_I4_O)        0.124     4.203 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_32/O
                         net (fo=1, routed)           0.000     4.203    hdmi_inst/timing_inst/audio_sample_varL[7]_i_32_n_0
    SLICE_X17Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.420 f  hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_18/O
                         net (fo=1, routed)           0.296     4.715    hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_18_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.299     5.014 r  hdmi_inst/timing_inst/audio_sample_varL[7]_i_12/O
                         net (fo=7, routed)           0.993     6.008    hdmi_inst/timing_inst/audio_sample_varL[7]_i_12_n_0
    SLICE_X18Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.132 r  hdmi_inst/timing_inst/audio_sample_varL[3]_i_9/O
                         net (fo=1, routed)           0.000     6.132    hdmi_inst/timing_inst/audio_sample_varL[3]_i_9_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.645 r  hdmi_inst/timing_inst/audio_sample_varL_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.645    hdmi_inst/timing_inst/audio_sample_varL_reg[3]_i_1_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.960 r  hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.960    hdmi_inst/timing_inst/audio_sample_varL0_in[7]
    SLICE_X18Y16         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_varL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     1.453    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.436     1.436    hdmi_inst/timing_inst/clk_out1
    SLICE_X18Y16         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_varL_reg[7]/C

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/note_idx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/timing_inst/audio_sample_varL_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.884ns  (logic 2.220ns (32.250%)  route 4.664ns (67.750%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE                         0.000     0.000 r  hdmi_inst/timing_inst/note_idx_reg[4]/C
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hdmi_inst/timing_inst/note_idx_reg[4]/Q
                         net (fo=20, routed)          2.044     2.500    hdmi_inst/timing_inst/note_idx_reg_n_0_[4]
    SLICE_X16Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.624 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_37/O
                         net (fo=2, routed)           0.837     3.461    hdmi_inst/timing_inst/audio_sample_varL[7]_i_37_n_0
    SLICE_X17Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.585 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_29/O
                         net (fo=2, routed)           0.493     4.079    hdmi_inst/timing_inst/audio_sample_varL[7]_i_29_n_0
    SLICE_X17Y21         LUT5 (Prop_lut5_I4_O)        0.124     4.203 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_32/O
                         net (fo=1, routed)           0.000     4.203    hdmi_inst/timing_inst/audio_sample_varL[7]_i_32_n_0
    SLICE_X17Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.420 f  hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_18/O
                         net (fo=1, routed)           0.296     4.715    hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_18_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.299     5.014 r  hdmi_inst/timing_inst/audio_sample_varL[7]_i_12/O
                         net (fo=7, routed)           0.993     6.008    hdmi_inst/timing_inst/audio_sample_varL[7]_i_12_n_0
    SLICE_X18Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.132 r  hdmi_inst/timing_inst/audio_sample_varL[3]_i_9/O
                         net (fo=1, routed)           0.000     6.132    hdmi_inst/timing_inst/audio_sample_varL[3]_i_9_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.645 r  hdmi_inst/timing_inst/audio_sample_varL_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.645    hdmi_inst/timing_inst/audio_sample_varL_reg[3]_i_1_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.884 r  hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000     6.884    hdmi_inst/timing_inst/audio_sample_varL0_in[6]
    SLICE_X18Y16         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_varL_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     1.453    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.436     1.436    hdmi_inst/timing_inst/clk_out1
    SLICE_X18Y16         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_varL_reg[6]/C

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/note_idx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/timing_inst/audio_sample_varL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.864ns  (logic 2.200ns (32.052%)  route 4.664ns (67.948%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE                         0.000     0.000 r  hdmi_inst/timing_inst/note_idx_reg[4]/C
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hdmi_inst/timing_inst/note_idx_reg[4]/Q
                         net (fo=20, routed)          2.044     2.500    hdmi_inst/timing_inst/note_idx_reg_n_0_[4]
    SLICE_X16Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.624 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_37/O
                         net (fo=2, routed)           0.837     3.461    hdmi_inst/timing_inst/audio_sample_varL[7]_i_37_n_0
    SLICE_X17Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.585 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_29/O
                         net (fo=2, routed)           0.493     4.079    hdmi_inst/timing_inst/audio_sample_varL[7]_i_29_n_0
    SLICE_X17Y21         LUT5 (Prop_lut5_I4_O)        0.124     4.203 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_32/O
                         net (fo=1, routed)           0.000     4.203    hdmi_inst/timing_inst/audio_sample_varL[7]_i_32_n_0
    SLICE_X17Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.420 f  hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_18/O
                         net (fo=1, routed)           0.296     4.715    hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_18_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.299     5.014 r  hdmi_inst/timing_inst/audio_sample_varL[7]_i_12/O
                         net (fo=7, routed)           0.993     6.008    hdmi_inst/timing_inst/audio_sample_varL[7]_i_12_n_0
    SLICE_X18Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.132 r  hdmi_inst/timing_inst/audio_sample_varL[3]_i_9/O
                         net (fo=1, routed)           0.000     6.132    hdmi_inst/timing_inst/audio_sample_varL[3]_i_9_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.645 r  hdmi_inst/timing_inst/audio_sample_varL_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.645    hdmi_inst/timing_inst/audio_sample_varL_reg[3]_i_1_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.864 r  hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.864    hdmi_inst/timing_inst/audio_sample_varL0_in[4]
    SLICE_X18Y16         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_varL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     1.453    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.436     1.436    hdmi_inst/timing_inst/clk_out1
    SLICE_X18Y16         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_varL_reg[4]/C

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/note_idx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/timing_inst/audio_sample_varL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.740ns  (logic 2.076ns (30.802%)  route 4.664ns (69.198%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE                         0.000     0.000 r  hdmi_inst/timing_inst/note_idx_reg[4]/C
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hdmi_inst/timing_inst/note_idx_reg[4]/Q
                         net (fo=20, routed)          2.044     2.500    hdmi_inst/timing_inst/note_idx_reg_n_0_[4]
    SLICE_X16Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.624 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_37/O
                         net (fo=2, routed)           0.837     3.461    hdmi_inst/timing_inst/audio_sample_varL[7]_i_37_n_0
    SLICE_X17Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.585 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_29/O
                         net (fo=2, routed)           0.493     4.079    hdmi_inst/timing_inst/audio_sample_varL[7]_i_29_n_0
    SLICE_X17Y21         LUT5 (Prop_lut5_I4_O)        0.124     4.203 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_32/O
                         net (fo=1, routed)           0.000     4.203    hdmi_inst/timing_inst/audio_sample_varL[7]_i_32_n_0
    SLICE_X17Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.420 f  hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_18/O
                         net (fo=1, routed)           0.296     4.715    hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_18_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.299     5.014 r  hdmi_inst/timing_inst/audio_sample_varL[7]_i_12/O
                         net (fo=7, routed)           0.993     6.008    hdmi_inst/timing_inst/audio_sample_varL[7]_i_12_n_0
    SLICE_X18Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.132 r  hdmi_inst/timing_inst/audio_sample_varL[3]_i_9/O
                         net (fo=1, routed)           0.000     6.132    hdmi_inst/timing_inst/audio_sample_varL[3]_i_9_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.740 r  hdmi_inst/timing_inst/audio_sample_varL_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.740    hdmi_inst/timing_inst/audio_sample_varL0_in[3]
    SLICE_X18Y15         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_varL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     1.453    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.437     1.437    hdmi_inst/timing_inst/clk_out1
    SLICE_X18Y15         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_varL_reg[3]/C

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/note_idx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/timing_inst/audio_sample_varL_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.676ns  (logic 2.012ns (30.139%)  route 4.664ns (69.861%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE                         0.000     0.000 r  hdmi_inst/timing_inst/note_idx_reg[4]/C
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hdmi_inst/timing_inst/note_idx_reg[4]/Q
                         net (fo=20, routed)          2.044     2.500    hdmi_inst/timing_inst/note_idx_reg_n_0_[4]
    SLICE_X16Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.624 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_37/O
                         net (fo=2, routed)           0.837     3.461    hdmi_inst/timing_inst/audio_sample_varL[7]_i_37_n_0
    SLICE_X17Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.585 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_29/O
                         net (fo=2, routed)           0.493     4.079    hdmi_inst/timing_inst/audio_sample_varL[7]_i_29_n_0
    SLICE_X17Y21         LUT5 (Prop_lut5_I4_O)        0.124     4.203 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_32/O
                         net (fo=1, routed)           0.000     4.203    hdmi_inst/timing_inst/audio_sample_varL[7]_i_32_n_0
    SLICE_X17Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.420 f  hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_18/O
                         net (fo=1, routed)           0.296     4.715    hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_18_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.299     5.014 r  hdmi_inst/timing_inst/audio_sample_varL[7]_i_12/O
                         net (fo=7, routed)           0.993     6.008    hdmi_inst/timing_inst/audio_sample_varL[7]_i_12_n_0
    SLICE_X18Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.132 r  hdmi_inst/timing_inst/audio_sample_varL[3]_i_9/O
                         net (fo=1, routed)           0.000     6.132    hdmi_inst/timing_inst/audio_sample_varL[3]_i_9_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     6.676 r  hdmi_inst/timing_inst/audio_sample_varL_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.676    hdmi_inst/timing_inst/audio_sample_varL0_in[2]
    SLICE_X18Y15         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_varL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     1.453    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.437     1.437    hdmi_inst/timing_inst/clk_out1
    SLICE_X18Y15         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_varL_reg[2]/C

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/note_idx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/timing_inst/audio_sample_varL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.559ns  (logic 1.895ns (28.893%)  route 4.664ns (71.107%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE                         0.000     0.000 r  hdmi_inst/timing_inst/note_idx_reg[4]/C
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hdmi_inst/timing_inst/note_idx_reg[4]/Q
                         net (fo=20, routed)          2.044     2.500    hdmi_inst/timing_inst/note_idx_reg_n_0_[4]
    SLICE_X16Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.624 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_37/O
                         net (fo=2, routed)           0.837     3.461    hdmi_inst/timing_inst/audio_sample_varL[7]_i_37_n_0
    SLICE_X17Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.585 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_29/O
                         net (fo=2, routed)           0.493     4.079    hdmi_inst/timing_inst/audio_sample_varL[7]_i_29_n_0
    SLICE_X17Y21         LUT5 (Prop_lut5_I4_O)        0.124     4.203 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_32/O
                         net (fo=1, routed)           0.000     4.203    hdmi_inst/timing_inst/audio_sample_varL[7]_i_32_n_0
    SLICE_X17Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.420 f  hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_18/O
                         net (fo=1, routed)           0.296     4.715    hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_18_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.299     5.014 r  hdmi_inst/timing_inst/audio_sample_varL[7]_i_12/O
                         net (fo=7, routed)           0.993     6.008    hdmi_inst/timing_inst/audio_sample_varL[7]_i_12_n_0
    SLICE_X18Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.132 r  hdmi_inst/timing_inst/audio_sample_varL[3]_i_9/O
                         net (fo=1, routed)           0.000     6.132    hdmi_inst/timing_inst/audio_sample_varL[3]_i_9_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.559 r  hdmi_inst/timing_inst/audio_sample_varL_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.559    hdmi_inst/timing_inst/audio_sample_varL0_in[1]
    SLICE_X18Y15         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_varL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     1.453    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.437     1.437    hdmi_inst/timing_inst/clk_out1
    SLICE_X18Y15         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_varL_reg[1]/C

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/note_idx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/timing_inst/audio_sample_varL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.384ns  (logic 1.720ns (26.943%)  route 4.664ns (73.057%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE                         0.000     0.000 r  hdmi_inst/timing_inst/note_idx_reg[4]/C
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hdmi_inst/timing_inst/note_idx_reg[4]/Q
                         net (fo=20, routed)          2.044     2.500    hdmi_inst/timing_inst/note_idx_reg_n_0_[4]
    SLICE_X16Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.624 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_37/O
                         net (fo=2, routed)           0.837     3.461    hdmi_inst/timing_inst/audio_sample_varL[7]_i_37_n_0
    SLICE_X17Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.585 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_29/O
                         net (fo=2, routed)           0.493     4.079    hdmi_inst/timing_inst/audio_sample_varL[7]_i_29_n_0
    SLICE_X17Y21         LUT5 (Prop_lut5_I4_O)        0.124     4.203 f  hdmi_inst/timing_inst/audio_sample_varL[7]_i_32/O
                         net (fo=1, routed)           0.000     4.203    hdmi_inst/timing_inst/audio_sample_varL[7]_i_32_n_0
    SLICE_X17Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.420 f  hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_18/O
                         net (fo=1, routed)           0.296     4.715    hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_18_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.299     5.014 r  hdmi_inst/timing_inst/audio_sample_varL[7]_i_12/O
                         net (fo=7, routed)           0.993     6.008    hdmi_inst/timing_inst/audio_sample_varL[7]_i_12_n_0
    SLICE_X18Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.132 r  hdmi_inst/timing_inst/audio_sample_varL[3]_i_9/O
                         net (fo=1, routed)           0.000     6.132    hdmi_inst/timing_inst/audio_sample_varL[3]_i_9_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.384 r  hdmi_inst/timing_inst/audio_sample_varL_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.384    hdmi_inst/timing_inst/audio_sample_varL0_in[0]
    SLICE_X18Y15         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_varL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     1.453    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.437     1.437    hdmi_inst/timing_inst/clk_out1
    SLICE_X18Y15         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_varL_reg[0]/C

Slack:                    inf
  Source:                 hdmi_inst/tdms_b/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/data_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.047ns  (logic 1.177ns (29.084%)  route 2.870ns (70.916%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE                         0.000     0.000 r  hdmi_inst/tdms_b/d_out_reg[4]/C
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  hdmi_inst/tdms_b/d_out_reg[4]/Q
                         net (fo=2, routed)           0.863     1.341    hdmi_inst/tdms_b/tmds_buffer_b[4]
    SLICE_X33Y23         LUT6 (Prop_lut6_I4_O)        0.301     1.642 f  hdmi_inst/tdms_b/data_b[1]_i_14/O
                         net (fo=1, routed)           0.149     1.791    hdmi_inst/tdms_b/data_b[1]_i_14_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.915 r  hdmi_inst/tdms_b/data_b[1]_i_6/O
                         net (fo=1, routed)           0.961     2.876    hdmi_inst/timing_inst/data_b_reg[0]
    SLICE_X32Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.000 r  hdmi_inst/timing_inst/data_b[1]_i_2/O
                         net (fo=2, routed)           0.897     3.897    hdmi_inst/timing_inst/data_b[1]_i_2_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.150     4.047 r  hdmi_inst/timing_inst/data_b[1]_i_1/O
                         net (fo=1, routed)           0.000     4.047    hdmi_inst/timing_inst_n_30
    SLICE_X32Y20         FDRE                                         r  hdmi_inst/data_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     1.453    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.438     1.438    hdmi_inst/clk_out1
    SLICE_X32Y20         FDRE                                         r  hdmi_inst/data_b_reg[1]/C

Slack:                    inf
  Source:                 hdmi_inst/tdms_b/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/data_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.021ns  (logic 1.151ns (28.625%)  route 2.870ns (71.375%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE                         0.000     0.000 r  hdmi_inst/tdms_b/d_out_reg[4]/C
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hdmi_inst/tdms_b/d_out_reg[4]/Q
                         net (fo=2, routed)           0.863     1.341    hdmi_inst/tdms_b/tmds_buffer_b[4]
    SLICE_X33Y23         LUT6 (Prop_lut6_I4_O)        0.301     1.642 r  hdmi_inst/tdms_b/data_b[1]_i_14/O
                         net (fo=1, routed)           0.149     1.791    hdmi_inst/tdms_b/data_b[1]_i_14_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.915 f  hdmi_inst/tdms_b/data_b[1]_i_6/O
                         net (fo=1, routed)           0.961     2.876    hdmi_inst/timing_inst/data_b_reg[0]
    SLICE_X32Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.000 f  hdmi_inst/timing_inst/data_b[1]_i_2/O
                         net (fo=2, routed)           0.897     3.897    hdmi_inst/timing_inst/data_b[1]_i_2_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124     4.021 r  hdmi_inst/timing_inst/data_b[0]_i_1/O
                         net (fo=1, routed)           0.000     4.021    hdmi_inst/timing_inst_n_31
    SLICE_X32Y20         FDRE                                         r  hdmi_inst/data_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.453     1.453    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.438     1.438    hdmi_inst/clk_out1
    SLICE_X32Y20         FDRE                                         r  hdmi_inst/data_b_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_inst/timing_inst/audio_idx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/timing_inst/audio_last_idx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.879%)  route 0.363ns (66.121%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE                         0.000     0.000 r  hdmi_inst/timing_inst/audio_idx_reg[0]/C
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hdmi_inst/timing_inst/audio_idx_reg[0]/Q
                         net (fo=3, routed)           0.245     0.386    hdmi_inst/timing_inst/audio_idx
    SLICE_X38Y15         LUT4 (Prop_lut4_I2_O)        0.045     0.431 r  hdmi_inst/timing_inst/audio_last_idx[0]_i_1/O
                         net (fo=1, routed)           0.118     0.549    hdmi_inst/timing_inst/audio_last_idx[0]_i_1_n_0
    SLICE_X38Y15         FDRE                                         r  hdmi_inst/timing_inst/audio_last_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.858     0.858    hdmi_inst/timing_inst/clk_out1
    SLICE_X38Y15         FDRE                                         r  hdmi_inst/timing_inst/audio_last_idx_reg[0]/C

Slack:                    inf
  Source:                 hdmi_inst/tdms_g/d_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/data_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.298ns (34.438%)  route 0.567ns (65.562%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE                         0.000     0.000 r  hdmi_inst/tdms_g/d_out_reg[8]/C
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  hdmi_inst/tdms_g/d_out_reg[8]/Q
                         net (fo=1, routed)           0.106     0.270    hdmi_inst/tdms_g/tmds_buffer_g[8]
    SLICE_X32Y21         LUT4 (Prop_lut4_I0_O)        0.045     0.315 f  hdmi_inst/tdms_g/data_g[1]_i_5/O
                         net (fo=1, routed)           0.143     0.458    hdmi_inst/timing_inst/data_g_reg[0]
    SLICE_X32Y20         LUT6 (Prop_lut6_I1_O)        0.045     0.503 r  hdmi_inst/timing_inst/data_g[1]_i_2/O
                         net (fo=2, routed)           0.318     0.821    hdmi_inst/timing_inst/data_g[1]_i_2_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I0_O)        0.044     0.865 r  hdmi_inst/timing_inst/data_g[1]_i_1/O
                         net (fo=1, routed)           0.000     0.865    hdmi_inst/timing_inst_n_41
    SLICE_X32Y21         FDRE                                         r  hdmi_inst/data_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.823     0.823    hdmi_inst/clk_out1
    SLICE_X32Y21         FDRE                                         r  hdmi_inst/data_g_reg[1]/C

Slack:                    inf
  Source:                 hdmi_inst/tdms_g/d_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/data_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.299ns (34.513%)  route 0.567ns (65.487%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE                         0.000     0.000 r  hdmi_inst/tdms_g/d_out_reg[8]/C
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  hdmi_inst/tdms_g/d_out_reg[8]/Q
                         net (fo=1, routed)           0.106     0.270    hdmi_inst/tdms_g/tmds_buffer_g[8]
    SLICE_X32Y21         LUT4 (Prop_lut4_I0_O)        0.045     0.315 r  hdmi_inst/tdms_g/data_g[1]_i_5/O
                         net (fo=1, routed)           0.143     0.458    hdmi_inst/timing_inst/data_g_reg[0]
    SLICE_X32Y20         LUT6 (Prop_lut6_I1_O)        0.045     0.503 f  hdmi_inst/timing_inst/data_g[1]_i_2/O
                         net (fo=2, routed)           0.318     0.821    hdmi_inst/timing_inst/data_g[1]_i_2_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  hdmi_inst/timing_inst/data_g[0]_i_1/O
                         net (fo=1, routed)           0.000     0.866    hdmi_inst/timing_inst_n_42
    SLICE_X32Y21         FDRE                                         r  hdmi_inst/data_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.823     0.823    hdmi_inst/clk_out1
    SLICE_X32Y21         FDRE                                         r  hdmi_inst/data_g_reg[0]/C

Slack:                    inf
  Source:                 hdmi_inst/tdms_r/d_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/data_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.336ns (37.405%)  route 0.562ns (62.595%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE                         0.000     0.000 r  hdmi_inst/tdms_r/d_out_reg[8]/C
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  hdmi_inst/tdms_r/d_out_reg[8]/Q
                         net (fo=1, routed)           0.093     0.241    hdmi_inst/timing_inst/data_r[1]_i_5_0[3]
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.099     0.340 f  hdmi_inst/timing_inst/data_r[1]_i_5/O
                         net (fo=1, routed)           0.181     0.521    hdmi_inst/timing_inst/data_r[1]_i_5_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.045     0.566 r  hdmi_inst/timing_inst/data_r[1]_i_2/O
                         net (fo=2, routed)           0.288     0.854    hdmi_inst/timing_inst/data_r[1]_i_2_n_0
    SLICE_X32Y18         LUT5 (Prop_lut5_I0_O)        0.044     0.898 r  hdmi_inst/timing_inst/data_r[1]_i_1/O
                         net (fo=1, routed)           0.000     0.898    hdmi_inst/timing_inst_n_43
    SLICE_X32Y18         FDRE                                         r  hdmi_inst/data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.826     0.826    hdmi_inst/clk_out1
    SLICE_X32Y18         FDRE                                         r  hdmi_inst/data_r_reg[1]/C

Slack:                    inf
  Source:                 hdmi_inst/tdms_r/d_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.337ns (37.475%)  route 0.562ns (62.525%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE                         0.000     0.000 r  hdmi_inst/tdms_r/d_out_reg[8]/C
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  hdmi_inst/tdms_r/d_out_reg[8]/Q
                         net (fo=1, routed)           0.093     0.241    hdmi_inst/timing_inst/data_r[1]_i_5_0[3]
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.099     0.340 r  hdmi_inst/timing_inst/data_r[1]_i_5/O
                         net (fo=1, routed)           0.181     0.521    hdmi_inst/timing_inst/data_r[1]_i_5_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.045     0.566 f  hdmi_inst/timing_inst/data_r[1]_i_2/O
                         net (fo=2, routed)           0.288     0.854    hdmi_inst/timing_inst/data_r[1]_i_2_n_0
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.899 r  hdmi_inst/timing_inst/data_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.899    hdmi_inst/timing_inst_n_44
    SLICE_X32Y18         FDRE                                         r  hdmi_inst/data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.826     0.826    hdmi_inst/clk_out1
    SLICE_X32Y18         FDRE                                         r  hdmi_inst/data_r_reg[0]/C

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/audio_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/timing_inst/audio_send_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.254ns (27.831%)  route 0.659ns (72.169%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE                         0.000     0.000 r  hdmi_inst/timing_inst/audio_cnt_reg[4]/C
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  hdmi_inst/timing_inst/audio_cnt_reg[4]/Q
                         net (fo=4, routed)           0.274     0.438    hdmi_inst/timing_inst/audio_cnt_reg_n_0_[4]
    SLICE_X36Y19         LUT5 (Prop_lut5_I2_O)        0.045     0.483 r  hdmi_inst/timing_inst/audio_send_clk_i_2/O
                         net (fo=1, routed)           0.384     0.868    hdmi_inst/timing_inst/audio_send_clk_i_2_n_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.045     0.913 r  hdmi_inst/timing_inst/audio_send_clk_i_1/O
                         net (fo=1, routed)           0.000     0.913    hdmi_inst/timing_inst/audio_send_clk_i_1_n_0
    SLICE_X31Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_send_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.825     0.825    hdmi_inst/timing_inst/clk_out1
    SLICE_X31Y19         FDRE                                         r  hdmi_inst/timing_inst/audio_send_clk_reg/C

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/audio_idx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/timing_inst/audio_sample_valid_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.231ns (21.655%)  route 0.836ns (78.345%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE                         0.000     0.000 r  hdmi_inst/timing_inst/audio_idx_reg[0]/C
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hdmi_inst/timing_inst/audio_idx_reg[0]/Q
                         net (fo=3, routed)           0.248     0.389    hdmi_inst/timing_inst/audio_idx
    SLICE_X38Y15         LUT5 (Prop_lut5_I3_O)        0.045     0.434 r  hdmi_inst/timing_inst/audio_sample_valid[2]_i_2/O
                         net (fo=7, routed)           0.588     1.022    hdmi_inst/timing_inst/audio_sample_valid[2]_i_2_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.067 r  hdmi_inst/timing_inst/audio_sample_valid[2]_i_1/O
                         net (fo=1, routed)           0.000     1.067    hdmi_inst/timing_inst/audio_sample_valid[2]_i_1_n_0
    SLICE_X26Y25         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_valid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.818     0.818    hdmi_inst/timing_inst/clk_out1
    SLICE_X26Y25         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_valid_reg[2]/C

Slack:                    inf
  Source:                 hdmi_inst/tdms_b/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/data_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.336ns (28.878%)  route 0.828ns (71.122%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE                         0.000     0.000 r  hdmi_inst/tdms_b/d_out_reg[4]/C
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  hdmi_inst/tdms_b/d_out_reg[4]/Q
                         net (fo=2, routed)           0.177     0.325    hdmi_inst/tdms_b/tmds_buffer_b[4]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.099     0.424 r  hdmi_inst/tdms_b/data_b[1]_i_6/O
                         net (fo=1, routed)           0.340     0.765    hdmi_inst/timing_inst/data_b_reg[0]
    SLICE_X32Y20         LUT6 (Prop_lut6_I0_O)        0.045     0.810 r  hdmi_inst/timing_inst/data_b[1]_i_2/O
                         net (fo=2, routed)           0.310     1.120    hdmi_inst/timing_inst/data_b[1]_i_2_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.044     1.164 r  hdmi_inst/timing_inst/data_b[1]_i_1/O
                         net (fo=1, routed)           0.000     1.164    hdmi_inst/timing_inst_n_30
    SLICE_X32Y20         FDRE                                         r  hdmi_inst/data_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.824     0.824    hdmi_inst/clk_out1
    SLICE_X32Y20         FDRE                                         r  hdmi_inst/data_b_reg[1]/C

Slack:                    inf
  Source:                 hdmi_inst/tdms_b/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/data_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.337ns (28.939%)  route 0.828ns (71.061%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE                         0.000     0.000 r  hdmi_inst/tdms_b/d_out_reg[4]/C
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  hdmi_inst/tdms_b/d_out_reg[4]/Q
                         net (fo=2, routed)           0.177     0.325    hdmi_inst/tdms_b/tmds_buffer_b[4]
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.099     0.424 f  hdmi_inst/tdms_b/data_b[1]_i_6/O
                         net (fo=1, routed)           0.340     0.765    hdmi_inst/timing_inst/data_b_reg[0]
    SLICE_X32Y20         LUT6 (Prop_lut6_I0_O)        0.045     0.810 f  hdmi_inst/timing_inst/data_b[1]_i_2/O
                         net (fo=2, routed)           0.310     1.120    hdmi_inst/timing_inst/data_b[1]_i_2_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.165 r  hdmi_inst/timing_inst/data_b[0]_i_1/O
                         net (fo=1, routed)           0.000     1.165    hdmi_inst/timing_inst_n_31
    SLICE_X32Y20         FDRE                                         r  hdmi_inst/data_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.824     0.824    hdmi_inst/clk_out1
    SLICE_X32Y20         FDRE                                         r  hdmi_inst/data_b_reg[0]/C

Slack:                    inf
  Source:                 hdmi_inst/timing_inst/note_idx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inst/timing_inst/audio_sample_varL_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.297ns (24.879%)  route 0.897ns (75.121%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT6=2)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE                         0.000     0.000 r  hdmi_inst/timing_inst/note_idx_reg[5]/C
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hdmi_inst/timing_inst/note_idx_reg[5]/Q
                         net (fo=22, routed)          0.636     0.777    hdmi_inst/timing_inst/note_idx_reg_n_0_[5]
    SLICE_X17Y20         LUT6 (Prop_lut6_I2_O)        0.045     0.822 r  hdmi_inst/timing_inst/audio_sample_varL[7]_i_12/O
                         net (fo=7, routed)           0.261     1.083    hdmi_inst/timing_inst/audio_sample_varL[7]_i_12_n_0
    SLICE_X18Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.128 r  hdmi_inst/timing_inst/audio_sample_varL[7]_i_8/O
                         net (fo=1, routed)           0.000     1.128    hdmi_inst/timing_inst/audio_sample_varL[7]_i_8_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.194 r  hdmi_inst/timing_inst/audio_sample_varL_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.194    hdmi_inst/timing_inst/audio_sample_varL0_in[5]
    SLICE_X18Y16         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_varL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.815     0.815    MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MMCM/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.824     0.824    hdmi_inst/timing_inst/clk_out1
    SLICE_X18Y16         FDRE                                         r  hdmi_inst/timing_inst/audio_sample_varL_reg[5]/C





