
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.03

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.12 source latency rd_ptr[1]$_SDFFE_PN0P_/CK ^
  -0.11 target latency mem[8][7]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mem[8][5]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[8][5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   18.74    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.18    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     8   12.94    0.01    0.05    0.11 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.01    0.00    0.11 ^ mem[8][5]$_DFFE_PP_/CK (DFF_X1)
     1    1.23    0.01    0.09    0.20 ^ mem[8][5]$_DFFE_PP_/Q (DFF_X1)
                                         mem[8][5] (net)
                  0.01    0.00    0.20 ^ _762_/B (MUX2_X1)
     1    1.25    0.01    0.03    0.24 ^ _762_/Z (MUX2_X1)
                                         _257_ (net)
                  0.01    0.00    0.24 ^ mem[8][5]$_DFFE_PP_/D (DFF_X1)
                                  0.24   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   18.74    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.18    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     8   12.94    0.01    0.05    0.11 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.01    0.00    0.11 ^ mem[8][5]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.01    0.12   library hold time
                                  0.12   data required time
-----------------------------------------------------------------------------
                                  0.12   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   18.74    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.18    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.07 ^ clkbuf_4_4_0_clk/A (CLKBUF_X3)
     6   13.80    0.01    0.05    0.11 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk (net)
                  0.01    0.00    0.11 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     5   12.11    0.02    0.13    0.24 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.24 ^ _977_/A (HA_X1)
     1    1.80    0.01    0.03    0.27 ^ _977_/CO (HA_X1)
                                         _556_ (net)
                  0.01    0.00    0.27 ^ _562_/A (INV_X1)
     2    6.12    0.01    0.01    0.29 v _562_/ZN (INV_X1)
                                         _537_ (net)
                  0.01    0.00    0.29 v _968_/CI (FA_X1)
     2   15.79    0.03    0.12    0.40 v _968_/S (FA_X1)
                                         net6 (net)
                  0.03    0.00    0.40 v _574_/A (BUF_X2)
     5   12.89    0.01    0.04    0.45 v _574_/Z (BUF_X2)
                                         _286_ (net)
                  0.01    0.00    0.45 v _575_/A (INV_X1)
     2    3.82    0.01    0.02    0.46 ^ _575_/ZN (INV_X1)
                                         _287_ (net)
                  0.01    0.00    0.47 ^ _578_/A3 (NAND4_X1)
     1    1.13    0.01    0.03    0.49 v _578_/ZN (NAND4_X1)
                                         _290_ (net)
                  0.01    0.00    0.49 v _579_/B (MUX2_X1)
     1    6.31    0.01    0.07    0.56 v _579_/Z (MUX2_X1)
                                         _291_ (net)
                  0.01    0.00    0.56 v _580_/A (BUF_X8)
     6   42.40    0.01    0.03    0.60 v _580_/Z (BUF_X8)
                                         _292_ (net)
                  0.01    0.00    0.60 v _581_/A (BUF_X16)
    10   58.55    0.01    0.03    0.63 v _581_/Z (BUF_X16)
                                         _293_ (net)
                  0.01    0.00    0.63 v _583_/A2 (NOR2_X4)
    10   56.06    0.07    0.08    0.71 ^ _583_/ZN (NOR2_X4)
                                         net10 (net)
                  0.07    0.02    0.73 ^ _855_/A1 (NOR2_X1)
     1    1.54    0.02    0.01    0.74 v _855_/ZN (NOR2_X1)
                                         net12 (net)
                  0.02    0.00    0.74 v output12/A (BUF_X1)
     1    0.27    0.00    0.03    0.77 v output12/Z (BUF_X1)
                                         rd_data[0] (net)
                  0.00    0.00    0.77 v rd_data[0] (out)
                                  0.77   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   18.74    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.18    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.07 ^ clkbuf_4_4_0_clk/A (CLKBUF_X3)
     6   13.80    0.01    0.05    0.11 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk (net)
                  0.01    0.00    0.11 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     5   12.11    0.02    0.13    0.24 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.24 ^ _977_/A (HA_X1)
     1    1.80    0.01    0.03    0.27 ^ _977_/CO (HA_X1)
                                         _556_ (net)
                  0.01    0.00    0.27 ^ _562_/A (INV_X1)
     2    6.12    0.01    0.01    0.29 v _562_/ZN (INV_X1)
                                         _537_ (net)
                  0.01    0.00    0.29 v _968_/CI (FA_X1)
     2   15.79    0.03    0.12    0.40 v _968_/S (FA_X1)
                                         net6 (net)
                  0.03    0.00    0.40 v _574_/A (BUF_X2)
     5   12.89    0.01    0.04    0.45 v _574_/Z (BUF_X2)
                                         _286_ (net)
                  0.01    0.00    0.45 v _575_/A (INV_X1)
     2    3.82    0.01    0.02    0.46 ^ _575_/ZN (INV_X1)
                                         _287_ (net)
                  0.01    0.00    0.47 ^ _578_/A3 (NAND4_X1)
     1    1.13    0.01    0.03    0.49 v _578_/ZN (NAND4_X1)
                                         _290_ (net)
                  0.01    0.00    0.49 v _579_/B (MUX2_X1)
     1    6.31    0.01    0.07    0.56 v _579_/Z (MUX2_X1)
                                         _291_ (net)
                  0.01    0.00    0.56 v _580_/A (BUF_X8)
     6   42.40    0.01    0.03    0.60 v _580_/Z (BUF_X8)
                                         _292_ (net)
                  0.01    0.00    0.60 v _581_/A (BUF_X16)
    10   58.55    0.01    0.03    0.63 v _581_/Z (BUF_X16)
                                         _293_ (net)
                  0.01    0.00    0.63 v _583_/A2 (NOR2_X4)
    10   56.06    0.07    0.08    0.71 ^ _583_/ZN (NOR2_X4)
                                         net10 (net)
                  0.07    0.02    0.73 ^ _855_/A1 (NOR2_X1)
     1    1.54    0.02    0.01    0.74 v _855_/ZN (NOR2_X1)
                                         net12 (net)
                  0.02    0.00    0.74 v output12/A (BUF_X1)
     1    0.27    0.00    0.03    0.77 v output12/Z (BUF_X1)
                                         rd_data[0] (net)
                  0.00    0.00    0.77 v rd_data[0] (out)
                                  0.77   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.12596257030963898

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6345

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
9.304886817932129

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8886

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[1][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.13    0.24 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.27 ^ _977_/CO (HA_X1)
   0.01    0.29 v _562_/ZN (INV_X1)
   0.12    0.40 v _968_/S (FA_X1)
   0.04    0.45 v _574_/Z (BUF_X2)
   0.02    0.46 ^ _575_/ZN (INV_X1)
   0.03    0.49 v _578_/ZN (NAND4_X1)
   0.07    0.56 v _579_/Z (MUX2_X1)
   0.03    0.60 v _580_/Z (BUF_X8)
   0.03    0.63 v _581_/Z (BUF_X16)
   0.05    0.67 ^ _685_/ZN (OAI21_X4)
   0.07    0.74 v _688_/Z (MUX2_X1)
   0.00    0.74 v mem[1][2]$_DFFE_PP_/D (DFF_X1)
           0.74   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.11 ^ clkbuf_4_15_0_clk/Z (CLKBUF_X3)
   0.00    1.11 ^ mem[1][2]$_DFFE_PP_/CK (DFF_X1)
   0.00    1.11   clock reconvergence pessimism
  -0.04    1.08   library setup time
           1.08   data required time
---------------------------------------------------------
           1.08   data required time
          -0.74   data arrival time
---------------------------------------------------------
           0.34   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[8][5]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[8][5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ mem[8][5]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.20 ^ mem[8][5]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.24 ^ _762_/Z (MUX2_X1)
   0.00    0.24 ^ mem[8][5]$_DFFE_PP_/D (DFF_X1)
           0.24   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ mem[8][5]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.11   clock reconvergence pessimism
   0.01    0.12   library hold time
           0.12   data required time
---------------------------------------------------------
           0.12   data required time
          -0.24   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.1133

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.1155

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.7694

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.0306

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
3.977125

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.37e-03   1.13e-04   1.11e-05   1.50e-03  30.7%
Combinational          1.32e-03   1.46e-03   1.75e-05   2.80e-03  57.5%
Clock                  2.31e-04   3.41e-04   9.18e-07   5.73e-04  11.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.93e-03   1.92e-03   2.95e-05   4.87e-03 100.0%
                          60.1%      39.3%       0.6%
