
*** Running vivado
    with args -log UART_Demo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_Demo.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source UART_Demo.tcl -notrace
Command: synth_design -top UART_Demo -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16920 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 467.930 ; gain = 101.574
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_Demo' [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/UART_Demo.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/summer project/improve/Combine/UART_Demo.runs/synth_1/.Xil/Vivado-1852-LAPTOP-CVUIJIL5/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/summer project/improve/Combine/UART_Demo.runs/synth_1/.Xil/Vivado-1852-LAPTOP-CVUIJIL5/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_10' of module 'clk_wiz_0' requires 5 connections, but only 3 given [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/UART_Demo.v:46]
INFO: [Synth 8-6157] synthesizing module 'Driver_UART' [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/Driver_UART.v:24]
INFO: [Synth 8-6157] synthesizing module 'Clk_Division' [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/Clk_Division.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Clk_Division' (2#1) [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/Clk_Division.v:23]
INFO: [Synth 8-6157] synthesizing module 'UART_Rx' [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/Driver_UART.v:70]
	Parameter RECEIVE_IDLE bound to: 2'b00 
	Parameter RECEIVE bound to: 2'b01 
	Parameter RECEIVE_END bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'UART_Rx' (3#1) [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/Driver_UART.v:70]
INFO: [Synth 8-6157] synthesizing module 'UART_Tx' [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/Driver_UART.v:135]
	Parameter SEND_IDLE bound to: 0 - type: integer 
	Parameter SEND_START bound to: 1 - type: integer 
	Parameter SEND bound to: 2 - type: integer 
	Parameter SEND_END bound to: 3 - type: integer 
	Parameter SEND_WAIT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UART_Tx' (4#1) [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/Driver_UART.v:135]
INFO: [Synth 8-6155] done synthesizing module 'Driver_UART' (5#1) [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/Driver_UART.v:24]
INFO: [Synth 8-6157] synthesizing module 'UART_Send' [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/UART_Send.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD' [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/BCD.v:23]
INFO: [Synth 8-226] default block is never used [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/BCD.v:55]
INFO: [Synth 8-226] default block is never used [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/BCD.v:81]
INFO: [Synth 8-226] default block is never used [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/BCD.v:107]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (6#1) [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/BCD.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000010000 is unreachable [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/UART_Send.v:120]
WARNING: [Synth 8-5788] Register Tx_En_reg in module UART_Send is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/UART_Send.v:44]
INFO: [Synth 8-6155] done synthesizing module 'UART_Send' (7#1) [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/UART_Send.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'Speed_o' does not match port width (16) of module 'UART_Send' [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/UART_Demo.v:66]
INFO: [Synth 8-6157] synthesizing module 'test' [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/test.v:23]
INFO: [Synth 8-6155] done synthesizing module 'test' (8#1) [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/test.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'Speed_o' does not match port width (16) of module 'test' [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/UART_Demo.v:75]
INFO: [Synth 8-6157] synthesizing module 'director' [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/director.v:23]
INFO: [Synth 8-6155] done synthesizing module 'director' (9#1) [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/director.v:23]
INFO: [Synth 8-6155] done synthesizing module 'UART_Demo' (10#1) [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/UART_Demo.v:23]
WARNING: [Synth 8-3331] design UART_Send has unconnected port Enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 524.230 ; gain = 157.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 524.230 ; gain = 157.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 524.230 ; gain = 157.875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/summer project/improve/Combine/UART_Demo.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_10'
Finished Parsing XDC File [d:/summer project/improve/Combine/UART_Demo.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_10'
Parsing XDC File [D:/summer project/improve/Combine/UART_Demo.srcs/constrs_1/new/system.xdc]
WARNING: [Vivado 12-507] No nets matched 'EncoderA_i_IBUF'. [D:/summer project/improve/Combine/UART_Demo.srcs/constrs_1/new/system.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'EncoderB_i_IBUF'. [D:/summer project/improve/Combine/UART_Demo.srcs/constrs_1/new/system.xdc:18]
Finished Parsing XDC File [D:/summer project/improve/Combine/UART_Demo.srcs/constrs_1/new/system.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/summer project/improve/Combine/UART_Demo.srcs/constrs_1/new/system.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/UART_Demo_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/summer project/improve/Combine/UART_Demo.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_Demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_Demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/summer project/improve/Combine/UART_Demo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/summer project/improve/Combine/UART_Demo.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 830.082 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 830.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 830.082 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 830.082 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 830.082 ; gain = 463.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 830.082 ; gain = 463.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  {d:/summer project/improve/Combine/UART_Demo.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  {d:/summer project/improve/Combine/UART_Demo.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 5).
Applied set_property DONT_TOUCH = true for clk_10. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 830.082 ; gain = 463.727
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_Current_reg' in module 'UART_Rx'
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_Current_reg' in module 'UART_Tx'
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Send_Buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'Pulse_Init_Flag_reg' in module 'UART_Send'
INFO: [Synth 8-802] inferred FSM for state register 'State_Speed_Cnt_reg' in module 'UART_Send'
INFO: [Synth 8-5544] ROM "Pulse_Init_Flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Pulse_Init_Flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Speed_Cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "speed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cnt_100Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_100Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_State_Next_reg' [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/Driver_UART.v:97]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_State_Next_reg' [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/Driver_UART.v:97]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            RECEIVE_IDLE |                              001 |                               00
                 RECEIVE |                              010 |                               01
             RECEIVE_END |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_Current_reg' using encoding 'one-hot' in module 'UART_Rx'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_State_Next_reg' [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/Driver_UART.v:97]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               SEND_IDLE |                              000 |                              000
              SEND_START |                              010 |                              001
                    SEND |                              100 |                              010
                SEND_END |                              011 |                              011
               SEND_WAIT |                              001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_Current_reg' using encoding 'sequential' in module 'UART_Tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               10
*
                 iSTATE0 |                               01 |                               00
                  iSTATE |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Pulse_Init_Flag_reg' using encoding 'sequential' in module 'UART_Send'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                 0000000000000001 |                             0000
                 iSTATE6 |                 0000000000000010 |                             0001
                 iSTATE2 |                 0000000000000100 |                             0010
                 iSTATE0 |                 0000000000001000 |                             0011
                  iSTATE |                 0000000000010000 |                             0100
                iSTATE14 |                 0000000000100000 |                             0101
                iSTATE11 |                 0000000001000000 |                             0110
                 iSTATE9 |                 0000000010000000 |                             0111
                iSTATE10 |                 0000000100000000 |                             1000
                 iSTATE8 |                 0000001000000000 |                             1001
                 iSTATE5 |                 0000010000000000 |                             1010
                 iSTATE3 |                 0000100000000000 |                             1011
                 iSTATE4 |                 0001000000000000 |                             1100
                 iSTATE1 |                 0010000000000000 |                             1101
                iSTATE13 |                 0100000000000000 |                             1110
                iSTATE12 |                 1000000000000000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_Speed_Cnt_reg' using encoding 'one-hot' in module 'UART_Send'
WARNING: [Synth 8-327] inferring latch for variable 'speed_reg' [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/test.v:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 830.082 ; gain = 463.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 12    
	   3 Input      6 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Clk_Division 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UART_Rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module UART_Tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module Driver_UART 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
Module BCD 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 12    
	   3 Input      6 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module UART_Send 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module director 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "test0/stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test0/speed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "director0/cnt_100Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "director0/clk_100Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP test0/speed0, operation Mode is: A*(B:0x18).
DSP Report: operator test0/speed0 is absorbed into DSP test0/speed0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART0/UART_Tx0/Send_Buffer_reg[7] )
WARNING: [Synth 8-3332] Sequential element (UART0/UART_Rx0/FSM_onehot_State_Current_reg[2]) is unused and will be removed from module UART_Demo.
WARNING: [Synth 8-3332] Sequential element (UART0/UART_Rx0/FSM_onehot_State_Current_reg[1]) is unused and will be removed from module UART_Demo.
WARNING: [Synth 8-3332] Sequential element (UART0/UART_Rx0/FSM_onehot_State_Current_reg[0]) is unused and will be removed from module UART_Demo.
WARNING: [Synth 8-3332] Sequential element (UART0/UART_Rx0/FSM_onehot_State_Next_reg[2]) is unused and will be removed from module UART_Demo.
WARNING: [Synth 8-3332] Sequential element (UART0/UART_Rx0/FSM_onehot_State_Next_reg[1]) is unused and will be removed from module UART_Demo.
WARNING: [Synth 8-3332] Sequential element (UART0/UART_Rx0/FSM_onehot_State_Next_reg[0]) is unused and will be removed from module UART_Demo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 830.082 ; gain = 463.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|test        | A*(B:0x18)  | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_10/clk_out1' to pin 'clk_10/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_10/clk_out2' to pin 'clk_10/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 865.598 ; gain = 499.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 875.875 ; gain = 509.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/summer project/improve/Combine/UART_Demo.srcs/sources_1/new/test.v:61]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 893.453 ; gain = 527.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module clk_10 has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 893.453 ; gain = 527.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 893.453 ; gain = 527.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 893.453 ; gain = 527.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 893.453 ; gain = 527.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 893.453 ; gain = 527.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 893.453 ; gain = 527.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |    34|
|4     |DSP48E1   |     1|
|5     |LUT1      |     5|
|6     |LUT2      |    11|
|7     |LUT3      |    46|
|8     |LUT4      |    57|
|9     |LUT5      |    31|
|10    |LUT6      |    87|
|11    |FDCE      |    20|
|12    |FDPE      |     2|
|13    |FDRE      |   133|
|14    |LD        |    16|
|15    |LDC       |     1|
|16    |IBUF      |     4|
|17    |OBUF      |     3|
+------+----------+------+

Report Instance Areas: 
+------+-------------+-------------+------+
|      |Instance     |Module       |Cells |
+------+-------------+-------------+------+
|1     |top          |             |   455|
|2     |  UART0      |Driver_UART  |   123|
|3     |    UART_Clk |Clk_Division |    89|
|4     |    UART_Tx0 |UART_Tx      |    34|
|5     |  UART_Send0 |UART_Send    |    49|
|6     |  director0  |director     |    60|
|7     |  test0      |test         |   212|
+------+-------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 893.453 ; gain = 527.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 893.453 ; gain = 221.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 893.453 ; gain = 527.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 893.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 16 instances
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 19 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 893.453 ; gain = 538.949
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 893.453 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/summer project/improve/Combine/UART_Demo.runs/synth_1/UART_Demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_Demo_utilization_synth.rpt -pb UART_Demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 14:46:33 2020...
