<stg><name>stencil3d_Pipeline_loop_col</name>


<trans_list>

<trans id="750" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty_37, i32 0, i32 0, void @empty_38, i32 4294967295, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig, void @empty_37, i32 0, i32 0, void @empty_38, i32 4294967295, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %C_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C_load_1

]]></Node>
<StgValue><ssdm name="C_load_1_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %C_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C_load

]]></Node>
<StgValue><ssdm name="C_load_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:5 %or_ln42_7_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %or_ln42_7

]]></Node>
<StgValue><ssdm name="or_ln42_7_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %tmp_73_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tmp_73

]]></Node>
<StgValue><ssdm name="tmp_73_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:7 %i_2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %i_2

]]></Node>
<StgValue><ssdm name="i_2_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i5 1, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.inc167

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc167:0 %j_1 = load i5 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc167:1 %icmp_ln37 = icmp_eq  i5 %j_1, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc167:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc167:3 %br_ln37 = br i1 %icmp_ln37, void %fpga_resource_hint.for.inc167.41, void %for.inc173.exitStub

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.41:3 %indvars_iv_next = add i5 %j_1, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.41:10 %zext_ln40_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln40_cast"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.41:11 %zext_ln40 = zext i6 %zext_ln40_cast

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc167.41:12 %add_ln40_14 = add i10 %zext_ln40, i10 %tmp_73_read

]]></Node>
<StgValue><ssdm name="add_ln40_14"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.inc167.41:13 %shl_ln4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln40_14, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:14 %zext_ln40_1 = zext i13 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:15 %orig_addr_1 = getelementptr i64 %orig, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="orig_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:16 %orig_load_1 = load i13 %orig_addr_1

]]></Node>
<StgValue><ssdm name="orig_load_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.41:18 %sext_ln41 = sext i6 %zext_ln40_cast

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc167.41:19 %add_ln41_14 = add i10 %sext_ln41, i10 %tmp_73_read

]]></Node>
<StgValue><ssdm name="add_ln41_14"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.inc167.41:20 %shl_ln5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln41_14, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:21 %zext_ln41 = zext i13 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:22 %orig_addr_2 = getelementptr i64 %orig, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="orig_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:23 %orig_load_2 = load i13 %orig_addr_2

]]></Node>
<StgValue><ssdm name="orig_load_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:608 %store_ln37 = store i5 %indvars_iv_next, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:16 %orig_load_1 = load i13 %orig_addr_1

]]></Node>
<StgValue><ssdm name="orig_load_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:17 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_1, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:23 %orig_load_2 = load i13 %orig_addr_2

]]></Node>
<StgValue><ssdm name="orig_load_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:24 %tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_2, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:25 %add_ln40 = add i32 %tmp_1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:26 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln40, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:70 %or_ln40 = or i13 %shl_ln4, i13 1

]]></Node>
<StgValue><ssdm name="or_ln40"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:71 %zext_ln40_2 = zext i13 %or_ln40

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:72 %orig_addr_6 = getelementptr i64 %orig, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="orig_addr_6"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:73 %orig_load_6 = load i13 %orig_addr_6

]]></Node>
<StgValue><ssdm name="orig_load_6"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:75 %or_ln41 = or i13 %shl_ln5, i13 1

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:76 %zext_ln41_1 = zext i13 %or_ln41

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:77 %orig_addr_7 = getelementptr i64 %orig, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="orig_addr_7"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:78 %orig_load_7 = load i13 %orig_addr_7

]]></Node>
<StgValue><ssdm name="orig_load_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="72" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:73 %orig_load_6 = load i13 %orig_addr_6

]]></Node>
<StgValue><ssdm name="orig_load_6"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:74 %trunc_ln40 = trunc i64 %orig_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:78 %orig_load_7 = load i13 %orig_addr_7

]]></Node>
<StgValue><ssdm name="orig_load_7"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:79 %trunc_ln41 = trunc i64 %orig_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:80 %add_ln40_1 = add i32 %trunc_ln41, i32 %trunc_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:81 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln40_1, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:117 %tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_6, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:118 %tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_7, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:119 %add_ln40_2 = add i32 %tmp_5, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:120 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln40_2, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:152 %or_ln40_1 = or i13 %shl_ln4, i13 2

]]></Node>
<StgValue><ssdm name="or_ln40_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:153 %zext_ln40_3 = zext i13 %or_ln40_1

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:154 %orig_addr_11 = getelementptr i64 %orig, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="orig_addr_11"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:155 %orig_load_11 = load i13 %orig_addr_11

]]></Node>
<StgValue><ssdm name="orig_load_11"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:157 %or_ln41_1 = or i13 %shl_ln5, i13 2

]]></Node>
<StgValue><ssdm name="or_ln41_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:158 %zext_ln41_2 = zext i13 %or_ln41_1

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:159 %orig_addr_12 = getelementptr i64 %orig, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="orig_addr_12"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:160 %orig_load_12 = load i13 %orig_addr_12

]]></Node>
<StgValue><ssdm name="orig_load_12"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:155 %orig_load_11 = load i13 %orig_addr_11

]]></Node>
<StgValue><ssdm name="orig_load_11"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:156 %trunc_ln40_1 = trunc i64 %orig_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln40_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:160 %orig_load_12 = load i13 %orig_addr_12

]]></Node>
<StgValue><ssdm name="orig_load_12"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:161 %trunc_ln41_1 = trunc i64 %orig_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:162 %add_ln40_3 = add i32 %trunc_ln41_1, i32 %trunc_ln40_1

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:163 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln40_3, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:199 %tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_11, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:200 %tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_12, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:201 %add_ln40_4 = add i32 %tmp_9, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:202 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln40_4, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:234 %or_ln40_2 = or i13 %shl_ln4, i13 3

]]></Node>
<StgValue><ssdm name="or_ln40_2"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:235 %zext_ln40_4 = zext i13 %or_ln40_2

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:236 %orig_addr_16 = getelementptr i64 %orig, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="orig_addr_16"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:237 %orig_load_16 = load i13 %orig_addr_16

]]></Node>
<StgValue><ssdm name="orig_load_16"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:239 %or_ln41_2 = or i13 %shl_ln5, i13 3

]]></Node>
<StgValue><ssdm name="or_ln41_2"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:240 %zext_ln41_3 = zext i13 %or_ln41_2

]]></Node>
<StgValue><ssdm name="zext_ln41_3"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:241 %orig_addr_17 = getelementptr i64 %orig, i64 0, i64 %zext_ln41_3

]]></Node>
<StgValue><ssdm name="orig_addr_17"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:242 %orig_load_17 = load i13 %orig_addr_17

]]></Node>
<StgValue><ssdm name="orig_load_17"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="108" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:237 %orig_load_16 = load i13 %orig_addr_16

]]></Node>
<StgValue><ssdm name="orig_load_16"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:238 %trunc_ln40_2 = trunc i64 %orig_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln40_2"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:242 %orig_load_17 = load i13 %orig_addr_17

]]></Node>
<StgValue><ssdm name="orig_load_17"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:243 %trunc_ln41_2 = trunc i64 %orig_load_17

]]></Node>
<StgValue><ssdm name="trunc_ln41_2"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:244 %add_ln40_5 = add i32 %trunc_ln41_2, i32 %trunc_ln40_2

]]></Node>
<StgValue><ssdm name="add_ln40_5"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:245 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln40_5, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:281 %tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_16, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:282 %tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_17, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:283 %add_ln40_6 = add i32 %tmp_13, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:284 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln40_6, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:316 %or_ln40_3 = or i13 %shl_ln4, i13 4

]]></Node>
<StgValue><ssdm name="or_ln40_3"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:317 %zext_ln40_5 = zext i13 %or_ln40_3

]]></Node>
<StgValue><ssdm name="zext_ln40_5"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:318 %orig_addr_21 = getelementptr i64 %orig, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="orig_addr_21"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:319 %orig_load_21 = load i13 %orig_addr_21

]]></Node>
<StgValue><ssdm name="orig_load_21"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:321 %or_ln41_3 = or i13 %shl_ln5, i13 4

]]></Node>
<StgValue><ssdm name="or_ln41_3"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:322 %zext_ln41_4 = zext i13 %or_ln41_3

]]></Node>
<StgValue><ssdm name="zext_ln41_4"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:323 %orig_addr_22 = getelementptr i64 %orig, i64 0, i64 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="orig_addr_22"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:324 %orig_load_22 = load i13 %orig_addr_22

]]></Node>
<StgValue><ssdm name="orig_load_22"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="126" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:319 %orig_load_21 = load i13 %orig_addr_21

]]></Node>
<StgValue><ssdm name="orig_load_21"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:320 %trunc_ln40_3 = trunc i64 %orig_load_21

]]></Node>
<StgValue><ssdm name="trunc_ln40_3"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:324 %orig_load_22 = load i13 %orig_addr_22

]]></Node>
<StgValue><ssdm name="orig_load_22"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:325 %trunc_ln41_3 = trunc i64 %orig_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln41_3"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:326 %add_ln40_7 = add i32 %trunc_ln41_3, i32 %trunc_ln40_3

]]></Node>
<StgValue><ssdm name="add_ln40_7"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:327 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln40_7, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:363 %tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_21, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:364 %tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_22, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:365 %add_ln40_8 = add i32 %tmp_17, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="add_ln40_8"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:366 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln40_8, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:398 %or_ln40_4 = or i13 %shl_ln4, i13 5

]]></Node>
<StgValue><ssdm name="or_ln40_4"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:399 %zext_ln40_6 = zext i13 %or_ln40_4

]]></Node>
<StgValue><ssdm name="zext_ln40_6"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:400 %orig_addr_26 = getelementptr i64 %orig, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="orig_addr_26"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:401 %orig_load_26 = load i13 %orig_addr_26

]]></Node>
<StgValue><ssdm name="orig_load_26"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:403 %or_ln41_4 = or i13 %shl_ln5, i13 5

]]></Node>
<StgValue><ssdm name="or_ln41_4"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:404 %zext_ln41_5 = zext i13 %or_ln41_4

]]></Node>
<StgValue><ssdm name="zext_ln41_5"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:405 %orig_addr_27 = getelementptr i64 %orig, i64 0, i64 %zext_ln41_5

]]></Node>
<StgValue><ssdm name="orig_addr_27"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:406 %orig_load_27 = load i13 %orig_addr_27

]]></Node>
<StgValue><ssdm name="orig_load_27"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0">
<![CDATA[
for.inc173.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="144" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:401 %orig_load_26 = load i13 %orig_addr_26

]]></Node>
<StgValue><ssdm name="orig_load_26"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:402 %trunc_ln40_4 = trunc i64 %orig_load_26

]]></Node>
<StgValue><ssdm name="trunc_ln40_4"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:406 %orig_load_27 = load i13 %orig_addr_27

]]></Node>
<StgValue><ssdm name="orig_load_27"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:407 %trunc_ln41_4 = trunc i64 %orig_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln41_4"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:408 %add_ln40_9 = add i32 %trunc_ln41_4, i32 %trunc_ln40_4

]]></Node>
<StgValue><ssdm name="add_ln40_9"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:409 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln40_9, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:445 %tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_26, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:446 %tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_27, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:447 %add_ln40_10 = add i32 %tmp_21, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="add_ln40_10"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:448 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln40_10, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:480 %or_ln40_5 = or i13 %shl_ln4, i13 6

]]></Node>
<StgValue><ssdm name="or_ln40_5"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:481 %zext_ln40_7 = zext i13 %or_ln40_5

]]></Node>
<StgValue><ssdm name="zext_ln40_7"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:482 %orig_addr_31 = getelementptr i64 %orig, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="orig_addr_31"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:483 %orig_load_31 = load i13 %orig_addr_31

]]></Node>
<StgValue><ssdm name="orig_load_31"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:485 %or_ln41_5 = or i13 %shl_ln5, i13 6

]]></Node>
<StgValue><ssdm name="or_ln41_5"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:486 %zext_ln41_6 = zext i13 %or_ln41_5

]]></Node>
<StgValue><ssdm name="zext_ln41_6"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:487 %orig_addr_32 = getelementptr i64 %orig, i64 0, i64 %zext_ln41_6

]]></Node>
<StgValue><ssdm name="orig_addr_32"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:488 %orig_load_32 = load i13 %orig_addr_32

]]></Node>
<StgValue><ssdm name="orig_load_32"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="162" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:483 %orig_load_31 = load i13 %orig_addr_31

]]></Node>
<StgValue><ssdm name="orig_load_31"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:484 %trunc_ln40_5 = trunc i64 %orig_load_31

]]></Node>
<StgValue><ssdm name="trunc_ln40_5"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:488 %orig_load_32 = load i13 %orig_addr_32

]]></Node>
<StgValue><ssdm name="orig_load_32"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:489 %trunc_ln41_5 = trunc i64 %orig_load_32

]]></Node>
<StgValue><ssdm name="trunc_ln41_5"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:490 %add_ln40_11 = add i32 %trunc_ln41_5, i32 %trunc_ln40_5

]]></Node>
<StgValue><ssdm name="add_ln40_11"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:491 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln40_11, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:527 %tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_31, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:528 %tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_32, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:529 %add_ln40_12 = add i32 %tmp_25, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="add_ln40_12"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:530 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln40_12, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:562 %or_ln40_6 = or i13 %shl_ln4, i13 7

]]></Node>
<StgValue><ssdm name="or_ln40_6"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:563 %zext_ln40_8 = zext i13 %or_ln40_6

]]></Node>
<StgValue><ssdm name="zext_ln40_8"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:564 %orig_addr_36 = getelementptr i64 %orig, i64 0, i64 %zext_ln40_8

]]></Node>
<StgValue><ssdm name="orig_addr_36"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:565 %orig_load_36 = load i13 %orig_addr_36

]]></Node>
<StgValue><ssdm name="orig_load_36"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:567 %or_ln41_6 = or i13 %shl_ln5, i13 7

]]></Node>
<StgValue><ssdm name="or_ln41_6"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:568 %zext_ln41_7 = zext i13 %or_ln41_6

]]></Node>
<StgValue><ssdm name="zext_ln41_7"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:569 %orig_addr_37 = getelementptr i64 %orig, i64 0, i64 %zext_ln41_7

]]></Node>
<StgValue><ssdm name="orig_addr_37"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:570 %orig_load_37 = load i13 %orig_addr_37

]]></Node>
<StgValue><ssdm name="orig_load_37"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.41:2 %j_2_cast = zext i5 %j_1

]]></Node>
<StgValue><ssdm name="j_2_cast"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="5" op_3_bw="3">
<![CDATA[
fpga_resource_hint.for.inc167.41:4 %shl_ln3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i5.i3, i5 %i_2_read, i5 %j_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:5 %zext_ln39 = zext i13 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:6 %orig_addr = getelementptr i64 %orig, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="orig_addr"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:7 %orig_load = load i13 %orig_addr

]]></Node>
<StgValue><ssdm name="orig_load"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc167.41:27 %add_ln42_14 = add i10 %or_ln42_7_read, i10 %j_2_cast

]]></Node>
<StgValue><ssdm name="add_ln42_14"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.inc167.41:28 %shl_ln6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln42_14, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:29 %zext_ln42 = zext i13 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:30 %orig_addr_3 = getelementptr i64 %orig, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="orig_addr_3"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:31 %orig_load_3 = load i13 %orig_addr_3

]]></Node>
<StgValue><ssdm name="orig_load_3"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:565 %orig_load_36 = load i13 %orig_addr_36

]]></Node>
<StgValue><ssdm name="orig_load_36"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:566 %trunc_ln40_6 = trunc i64 %orig_load_36

]]></Node>
<StgValue><ssdm name="trunc_ln40_6"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:570 %orig_load_37 = load i13 %orig_addr_37

]]></Node>
<StgValue><ssdm name="orig_load_37"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:571 %trunc_ln41_6 = trunc i64 %orig_load_37

]]></Node>
<StgValue><ssdm name="trunc_ln41_6"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:572 %add_ln40_13 = add i32 %trunc_ln41_6, i32 %trunc_ln40_6

]]></Node>
<StgValue><ssdm name="add_ln40_13"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:573 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln40_13, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="196" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:7 %orig_load = load i13 %orig_addr

]]></Node>
<StgValue><ssdm name="orig_load"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:8 %sum0 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="sum0"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:31 %orig_load_3 = load i13 %orig_addr_3

]]></Node>
<StgValue><ssdm name="orig_load_3"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:32 %tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_3, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:33 %add_ln41 = add i32 %tmp_2, i32 %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:34 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln41, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.41:35 %add_ln43_14 = add i5 %j_1, i5 31

]]></Node>
<StgValue><ssdm name="add_ln43_14"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="5" op_3_bw="3">
<![CDATA[
fpga_resource_hint.for.inc167.41:36 %shl_ln7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i5.i3, i5 %i_2_read, i5 %add_ln43_14, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:37 %zext_ln43 = zext i13 %shl_ln7

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:38 %orig_addr_4 = getelementptr i64 %orig, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="orig_addr_4"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:39 %orig_load_4 = load i13 %orig_addr_4

]]></Node>
<StgValue><ssdm name="orig_load_4"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:44 %or_ln44 = or i13 %shl_ln3, i13 1

]]></Node>
<StgValue><ssdm name="or_ln44"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:45 %zext_ln44 = zext i13 %or_ln44

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:46 %orig_addr_5 = getelementptr i64 %orig, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="orig_addr_5"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:47 %orig_load_5 = load i13 %orig_addr_5

]]></Node>
<StgValue><ssdm name="orig_load_5"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:51 %trunc_ln45 = trunc i64 %orig_load

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="212" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:39 %orig_load_4 = load i13 %orig_addr_4

]]></Node>
<StgValue><ssdm name="orig_load_4"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:40 %tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_4, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:41 %add_ln42 = add i32 %tmp_3, i32 %add_ln41

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:42 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln42, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:47 %orig_load_5 = load i13 %orig_addr_5

]]></Node>
<StgValue><ssdm name="orig_load_5"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:48 %sum0_1 = trunc i64 %orig_load_5

]]></Node>
<StgValue><ssdm name="sum0_1"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:49 %add_ln43 = add i32 %sum0_1, i32 %add_ln42

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:50 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln43, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:52 %sum1 = add i32 %trunc_ln45, i32 %add_ln43

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:53 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %sum1, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:56 %mul0 = mul i32 %C_load_read, i32 %sum0

]]></Node>
<StgValue><ssdm name="mul0"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:57 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul0, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:82 %or_ln42 = or i13 %shl_ln6, i13 1

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:83 %zext_ln42_1 = zext i13 %or_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:84 %orig_addr_8 = getelementptr i64 %orig, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="orig_addr_8"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:85 %orig_load_8 = load i13 %orig_addr_8

]]></Node>
<StgValue><ssdm name="orig_load_8"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:89 %or_ln43 = or i13 %shl_ln7, i13 1

]]></Node>
<StgValue><ssdm name="or_ln43"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:90 %zext_ln43_1 = zext i13 %or_ln43

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:91 %orig_addr_9 = getelementptr i64 %orig, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="orig_addr_9"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:92 %orig_load_9 = load i13 %orig_addr_9

]]></Node>
<StgValue><ssdm name="orig_load_9"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:97 %sum0_2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_5, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="sum0_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="233" st_id="12" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:60 %mul1 = mul i32 %C_load_1_read, i32 %sum1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:61 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul1, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:63 %add_ln48 = add i32 %mul1, i32 %mul0

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:85 %orig_load_8 = load i13 %orig_addr_8

]]></Node>
<StgValue><ssdm name="orig_load_8"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:86 %trunc_ln42 = trunc i64 %orig_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:87 %add_ln41_1 = add i32 %trunc_ln42, i32 %add_ln40_1

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:88 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln41_1, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:92 %orig_load_9 = load i13 %orig_addr_9

]]></Node>
<StgValue><ssdm name="orig_load_9"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:93 %trunc_ln43 = trunc i64 %orig_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:94 %add_ln42_1 = add i32 %trunc_ln43, i32 %add_ln41_1

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:95 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln42_1, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:98 %add_ln43_1 = add i32 %sum0_2, i32 %add_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:99 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln43_1, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:104 %mul0_1 = mul i32 %C_load_read, i32 %sum0_1

]]></Node>
<StgValue><ssdm name="mul0_1"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:105 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul0_1, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:121 %tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_8, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:122 %add_ln41_2 = add i32 %tmp_6, i32 %add_ln40_2

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:123 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln41_2, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:124 %tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_9, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:125 %add_ln42_2 = add i32 %tmp_7, i32 %add_ln41_2

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:126 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln42_2, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:128 %or_ln44_1 = or i13 %shl_ln3, i13 2

]]></Node>
<StgValue><ssdm name="or_ln44_1"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:129 %zext_ln44_1 = zext i13 %or_ln44_1

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:130 %orig_addr_10 = getelementptr i64 %orig, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="orig_addr_10"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:131 %orig_load_10 = load i13 %orig_addr_10

]]></Node>
<StgValue><ssdm name="orig_load_10"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:164 %or_ln42_1 = or i13 %shl_ln6, i13 2

]]></Node>
<StgValue><ssdm name="or_ln42_1"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:165 %zext_ln42_2 = zext i13 %or_ln42_1

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:166 %orig_addr_13 = getelementptr i64 %orig, i64 0, i64 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="orig_addr_13"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:167 %orig_load_13 = load i13 %orig_addr_13

]]></Node>
<StgValue><ssdm name="orig_load_13"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="14" op_1_bw="5" op_2_bw="5" op_3_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.41:64 %shl_ln8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %i_2_read, i5 %j_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:65 %or_ln48 = or i14 %shl_ln8, i14 1

]]></Node>
<StgValue><ssdm name="or_ln48"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:66 %zext_ln48 = zext i14 %or_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:67 %sol_addr = getelementptr i32 %sol, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="sol_addr"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:68 %store_ln48 = store i32 %add_ln48, i14 %sol_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:100 %sum1_1 = add i32 %add_ln43_1, i32 %sum0

]]></Node>
<StgValue><ssdm name="sum1_1"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:101 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %sum1_1, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:108 %mul1_1 = mul i32 %C_load_1_read, i32 %sum1_1

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:109 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul1_1, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:131 %orig_load_10 = load i13 %orig_addr_10

]]></Node>
<StgValue><ssdm name="orig_load_10"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:132 %sum0_3 = trunc i64 %orig_load_10

]]></Node>
<StgValue><ssdm name="sum0_3"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:133 %add_ln43_2 = add i32 %sum0_3, i32 %add_ln42_2

]]></Node>
<StgValue><ssdm name="add_ln43_2"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:134 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln43_2, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:135 %sum1_2 = add i32 %add_ln43_2, i32 %sum0_1

]]></Node>
<StgValue><ssdm name="sum1_2"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:136 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %sum1_2, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:139 %mul0_2 = mul i32 %C_load_read, i32 %sum0_2

]]></Node>
<StgValue><ssdm name="mul0_2"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:140 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul0_2, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:167 %orig_load_13 = load i13 %orig_addr_13

]]></Node>
<StgValue><ssdm name="orig_load_13"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:168 %trunc_ln42_1 = trunc i64 %orig_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln42_1"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:169 %add_ln41_3 = add i32 %trunc_ln42_1, i32 %add_ln40_3

]]></Node>
<StgValue><ssdm name="add_ln41_3"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:170 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln41_3, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:171 %or_ln43_1 = or i13 %shl_ln7, i13 2

]]></Node>
<StgValue><ssdm name="or_ln43_1"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:172 %zext_ln43_2 = zext i13 %or_ln43_1

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:173 %orig_addr_14 = getelementptr i64 %orig, i64 0, i64 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="orig_addr_14"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:174 %orig_load_14 = load i13 %orig_addr_14

]]></Node>
<StgValue><ssdm name="orig_load_14"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:179 %sum0_4 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_10, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="sum0_4"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:203 %tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_13, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:204 %add_ln41_4 = add i32 %tmp_10, i32 %add_ln40_4

]]></Node>
<StgValue><ssdm name="add_ln41_4"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:205 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln41_4, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:210 %or_ln44_2 = or i13 %shl_ln3, i13 3

]]></Node>
<StgValue><ssdm name="or_ln44_2"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:211 %zext_ln44_2 = zext i13 %or_ln44_2

]]></Node>
<StgValue><ssdm name="zext_ln44_2"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:212 %orig_addr_15 = getelementptr i64 %orig, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="orig_addr_15"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:213 %orig_load_15 = load i13 %orig_addr_15

]]></Node>
<StgValue><ssdm name="orig_load_15"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="295" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:111 %add_ln48_1 = add i32 %mul1_1, i32 %mul0_1

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:112 %or_ln48_1 = or i14 %shl_ln8, i14 2

]]></Node>
<StgValue><ssdm name="or_ln48_1"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:113 %zext_ln48_1 = zext i14 %or_ln48_1

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:114 %sol_addr_1 = getelementptr i32 %sol, i64 0, i64 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="sol_addr_1"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:115 %store_ln48 = store i32 %add_ln48_1, i14 %sol_addr_1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:143 %mul1_2 = mul i32 %C_load_1_read, i32 %sum1_2

]]></Node>
<StgValue><ssdm name="mul1_2"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:144 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul1_2, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:146 %add_ln48_2 = add i32 %mul1_2, i32 %mul0_2

]]></Node>
<StgValue><ssdm name="add_ln48_2"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:174 %orig_load_14 = load i13 %orig_addr_14

]]></Node>
<StgValue><ssdm name="orig_load_14"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:175 %trunc_ln43_1 = trunc i64 %orig_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln43_1"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:176 %add_ln42_3 = add i32 %trunc_ln43_1, i32 %add_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:177 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln42_3, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:180 %add_ln43_3 = add i32 %sum0_4, i32 %add_ln42_3

]]></Node>
<StgValue><ssdm name="add_ln43_3"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:181 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln43_3, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:182 %sum1_3 = add i32 %add_ln43_3, i32 %sum0_2

]]></Node>
<StgValue><ssdm name="sum1_3"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:183 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %sum1_3, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:186 %mul0_3 = mul i32 %C_load_read, i32 %sum0_3

]]></Node>
<StgValue><ssdm name="mul0_3"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:187 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul0_3, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:206 %tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_14, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:207 %add_ln42_4 = add i32 %tmp_11, i32 %add_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:208 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln42_4, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:213 %orig_load_15 = load i13 %orig_addr_15

]]></Node>
<StgValue><ssdm name="orig_load_15"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:214 %sum0_5 = trunc i64 %orig_load_15

]]></Node>
<StgValue><ssdm name="sum0_5"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:215 %add_ln43_4 = add i32 %sum0_5, i32 %add_ln42_4

]]></Node>
<StgValue><ssdm name="add_ln43_4"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:216 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln43_4, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:217 %sum1_4 = add i32 %add_ln43_4, i32 %sum0_3

]]></Node>
<StgValue><ssdm name="sum1_4"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:218 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %sum1_4, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:246 %or_ln42_2 = or i13 %shl_ln6, i13 3

]]></Node>
<StgValue><ssdm name="or_ln42_2"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:247 %zext_ln42_3 = zext i13 %or_ln42_2

]]></Node>
<StgValue><ssdm name="zext_ln42_3"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:248 %orig_addr_18 = getelementptr i64 %orig, i64 0, i64 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="orig_addr_18"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:249 %orig_load_18 = load i13 %orig_addr_18

]]></Node>
<StgValue><ssdm name="orig_load_18"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:253 %or_ln43_2 = or i13 %shl_ln7, i13 3

]]></Node>
<StgValue><ssdm name="or_ln43_2"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:254 %zext_ln43_3 = zext i13 %or_ln43_2

]]></Node>
<StgValue><ssdm name="zext_ln43_3"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:255 %orig_addr_19 = getelementptr i64 %orig, i64 0, i64 %zext_ln43_3

]]></Node>
<StgValue><ssdm name="orig_addr_19"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:256 %orig_load_19 = load i13 %orig_addr_19

]]></Node>
<StgValue><ssdm name="orig_load_19"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:261 %sum0_6 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_15, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="sum0_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="331" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:147 %or_ln48_2 = or i14 %shl_ln8, i14 3

]]></Node>
<StgValue><ssdm name="or_ln48_2"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:148 %zext_ln48_2 = zext i14 %or_ln48_2

]]></Node>
<StgValue><ssdm name="zext_ln48_2"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:149 %sol_addr_2 = getelementptr i32 %sol, i64 0, i64 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="sol_addr_2"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:150 %store_ln48 = store i32 %add_ln48_2, i14 %sol_addr_2

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:190 %mul1_3 = mul i32 %C_load_1_read, i32 %sum1_3

]]></Node>
<StgValue><ssdm name="mul1_3"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:191 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul1_3, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:193 %add_ln48_3 = add i32 %mul1_3, i32 %mul0_3

]]></Node>
<StgValue><ssdm name="add_ln48_3"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:221 %mul0_4 = mul i32 %C_load_read, i32 %sum0_4

]]></Node>
<StgValue><ssdm name="mul0_4"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:222 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul0_4, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:249 %orig_load_18 = load i13 %orig_addr_18

]]></Node>
<StgValue><ssdm name="orig_load_18"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:250 %trunc_ln42_2 = trunc i64 %orig_load_18

]]></Node>
<StgValue><ssdm name="trunc_ln42_2"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:251 %add_ln41_5 = add i32 %trunc_ln42_2, i32 %add_ln40_5

]]></Node>
<StgValue><ssdm name="add_ln41_5"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:252 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln41_5, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:256 %orig_load_19 = load i13 %orig_addr_19

]]></Node>
<StgValue><ssdm name="orig_load_19"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:257 %trunc_ln43_2 = trunc i64 %orig_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln43_2"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:258 %add_ln42_5 = add i32 %trunc_ln43_2, i32 %add_ln41_5

]]></Node>
<StgValue><ssdm name="add_ln42_5"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:259 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln42_5, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:285 %tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_18, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:286 %add_ln41_6 = add i32 %tmp_14, i32 %add_ln40_6

]]></Node>
<StgValue><ssdm name="add_ln41_6"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:287 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln41_6, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:288 %tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_19, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:289 %add_ln42_6 = add i32 %tmp_15, i32 %add_ln41_6

]]></Node>
<StgValue><ssdm name="add_ln42_6"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:290 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln42_6, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:292 %or_ln44_3 = or i13 %shl_ln3, i13 4

]]></Node>
<StgValue><ssdm name="or_ln44_3"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:293 %zext_ln44_3 = zext i13 %or_ln44_3

]]></Node>
<StgValue><ssdm name="zext_ln44_3"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:294 %orig_addr_20 = getelementptr i64 %orig, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="orig_addr_20"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:295 %orig_load_20 = load i13 %orig_addr_20

]]></Node>
<StgValue><ssdm name="orig_load_20"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:328 %or_ln42_3 = or i13 %shl_ln6, i13 4

]]></Node>
<StgValue><ssdm name="or_ln42_3"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:329 %zext_ln42_4 = zext i13 %or_ln42_3

]]></Node>
<StgValue><ssdm name="zext_ln42_4"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:330 %orig_addr_23 = getelementptr i64 %orig, i64 0, i64 %zext_ln42_4

]]></Node>
<StgValue><ssdm name="orig_addr_23"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:331 %orig_load_23 = load i13 %orig_addr_23

]]></Node>
<StgValue><ssdm name="orig_load_23"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:194 %or_ln48_3 = or i14 %shl_ln8, i14 4

]]></Node>
<StgValue><ssdm name="or_ln48_3"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:195 %zext_ln48_3 = zext i14 %or_ln48_3

]]></Node>
<StgValue><ssdm name="zext_ln48_3"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:196 %sol_addr_3 = getelementptr i32 %sol, i64 0, i64 %zext_ln48_3

]]></Node>
<StgValue><ssdm name="sol_addr_3"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:197 %store_ln48 = store i32 %add_ln48_3, i14 %sol_addr_3

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:225 %mul1_4 = mul i32 %C_load_1_read, i32 %sum1_4

]]></Node>
<StgValue><ssdm name="mul1_4"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:226 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul1_4, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:228 %add_ln48_4 = add i32 %mul1_4, i32 %mul0_4

]]></Node>
<StgValue><ssdm name="add_ln48_4"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:262 %add_ln43_5 = add i32 %sum0_6, i32 %add_ln42_5

]]></Node>
<StgValue><ssdm name="add_ln43_5"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:263 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln43_5, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:264 %sum1_5 = add i32 %add_ln43_5, i32 %sum0_4

]]></Node>
<StgValue><ssdm name="sum1_5"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:265 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %sum1_5, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:268 %mul0_5 = mul i32 %C_load_read, i32 %sum0_5

]]></Node>
<StgValue><ssdm name="mul0_5"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:269 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul0_5, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:295 %orig_load_20 = load i13 %orig_addr_20

]]></Node>
<StgValue><ssdm name="orig_load_20"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:296 %sum0_7 = trunc i64 %orig_load_20

]]></Node>
<StgValue><ssdm name="sum0_7"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:297 %add_ln43_6 = add i32 %sum0_7, i32 %add_ln42_6

]]></Node>
<StgValue><ssdm name="add_ln43_6"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:298 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln43_6, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:299 %sum1_6 = add i32 %add_ln43_6, i32 %sum0_5

]]></Node>
<StgValue><ssdm name="sum1_6"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:300 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %sum1_6, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:331 %orig_load_23 = load i13 %orig_addr_23

]]></Node>
<StgValue><ssdm name="orig_load_23"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:332 %trunc_ln42_3 = trunc i64 %orig_load_23

]]></Node>
<StgValue><ssdm name="trunc_ln42_3"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:333 %add_ln41_7 = add i32 %trunc_ln42_3, i32 %add_ln40_7

]]></Node>
<StgValue><ssdm name="add_ln41_7"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:334 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln41_7, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:335 %or_ln43_3 = or i13 %shl_ln7, i13 4

]]></Node>
<StgValue><ssdm name="or_ln43_3"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:336 %zext_ln43_4 = zext i13 %or_ln43_3

]]></Node>
<StgValue><ssdm name="zext_ln43_4"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:337 %orig_addr_24 = getelementptr i64 %orig, i64 0, i64 %zext_ln43_4

]]></Node>
<StgValue><ssdm name="orig_addr_24"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:338 %orig_load_24 = load i13 %orig_addr_24

]]></Node>
<StgValue><ssdm name="orig_load_24"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:343 %sum0_8 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_20, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="sum0_8"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:367 %tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_23, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:368 %add_ln41_8 = add i32 %tmp_18, i32 %add_ln40_8

]]></Node>
<StgValue><ssdm name="add_ln41_8"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:369 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln41_8, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:374 %or_ln44_4 = or i13 %shl_ln3, i13 5

]]></Node>
<StgValue><ssdm name="or_ln44_4"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:375 %zext_ln44_4 = zext i13 %or_ln44_4

]]></Node>
<StgValue><ssdm name="zext_ln44_4"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:376 %orig_addr_25 = getelementptr i64 %orig, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="orig_addr_25"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:377 %orig_load_25 = load i13 %orig_addr_25

]]></Node>
<StgValue><ssdm name="orig_load_25"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="397" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:229 %or_ln48_4 = or i14 %shl_ln8, i14 5

]]></Node>
<StgValue><ssdm name="or_ln48_4"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:230 %zext_ln48_4 = zext i14 %or_ln48_4

]]></Node>
<StgValue><ssdm name="zext_ln48_4"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:231 %sol_addr_4 = getelementptr i32 %sol, i64 0, i64 %zext_ln48_4

]]></Node>
<StgValue><ssdm name="sol_addr_4"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:232 %store_ln48 = store i32 %add_ln48_4, i14 %sol_addr_4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:272 %mul1_5 = mul i32 %C_load_1_read, i32 %sum1_5

]]></Node>
<StgValue><ssdm name="mul1_5"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:273 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul1_5, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:275 %add_ln48_5 = add i32 %mul1_5, i32 %mul0_5

]]></Node>
<StgValue><ssdm name="add_ln48_5"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:303 %mul0_6 = mul i32 %C_load_read, i32 %sum0_6

]]></Node>
<StgValue><ssdm name="mul0_6"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:304 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul0_6, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:338 %orig_load_24 = load i13 %orig_addr_24

]]></Node>
<StgValue><ssdm name="orig_load_24"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:339 %trunc_ln43_3 = trunc i64 %orig_load_24

]]></Node>
<StgValue><ssdm name="trunc_ln43_3"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:340 %add_ln42_7 = add i32 %trunc_ln43_3, i32 %add_ln41_7

]]></Node>
<StgValue><ssdm name="add_ln42_7"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:341 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln42_7, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:344 %add_ln43_7 = add i32 %sum0_8, i32 %add_ln42_7

]]></Node>
<StgValue><ssdm name="add_ln43_7"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:345 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln43_7, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:346 %sum1_7 = add i32 %add_ln43_7, i32 %sum0_6

]]></Node>
<StgValue><ssdm name="sum1_7"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:347 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %sum1_7, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:370 %tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_24, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:371 %add_ln42_8 = add i32 %tmp_19, i32 %add_ln41_8

]]></Node>
<StgValue><ssdm name="add_ln42_8"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:372 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln42_8, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:377 %orig_load_25 = load i13 %orig_addr_25

]]></Node>
<StgValue><ssdm name="orig_load_25"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:378 %sum0_9 = trunc i64 %orig_load_25

]]></Node>
<StgValue><ssdm name="sum0_9"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:410 %or_ln42_4 = or i13 %shl_ln6, i13 5

]]></Node>
<StgValue><ssdm name="or_ln42_4"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:411 %zext_ln42_5 = zext i13 %or_ln42_4

]]></Node>
<StgValue><ssdm name="zext_ln42_5"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:412 %orig_addr_28 = getelementptr i64 %orig, i64 0, i64 %zext_ln42_5

]]></Node>
<StgValue><ssdm name="orig_addr_28"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:413 %orig_load_28 = load i13 %orig_addr_28

]]></Node>
<StgValue><ssdm name="orig_load_28"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:417 %or_ln43_4 = or i13 %shl_ln7, i13 5

]]></Node>
<StgValue><ssdm name="or_ln43_4"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:418 %zext_ln43_5 = zext i13 %or_ln43_4

]]></Node>
<StgValue><ssdm name="zext_ln43_5"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:419 %orig_addr_29 = getelementptr i64 %orig, i64 0, i64 %zext_ln43_5

]]></Node>
<StgValue><ssdm name="orig_addr_29"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:420 %orig_load_29 = load i13 %orig_addr_29

]]></Node>
<StgValue><ssdm name="orig_load_29"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:425 %sum0_10 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_25, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="sum0_10"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="428" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:276 %or_ln48_5 = or i14 %shl_ln8, i14 6

]]></Node>
<StgValue><ssdm name="or_ln48_5"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:277 %zext_ln48_5 = zext i14 %or_ln48_5

]]></Node>
<StgValue><ssdm name="zext_ln48_5"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:278 %sol_addr_5 = getelementptr i32 %sol, i64 0, i64 %zext_ln48_5

]]></Node>
<StgValue><ssdm name="sol_addr_5"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:279 %store_ln48 = store i32 %add_ln48_5, i14 %sol_addr_5

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:307 %mul1_6 = mul i32 %C_load_1_read, i32 %sum1_6

]]></Node>
<StgValue><ssdm name="mul1_6"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:308 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul1_6, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:310 %add_ln48_6 = add i32 %mul1_6, i32 %mul0_6

]]></Node>
<StgValue><ssdm name="add_ln48_6"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:350 %mul0_7 = mul i32 %C_load_read, i32 %sum0_7

]]></Node>
<StgValue><ssdm name="mul0_7"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:351 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul0_7, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:379 %add_ln43_8 = add i32 %sum0_9, i32 %add_ln42_8

]]></Node>
<StgValue><ssdm name="add_ln43_8"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:380 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln43_8, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:381 %sum1_8 = add i32 %add_ln43_8, i32 %sum0_7

]]></Node>
<StgValue><ssdm name="sum1_8"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:382 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %sum1_8, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:413 %orig_load_28 = load i13 %orig_addr_28

]]></Node>
<StgValue><ssdm name="orig_load_28"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:414 %trunc_ln42_4 = trunc i64 %orig_load_28

]]></Node>
<StgValue><ssdm name="trunc_ln42_4"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:415 %add_ln41_9 = add i32 %trunc_ln42_4, i32 %add_ln40_9

]]></Node>
<StgValue><ssdm name="add_ln41_9"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:416 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln41_9, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:420 %orig_load_29 = load i13 %orig_addr_29

]]></Node>
<StgValue><ssdm name="orig_load_29"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:421 %trunc_ln43_4 = trunc i64 %orig_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln43_4"/></StgValue>
</operation>

<operation id="447" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:422 %add_ln42_9 = add i32 %trunc_ln43_4, i32 %add_ln41_9

]]></Node>
<StgValue><ssdm name="add_ln42_9"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:423 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln42_9, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:449 %tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_28, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="450" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:450 %add_ln41_10 = add i32 %tmp_22, i32 %add_ln40_10

]]></Node>
<StgValue><ssdm name="add_ln41_10"/></StgValue>
</operation>

<operation id="451" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:451 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln41_10, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="452" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:452 %tmp_23 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_29, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:453 %add_ln42_10 = add i32 %tmp_23, i32 %add_ln41_10

]]></Node>
<StgValue><ssdm name="add_ln42_10"/></StgValue>
</operation>

<operation id="454" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:454 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln42_10, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="455" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:456 %or_ln44_5 = or i13 %shl_ln3, i13 6

]]></Node>
<StgValue><ssdm name="or_ln44_5"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:457 %zext_ln44_5 = zext i13 %or_ln44_5

]]></Node>
<StgValue><ssdm name="zext_ln44_5"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:458 %orig_addr_30 = getelementptr i64 %orig, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="orig_addr_30"/></StgValue>
</operation>

<operation id="458" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:459 %orig_load_30 = load i13 %orig_addr_30

]]></Node>
<StgValue><ssdm name="orig_load_30"/></StgValue>
</operation>

<operation id="459" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:492 %or_ln42_5 = or i13 %shl_ln6, i13 6

]]></Node>
<StgValue><ssdm name="or_ln42_5"/></StgValue>
</operation>

<operation id="460" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:493 %zext_ln42_6 = zext i13 %or_ln42_5

]]></Node>
<StgValue><ssdm name="zext_ln42_6"/></StgValue>
</operation>

<operation id="461" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:494 %orig_addr_33 = getelementptr i64 %orig, i64 0, i64 %zext_ln42_6

]]></Node>
<StgValue><ssdm name="orig_addr_33"/></StgValue>
</operation>

<operation id="462" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:495 %orig_load_33 = load i13 %orig_addr_33

]]></Node>
<StgValue><ssdm name="orig_load_33"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="463" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:311 %or_ln48_6 = or i14 %shl_ln8, i14 7

]]></Node>
<StgValue><ssdm name="or_ln48_6"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:312 %zext_ln48_6 = zext i14 %or_ln48_6

]]></Node>
<StgValue><ssdm name="zext_ln48_6"/></StgValue>
</operation>

<operation id="465" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:313 %sol_addr_6 = getelementptr i32 %sol, i64 0, i64 %zext_ln48_6

]]></Node>
<StgValue><ssdm name="sol_addr_6"/></StgValue>
</operation>

<operation id="466" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:314 %store_ln48 = store i32 %add_ln48_6, i14 %sol_addr_6

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="467" st_id="19" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:354 %mul1_7 = mul i32 %C_load_1_read, i32 %sum1_7

]]></Node>
<StgValue><ssdm name="mul1_7"/></StgValue>
</operation>

<operation id="468" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:355 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul1_7, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="469" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:357 %add_ln48_7 = add i32 %mul1_7, i32 %mul0_7

]]></Node>
<StgValue><ssdm name="add_ln48_7"/></StgValue>
</operation>

<operation id="470" st_id="19" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:385 %mul0_8 = mul i32 %C_load_read, i32 %sum0_8

]]></Node>
<StgValue><ssdm name="mul0_8"/></StgValue>
</operation>

<operation id="471" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:386 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul0_8, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="472" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:426 %add_ln43_9 = add i32 %sum0_10, i32 %add_ln42_9

]]></Node>
<StgValue><ssdm name="add_ln43_9"/></StgValue>
</operation>

<operation id="473" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:427 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln43_9, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="474" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:428 %sum1_9 = add i32 %add_ln43_9, i32 %sum0_8

]]></Node>
<StgValue><ssdm name="sum1_9"/></StgValue>
</operation>

<operation id="475" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:429 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %sum1_9, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="476" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:459 %orig_load_30 = load i13 %orig_addr_30

]]></Node>
<StgValue><ssdm name="orig_load_30"/></StgValue>
</operation>

<operation id="477" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:460 %sum0_11 = trunc i64 %orig_load_30

]]></Node>
<StgValue><ssdm name="sum0_11"/></StgValue>
</operation>

<operation id="478" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:461 %add_ln43_10 = add i32 %sum0_11, i32 %add_ln42_10

]]></Node>
<StgValue><ssdm name="add_ln43_10"/></StgValue>
</operation>

<operation id="479" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:462 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln43_10, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="480" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:495 %orig_load_33 = load i13 %orig_addr_33

]]></Node>
<StgValue><ssdm name="orig_load_33"/></StgValue>
</operation>

<operation id="481" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:496 %trunc_ln42_5 = trunc i64 %orig_load_33

]]></Node>
<StgValue><ssdm name="trunc_ln42_5"/></StgValue>
</operation>

<operation id="482" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:497 %add_ln41_11 = add i32 %trunc_ln42_5, i32 %add_ln40_11

]]></Node>
<StgValue><ssdm name="add_ln41_11"/></StgValue>
</operation>

<operation id="483" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:498 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln41_11, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="484" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:499 %or_ln43_5 = or i13 %shl_ln7, i13 6

]]></Node>
<StgValue><ssdm name="or_ln43_5"/></StgValue>
</operation>

<operation id="485" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:500 %zext_ln43_6 = zext i13 %or_ln43_5

]]></Node>
<StgValue><ssdm name="zext_ln43_6"/></StgValue>
</operation>

<operation id="486" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:501 %orig_addr_34 = getelementptr i64 %orig, i64 0, i64 %zext_ln43_6

]]></Node>
<StgValue><ssdm name="orig_addr_34"/></StgValue>
</operation>

<operation id="487" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:502 %orig_load_34 = load i13 %orig_addr_34

]]></Node>
<StgValue><ssdm name="orig_load_34"/></StgValue>
</operation>

<operation id="488" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:507 %sum0_12 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_30, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="sum0_12"/></StgValue>
</operation>

<operation id="489" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:531 %tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_33, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="490" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:532 %add_ln41_12 = add i32 %tmp_26, i32 %add_ln40_12

]]></Node>
<StgValue><ssdm name="add_ln41_12"/></StgValue>
</operation>

<operation id="491" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:533 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln41_12, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="492" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:538 %or_ln44_6 = or i13 %shl_ln3, i13 7

]]></Node>
<StgValue><ssdm name="or_ln44_6"/></StgValue>
</operation>

<operation id="493" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:539 %zext_ln44_6 = zext i13 %or_ln44_6

]]></Node>
<StgValue><ssdm name="zext_ln44_6"/></StgValue>
</operation>

<operation id="494" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:540 %orig_addr_35 = getelementptr i64 %orig, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="orig_addr_35"/></StgValue>
</operation>

<operation id="495" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:541 %orig_load_35 = load i13 %orig_addr_35

]]></Node>
<StgValue><ssdm name="orig_load_35"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="496" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:358 %or_ln48_7 = or i14 %shl_ln8, i14 8

]]></Node>
<StgValue><ssdm name="or_ln48_7"/></StgValue>
</operation>

<operation id="497" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:359 %zext_ln48_7 = zext i14 %or_ln48_7

]]></Node>
<StgValue><ssdm name="zext_ln48_7"/></StgValue>
</operation>

<operation id="498" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:360 %sol_addr_7 = getelementptr i32 %sol, i64 0, i64 %zext_ln48_7

]]></Node>
<StgValue><ssdm name="sol_addr_7"/></StgValue>
</operation>

<operation id="499" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:361 %store_ln48 = store i32 %add_ln48_7, i14 %sol_addr_7

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="500" st_id="20" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:389 %mul1_8 = mul i32 %C_load_1_read, i32 %sum1_8

]]></Node>
<StgValue><ssdm name="mul1_8"/></StgValue>
</operation>

<operation id="501" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:390 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul1_8, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="502" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:392 %add_ln48_8 = add i32 %mul1_8, i32 %mul0_8

]]></Node>
<StgValue><ssdm name="add_ln48_8"/></StgValue>
</operation>

<operation id="503" st_id="20" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:432 %mul0_9 = mul i32 %C_load_read, i32 %sum0_9

]]></Node>
<StgValue><ssdm name="mul0_9"/></StgValue>
</operation>

<operation id="504" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:433 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul0_9, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="505" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:463 %sum1_10 = add i32 %add_ln43_10, i32 %sum0_9

]]></Node>
<StgValue><ssdm name="sum1_10"/></StgValue>
</operation>

<operation id="506" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:464 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %sum1_10, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="507" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:502 %orig_load_34 = load i13 %orig_addr_34

]]></Node>
<StgValue><ssdm name="orig_load_34"/></StgValue>
</operation>

<operation id="508" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:503 %trunc_ln43_5 = trunc i64 %orig_load_34

]]></Node>
<StgValue><ssdm name="trunc_ln43_5"/></StgValue>
</operation>

<operation id="509" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:504 %add_ln42_11 = add i32 %trunc_ln43_5, i32 %add_ln41_11

]]></Node>
<StgValue><ssdm name="add_ln42_11"/></StgValue>
</operation>

<operation id="510" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:505 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln42_11, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="511" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:534 %tmp_27 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_34, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="512" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:535 %add_ln42_12 = add i32 %tmp_27, i32 %add_ln41_12

]]></Node>
<StgValue><ssdm name="add_ln42_12"/></StgValue>
</operation>

<operation id="513" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:536 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln42_12, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="514" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:541 %orig_load_35 = load i13 %orig_addr_35

]]></Node>
<StgValue><ssdm name="orig_load_35"/></StgValue>
</operation>

<operation id="515" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:542 %sum0_13 = trunc i64 %orig_load_35

]]></Node>
<StgValue><ssdm name="sum0_13"/></StgValue>
</operation>

<operation id="516" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:574 %or_ln42_6 = or i13 %shl_ln6, i13 7

]]></Node>
<StgValue><ssdm name="or_ln42_6"/></StgValue>
</operation>

<operation id="517" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:575 %zext_ln42_7 = zext i13 %or_ln42_6

]]></Node>
<StgValue><ssdm name="zext_ln42_7"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:576 %orig_addr_38 = getelementptr i64 %orig, i64 0, i64 %zext_ln42_7

]]></Node>
<StgValue><ssdm name="orig_addr_38"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:577 %orig_load_38 = load i13 %orig_addr_38

]]></Node>
<StgValue><ssdm name="orig_load_38"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:581 %or_ln43_6 = or i13 %shl_ln7, i13 7

]]></Node>
<StgValue><ssdm name="or_ln43_6"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:582 %zext_ln43_7 = zext i13 %or_ln43_6

]]></Node>
<StgValue><ssdm name="zext_ln43_7"/></StgValue>
</operation>

<operation id="522" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:583 %orig_addr_39 = getelementptr i64 %orig, i64 0, i64 %zext_ln43_7

]]></Node>
<StgValue><ssdm name="orig_addr_39"/></StgValue>
</operation>

<operation id="523" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:584 %orig_load_39 = load i13 %orig_addr_39

]]></Node>
<StgValue><ssdm name="orig_load_39"/></StgValue>
</operation>

<operation id="524" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:589 %tmp_28 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %orig_load_35, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="525" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:393 %or_ln48_8 = or i14 %shl_ln8, i14 9

]]></Node>
<StgValue><ssdm name="or_ln48_8"/></StgValue>
</operation>

<operation id="526" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:394 %zext_ln48_8 = zext i14 %or_ln48_8

]]></Node>
<StgValue><ssdm name="zext_ln48_8"/></StgValue>
</operation>

<operation id="527" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:395 %sol_addr_8 = getelementptr i32 %sol, i64 0, i64 %zext_ln48_8

]]></Node>
<StgValue><ssdm name="sol_addr_8"/></StgValue>
</operation>

<operation id="528" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:396 %store_ln48 = store i32 %add_ln48_8, i14 %sol_addr_8

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="529" st_id="21" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:436 %mul1_9 = mul i32 %C_load_1_read, i32 %sum1_9

]]></Node>
<StgValue><ssdm name="mul1_9"/></StgValue>
</operation>

<operation id="530" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:437 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul1_9, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="531" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:439 %add_ln48_9 = add i32 %mul1_9, i32 %mul0_9

]]></Node>
<StgValue><ssdm name="add_ln48_9"/></StgValue>
</operation>

<operation id="532" st_id="21" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:467 %mul0_10 = mul i32 %C_load_read, i32 %sum0_10

]]></Node>
<StgValue><ssdm name="mul0_10"/></StgValue>
</operation>

<operation id="533" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:468 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul0_10, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="534" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:508 %add_ln43_11 = add i32 %sum0_12, i32 %add_ln42_11

]]></Node>
<StgValue><ssdm name="add_ln43_11"/></StgValue>
</operation>

<operation id="535" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:509 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln43_11, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:510 %sum1_11 = add i32 %add_ln43_11, i32 %sum0_10

]]></Node>
<StgValue><ssdm name="sum1_11"/></StgValue>
</operation>

<operation id="537" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:511 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %sum1_11, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:577 %orig_load_38 = load i13 %orig_addr_38

]]></Node>
<StgValue><ssdm name="orig_load_38"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:578 %trunc_ln42_6 = trunc i64 %orig_load_38

]]></Node>
<StgValue><ssdm name="trunc_ln42_6"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:579 %add_ln41_13 = add i32 %trunc_ln42_6, i32 %add_ln40_13

]]></Node>
<StgValue><ssdm name="add_ln41_13"/></StgValue>
</operation>

<operation id="541" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:580 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln41_13, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc167.41:584 %orig_load_39 = load i13 %orig_addr_39

]]></Node>
<StgValue><ssdm name="orig_load_39"/></StgValue>
</operation>

<operation id="543" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:585 %trunc_ln43_6 = trunc i64 %orig_load_39

]]></Node>
<StgValue><ssdm name="trunc_ln43_6"/></StgValue>
</operation>

<operation id="544" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:586 %add_ln42_13 = add i32 %trunc_ln43_6, i32 %add_ln41_13

]]></Node>
<StgValue><ssdm name="add_ln42_13"/></StgValue>
</operation>

<operation id="545" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:587 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln42_13, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="546" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:590 %add_ln43_13 = add i32 %tmp_28, i32 %add_ln42_13

]]></Node>
<StgValue><ssdm name="add_ln43_13"/></StgValue>
</operation>

<operation id="547" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:591 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln43_13, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="548" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:440 %or_ln48_9 = or i14 %shl_ln8, i14 10

]]></Node>
<StgValue><ssdm name="or_ln48_9"/></StgValue>
</operation>

<operation id="549" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:441 %zext_ln48_9 = zext i14 %or_ln48_9

]]></Node>
<StgValue><ssdm name="zext_ln48_9"/></StgValue>
</operation>

<operation id="550" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:442 %sol_addr_9 = getelementptr i32 %sol, i64 0, i64 %zext_ln48_9

]]></Node>
<StgValue><ssdm name="sol_addr_9"/></StgValue>
</operation>

<operation id="551" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:443 %store_ln48 = store i32 %add_ln48_9, i14 %sol_addr_9

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="552" st_id="22" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:471 %mul1_10 = mul i32 %C_load_1_read, i32 %sum1_10

]]></Node>
<StgValue><ssdm name="mul1_10"/></StgValue>
</operation>

<operation id="553" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:472 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul1_10, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="554" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:474 %add_ln48_10 = add i32 %mul1_10, i32 %mul0_10

]]></Node>
<StgValue><ssdm name="add_ln48_10"/></StgValue>
</operation>

<operation id="555" st_id="22" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:514 %mul0_11 = mul i32 %C_load_read, i32 %sum0_11

]]></Node>
<StgValue><ssdm name="mul0_11"/></StgValue>
</operation>

<operation id="556" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:515 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul0_11, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="557" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:543 %add_ln43_12 = add i32 %sum0_13, i32 %add_ln42_12

]]></Node>
<StgValue><ssdm name="add_ln43_12"/></StgValue>
</operation>

<operation id="558" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:544 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln43_12, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="559" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:545 %sum1_12 = add i32 %add_ln43_12, i32 %sum0_11

]]></Node>
<StgValue><ssdm name="sum1_12"/></StgValue>
</operation>

<operation id="560" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:546 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %sum1_12, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="561" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:592 %sum1_13 = add i32 %add_ln43_13, i32 %sum0_12

]]></Node>
<StgValue><ssdm name="sum1_13"/></StgValue>
</operation>

<operation id="562" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:593 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %sum1_13, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="563" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:475 %or_ln48_10 = or i14 %shl_ln8, i14 11

]]></Node>
<StgValue><ssdm name="or_ln48_10"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:476 %zext_ln48_10 = zext i14 %or_ln48_10

]]></Node>
<StgValue><ssdm name="zext_ln48_10"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:477 %sol_addr_10 = getelementptr i32 %sol, i64 0, i64 %zext_ln48_10

]]></Node>
<StgValue><ssdm name="sol_addr_10"/></StgValue>
</operation>

<operation id="566" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:478 %store_ln48 = store i32 %add_ln48_10, i14 %sol_addr_10

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:518 %mul1_11 = mul i32 %C_load_1_read, i32 %sum1_11

]]></Node>
<StgValue><ssdm name="mul1_11"/></StgValue>
</operation>

<operation id="568" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:519 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul1_11, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="569" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:521 %add_ln48_11 = add i32 %mul1_11, i32 %mul0_11

]]></Node>
<StgValue><ssdm name="add_ln48_11"/></StgValue>
</operation>

<operation id="570" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:549 %mul0_12 = mul i32 %C_load_read, i32 %sum0_12

]]></Node>
<StgValue><ssdm name="mul0_12"/></StgValue>
</operation>

<operation id="571" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:550 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul0_12, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="572" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:522 %or_ln48_11 = or i14 %shl_ln8, i14 12

]]></Node>
<StgValue><ssdm name="or_ln48_11"/></StgValue>
</operation>

<operation id="573" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:523 %zext_ln48_11 = zext i14 %or_ln48_11

]]></Node>
<StgValue><ssdm name="zext_ln48_11"/></StgValue>
</operation>

<operation id="574" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:524 %sol_addr_11 = getelementptr i32 %sol, i64 0, i64 %zext_ln48_11

]]></Node>
<StgValue><ssdm name="sol_addr_11"/></StgValue>
</operation>

<operation id="575" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:525 %store_ln48 = store i32 %add_ln48_11, i14 %sol_addr_11

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="576" st_id="24" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:553 %mul1_12 = mul i32 %C_load_1_read, i32 %sum1_12

]]></Node>
<StgValue><ssdm name="mul1_12"/></StgValue>
</operation>

<operation id="577" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:554 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul1_12, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="578" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:556 %add_ln48_12 = add i32 %mul1_12, i32 %mul0_12

]]></Node>
<StgValue><ssdm name="add_ln48_12"/></StgValue>
</operation>

<operation id="579" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:596 %mul0_13 = mul i32 %C_load_read, i32 %sum0_13

]]></Node>
<StgValue><ssdm name="mul0_13"/></StgValue>
</operation>

<operation id="580" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:597 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul0_13, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="581" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:557 %or_ln48_12 = or i14 %shl_ln8, i14 13

]]></Node>
<StgValue><ssdm name="or_ln48_12"/></StgValue>
</operation>

<operation id="582" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:558 %zext_ln48_12 = zext i14 %or_ln48_12

]]></Node>
<StgValue><ssdm name="zext_ln48_12"/></StgValue>
</operation>

<operation id="583" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:559 %sol_addr_12 = getelementptr i32 %sol, i64 0, i64 %zext_ln48_12

]]></Node>
<StgValue><ssdm name="sol_addr_12"/></StgValue>
</operation>

<operation id="584" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:560 %store_ln48 = store i32 %add_ln48_12, i14 %sol_addr_12

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="585" st_id="25" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:600 %mul1_13 = mul i32 %C_load_1_read, i32 %sum1_13

]]></Node>
<StgValue><ssdm name="mul1_13"/></StgValue>
</operation>

<operation id="586" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:601 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul1_13, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="587" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:603 %add_ln48_13 = add i32 %mul1_13, i32 %mul0_13

]]></Node>
<StgValue><ssdm name="add_ln48_13"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="588" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:0 %specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_38

]]></Node>
<StgValue><ssdm name="specpipeline_ln10"/></StgValue>
</operation>

<operation id="589" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:1 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="590" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:9 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="591" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:43 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 2, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="592" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:54 %rend73 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend73"/></StgValue>
</operation>

<operation id="593" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:55 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="594" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:58 %rend71 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend71"/></StgValue>
</operation>

<operation id="595" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:59 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="596" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:62 %rend67 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend67"/></StgValue>
</operation>

<operation id="597" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:69 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="598" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:96 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 3, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="599" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:102 %rend65 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend65"/></StgValue>
</operation>

<operation id="600" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:103 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="601" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:106 %rend63 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend63"/></StgValue>
</operation>

<operation id="602" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:107 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="603" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:110 %rend61 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend61"/></StgValue>
</operation>

<operation id="604" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:116 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="605" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:127 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 4, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="606" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:137 %rend59 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend59"/></StgValue>
</operation>

<operation id="607" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:138 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="608" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:141 %rend57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend57"/></StgValue>
</operation>

<operation id="609" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:142 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="610" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:145 %rend55 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend55"/></StgValue>
</operation>

<operation id="611" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:151 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="612" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:178 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 5, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="613" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:184 %rend53 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend53"/></StgValue>
</operation>

<operation id="614" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:185 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="615" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:188 %rend51 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend51"/></StgValue>
</operation>

<operation id="616" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:189 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="617" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:192 %rend49 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend49"/></StgValue>
</operation>

<operation id="618" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:198 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="619" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:209 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 6, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="620" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:219 %rend45 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend45"/></StgValue>
</operation>

<operation id="621" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:220 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="622" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:223 %rend43 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend43"/></StgValue>
</operation>

<operation id="623" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:224 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="624" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:227 %rend41 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend41"/></StgValue>
</operation>

<operation id="625" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:233 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="626" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:260 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 7, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="627" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:266 %rend39 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend39"/></StgValue>
</operation>

<operation id="628" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:267 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="629" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:270 %rend37 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend37"/></StgValue>
</operation>

<operation id="630" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:271 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="631" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:274 %rend35 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend35"/></StgValue>
</operation>

<operation id="632" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:280 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="633" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:291 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 8, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="634" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:301 %rend33 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend33"/></StgValue>
</operation>

<operation id="635" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:302 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="636" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:305 %rend31 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend31"/></StgValue>
</operation>

<operation id="637" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:306 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="638" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:309 %rend29 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend29"/></StgValue>
</operation>

<operation id="639" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:315 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="640" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:342 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 9, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="641" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:348 %rend27 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend27"/></StgValue>
</operation>

<operation id="642" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:349 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="643" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:352 %rend23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend23"/></StgValue>
</operation>

<operation id="644" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:353 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="645" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:356 %rend21 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend21"/></StgValue>
</operation>

<operation id="646" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:362 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="647" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:373 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 10, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="648" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:383 %rend19 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend19"/></StgValue>
</operation>

<operation id="649" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:384 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="650" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:387 %rend17 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend17"/></StgValue>
</operation>

<operation id="651" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:388 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="652" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:391 %rend15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend15"/></StgValue>
</operation>

<operation id="653" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:397 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="654" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:424 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 11, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="655" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:430 %rend13 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend13"/></StgValue>
</operation>

<operation id="656" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:431 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="657" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:434 %rend11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend11"/></StgValue>
</operation>

<operation id="658" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:435 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="659" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:438 %rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend9"/></StgValue>
</operation>

<operation id="660" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:444 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="661" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:455 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 12, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="662" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:465 %rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend7"/></StgValue>
</operation>

<operation id="663" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:466 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="664" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:469 %rend5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend5"/></StgValue>
</operation>

<operation id="665" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:470 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="666" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:473 %rend83 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend83"/></StgValue>
</operation>

<operation id="667" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:479 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="668" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:506 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 13, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="669" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:512 %rend81 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend81"/></StgValue>
</operation>

<operation id="670" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:513 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="671" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:516 %rend79 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend79"/></StgValue>
</operation>

<operation id="672" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:517 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="673" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:520 %rend77 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend77"/></StgValue>
</operation>

<operation id="674" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:526 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="675" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:537 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 14, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="676" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:547 %rend75 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend75"/></StgValue>
</operation>

<operation id="677" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:548 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="678" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:551 %rend69 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend69"/></StgValue>
</operation>

<operation id="679" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:552 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="680" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:555 %rend47 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend47"/></StgValue>
</operation>

<operation id="681" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:561 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="682" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:588 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 15, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="683" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:594 %rend25 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend25"/></StgValue>
</operation>

<operation id="684" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:595 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="685" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:598 %rend3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend3"/></StgValue>
</operation>

<operation id="686" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:599 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="687" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.41:602 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="688" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:604 %or_ln48_13 = or i14 %shl_ln8, i14 14

]]></Node>
<StgValue><ssdm name="or_ln48_13"/></StgValue>
</operation>

<operation id="689" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:605 %zext_ln48_13 = zext i14 %or_ln48_13

]]></Node>
<StgValue><ssdm name="zext_ln48_13"/></StgValue>
</operation>

<operation id="690" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.41:606 %sol_addr_13 = getelementptr i32 %sol, i64 0, i64 %zext_ln48_13

]]></Node>
<StgValue><ssdm name="sol_addr_13"/></StgValue>
</operation>

<operation id="691" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc167.41:607 %store_ln48 = store i32 %add_ln48_13, i14 %sol_addr_13

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="692" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.41:609 %br_ln37 = br void %for.inc167

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="751" name="i_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i_2"/></StgValue>
</port>
<port id="752" name="orig" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="orig"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="753" name="tmp_73" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_73"/></StgValue>
</port>
<port id="754" name="or_ln42_7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="or_ln42_7"/></StgValue>
</port>
<port id="755" name="C_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="C_load"/></StgValue>
</port>
<port id="756" name="C_load_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="C_load_1"/></StgValue>
</port>
<port id="757" name="sol" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sol"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="759" from="StgValue_758" to="j" fromId="758" toId="29">
</dataflow>
<dataflow id="761" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="760" toId="30">
</dataflow>
<dataflow id="762" from="sol" to="specinterface_ln0" fromId="757" toId="30">
</dataflow>
<dataflow id="764" from="empty_37" to="specinterface_ln0" fromId="763" toId="30">
</dataflow>
<dataflow id="766" from="StgValue_765" to="specinterface_ln0" fromId="765" toId="30">
</dataflow>
<dataflow id="767" from="StgValue_765" to="specinterface_ln0" fromId="765" toId="30">
</dataflow>
<dataflow id="769" from="empty_38" to="specinterface_ln0" fromId="768" toId="30">
</dataflow>
<dataflow id="771" from="StgValue_770" to="specinterface_ln0" fromId="770" toId="30">
</dataflow>
<dataflow id="772" from="StgValue_765" to="specinterface_ln0" fromId="765" toId="30">
</dataflow>
<dataflow id="773" from="empty_38" to="specinterface_ln0" fromId="768" toId="30">
</dataflow>
<dataflow id="774" from="empty_38" to="specinterface_ln0" fromId="768" toId="30">
</dataflow>
<dataflow id="775" from="empty_38" to="specinterface_ln0" fromId="768" toId="30">
</dataflow>
<dataflow id="776" from="StgValue_765" to="specinterface_ln0" fromId="765" toId="30">
</dataflow>
<dataflow id="777" from="StgValue_765" to="specinterface_ln0" fromId="765" toId="30">
</dataflow>
<dataflow id="778" from="StgValue_765" to="specinterface_ln0" fromId="765" toId="30">
</dataflow>
<dataflow id="779" from="StgValue_765" to="specinterface_ln0" fromId="765" toId="30">
</dataflow>
<dataflow id="780" from="empty_38" to="specinterface_ln0" fromId="768" toId="30">
</dataflow>
<dataflow id="781" from="empty_38" to="specinterface_ln0" fromId="768" toId="30">
</dataflow>
<dataflow id="782" from="StgValue_770" to="specinterface_ln0" fromId="770" toId="30">
</dataflow>
<dataflow id="783" from="StgValue_765" to="specinterface_ln0" fromId="765" toId="30">
</dataflow>
<dataflow id="784" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="760" toId="31">
</dataflow>
<dataflow id="785" from="orig" to="specinterface_ln0" fromId="752" toId="31">
</dataflow>
<dataflow id="786" from="empty_37" to="specinterface_ln0" fromId="763" toId="31">
</dataflow>
<dataflow id="787" from="StgValue_765" to="specinterface_ln0" fromId="765" toId="31">
</dataflow>
<dataflow id="788" from="StgValue_765" to="specinterface_ln0" fromId="765" toId="31">
</dataflow>
<dataflow id="789" from="empty_38" to="specinterface_ln0" fromId="768" toId="31">
</dataflow>
<dataflow id="790" from="StgValue_770" to="specinterface_ln0" fromId="770" toId="31">
</dataflow>
<dataflow id="791" from="StgValue_765" to="specinterface_ln0" fromId="765" toId="31">
</dataflow>
<dataflow id="792" from="empty_38" to="specinterface_ln0" fromId="768" toId="31">
</dataflow>
<dataflow id="793" from="empty_38" to="specinterface_ln0" fromId="768" toId="31">
</dataflow>
<dataflow id="794" from="empty_38" to="specinterface_ln0" fromId="768" toId="31">
</dataflow>
<dataflow id="795" from="StgValue_765" to="specinterface_ln0" fromId="765" toId="31">
</dataflow>
<dataflow id="796" from="StgValue_765" to="specinterface_ln0" fromId="765" toId="31">
</dataflow>
<dataflow id="797" from="StgValue_765" to="specinterface_ln0" fromId="765" toId="31">
</dataflow>
<dataflow id="798" from="StgValue_765" to="specinterface_ln0" fromId="765" toId="31">
</dataflow>
<dataflow id="799" from="empty_38" to="specinterface_ln0" fromId="768" toId="31">
</dataflow>
<dataflow id="800" from="empty_38" to="specinterface_ln0" fromId="768" toId="31">
</dataflow>
<dataflow id="801" from="StgValue_770" to="specinterface_ln0" fromId="770" toId="31">
</dataflow>
<dataflow id="802" from="StgValue_765" to="specinterface_ln0" fromId="765" toId="31">
</dataflow>
<dataflow id="804" from="_ssdm_op_Read.ap_auto.i32" to="C_load_1_read" fromId="803" toId="32">
</dataflow>
<dataflow id="805" from="C_load_1" to="C_load_1_read" fromId="756" toId="32">
</dataflow>
<dataflow id="806" from="_ssdm_op_Read.ap_auto.i32" to="C_load_read" fromId="803" toId="33">
</dataflow>
<dataflow id="807" from="C_load" to="C_load_read" fromId="755" toId="33">
</dataflow>
<dataflow id="809" from="_ssdm_op_Read.ap_auto.i10" to="or_ln42_7_read" fromId="808" toId="34">
</dataflow>
<dataflow id="810" from="or_ln42_7" to="or_ln42_7_read" fromId="754" toId="34">
</dataflow>
<dataflow id="811" from="_ssdm_op_Read.ap_auto.i10" to="tmp_73_read" fromId="808" toId="35">
</dataflow>
<dataflow id="812" from="tmp_73" to="tmp_73_read" fromId="753" toId="35">
</dataflow>
<dataflow id="814" from="_ssdm_op_Read.ap_auto.i5" to="i_2_read" fromId="813" toId="36">
</dataflow>
<dataflow id="815" from="i_2" to="i_2_read" fromId="751" toId="36">
</dataflow>
<dataflow id="817" from="StgValue_816" to="store_ln0" fromId="816" toId="37">
</dataflow>
<dataflow id="818" from="j" to="store_ln0" fromId="29" toId="37">
</dataflow>
<dataflow id="819" from="j" to="j_1" fromId="29" toId="39">
</dataflow>
<dataflow id="820" from="j_1" to="icmp_ln37" fromId="39" toId="40">
</dataflow>
<dataflow id="822" from="StgValue_821" to="icmp_ln37" fromId="821" toId="40">
</dataflow>
<dataflow id="824" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="823" toId="41">
</dataflow>
<dataflow id="826" from="StgValue_825" to="empty" fromId="825" toId="41">
</dataflow>
<dataflow id="827" from="StgValue_825" to="empty" fromId="825" toId="41">
</dataflow>
<dataflow id="828" from="StgValue_825" to="empty" fromId="825" toId="41">
</dataflow>
<dataflow id="829" from="icmp_ln37" to="br_ln37" fromId="40" toId="42">
</dataflow>
<dataflow id="830" from="j_1" to="indvars_iv_next" fromId="39" toId="43">
</dataflow>
<dataflow id="831" from="StgValue_816" to="indvars_iv_next" fromId="816" toId="43">
</dataflow>
<dataflow id="833" from="_ssdm_op_BitConcatenate.i6.i1.i5" to="zext_ln40_cast" fromId="832" toId="44">
</dataflow>
<dataflow id="835" from="StgValue_834" to="zext_ln40_cast" fromId="834" toId="44">
</dataflow>
<dataflow id="836" from="j_1" to="zext_ln40_cast" fromId="39" toId="44">
</dataflow>
<dataflow id="837" from="zext_ln40_cast" to="zext_ln40" fromId="44" toId="45">
</dataflow>
<dataflow id="838" from="zext_ln40" to="add_ln40_14" fromId="45" toId="46">
</dataflow>
<dataflow id="839" from="tmp_73_read" to="add_ln40_14" fromId="35" toId="46">
</dataflow>
<dataflow id="841" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="shl_ln4" fromId="840" toId="47">
</dataflow>
<dataflow id="842" from="add_ln40_14" to="shl_ln4" fromId="46" toId="47">
</dataflow>
<dataflow id="844" from="StgValue_843" to="shl_ln4" fromId="843" toId="47">
</dataflow>
<dataflow id="845" from="shl_ln4" to="zext_ln40_1" fromId="47" toId="48">
</dataflow>
<dataflow id="846" from="orig" to="orig_addr_1" fromId="752" toId="49">
</dataflow>
<dataflow id="848" from="StgValue_847" to="orig_addr_1" fromId="847" toId="49">
</dataflow>
<dataflow id="849" from="zext_ln40_1" to="orig_addr_1" fromId="48" toId="49">
</dataflow>
<dataflow id="850" from="orig_addr_1" to="orig_load_1" fromId="49" toId="50">
</dataflow>
<dataflow id="851" from="zext_ln40_cast" to="sext_ln41" fromId="44" toId="51">
</dataflow>
<dataflow id="852" from="sext_ln41" to="add_ln41_14" fromId="51" toId="52">
</dataflow>
<dataflow id="853" from="tmp_73_read" to="add_ln41_14" fromId="35" toId="52">
</dataflow>
<dataflow id="854" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="shl_ln5" fromId="840" toId="53">
</dataflow>
<dataflow id="855" from="add_ln41_14" to="shl_ln5" fromId="52" toId="53">
</dataflow>
<dataflow id="856" from="StgValue_843" to="shl_ln5" fromId="843" toId="53">
</dataflow>
<dataflow id="857" from="shl_ln5" to="zext_ln41" fromId="53" toId="54">
</dataflow>
<dataflow id="858" from="orig" to="orig_addr_2" fromId="752" toId="55">
</dataflow>
<dataflow id="859" from="StgValue_847" to="orig_addr_2" fromId="847" toId="55">
</dataflow>
<dataflow id="860" from="zext_ln41" to="orig_addr_2" fromId="54" toId="55">
</dataflow>
<dataflow id="861" from="orig_addr_2" to="orig_load_2" fromId="55" toId="56">
</dataflow>
<dataflow id="862" from="indvars_iv_next" to="store_ln37" fromId="43" toId="57">
</dataflow>
<dataflow id="863" from="j" to="store_ln37" fromId="29" toId="57">
</dataflow>
<dataflow id="864" from="orig_addr_1" to="orig_load_1" fromId="49" toId="58">
</dataflow>
<dataflow id="866" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_s" fromId="865" toId="59">
</dataflow>
<dataflow id="867" from="orig_load_1" to="tmp_s" fromId="58" toId="59">
</dataflow>
<dataflow id="869" from="StgValue_868" to="tmp_s" fromId="868" toId="59">
</dataflow>
<dataflow id="871" from="StgValue_870" to="tmp_s" fromId="870" toId="59">
</dataflow>
<dataflow id="872" from="orig_addr_2" to="orig_load_2" fromId="55" toId="60">
</dataflow>
<dataflow id="873" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_1" fromId="865" toId="61">
</dataflow>
<dataflow id="874" from="orig_load_2" to="tmp_1" fromId="60" toId="61">
</dataflow>
<dataflow id="875" from="StgValue_868" to="tmp_1" fromId="868" toId="61">
</dataflow>
<dataflow id="876" from="StgValue_870" to="tmp_1" fromId="870" toId="61">
</dataflow>
<dataflow id="877" from="tmp_1" to="add_ln40" fromId="61" toId="62">
</dataflow>
<dataflow id="878" from="tmp_s" to="add_ln40" fromId="59" toId="62">
</dataflow>
<dataflow id="880" from="_ssdm_op_SpecFUCore" to="specfucore_ln42" fromId="879" toId="63">
</dataflow>
<dataflow id="881" from="add_ln40" to="specfucore_ln42" fromId="62" toId="63">
</dataflow>
<dataflow id="883" from="StgValue_882" to="specfucore_ln42" fromId="882" toId="63">
</dataflow>
<dataflow id="885" from="StgValue_884" to="specfucore_ln42" fromId="884" toId="63">
</dataflow>
<dataflow id="887" from="StgValue_886" to="specfucore_ln42" fromId="886" toId="63">
</dataflow>
<dataflow id="888" from="shl_ln4" to="or_ln40" fromId="47" toId="64">
</dataflow>
<dataflow id="890" from="StgValue_889" to="or_ln40" fromId="889" toId="64">
</dataflow>
<dataflow id="891" from="or_ln40" to="zext_ln40_2" fromId="64" toId="65">
</dataflow>
<dataflow id="892" from="orig" to="orig_addr_6" fromId="752" toId="66">
</dataflow>
<dataflow id="893" from="StgValue_847" to="orig_addr_6" fromId="847" toId="66">
</dataflow>
<dataflow id="894" from="zext_ln40_2" to="orig_addr_6" fromId="65" toId="66">
</dataflow>
<dataflow id="895" from="orig_addr_6" to="orig_load_6" fromId="66" toId="67">
</dataflow>
<dataflow id="896" from="shl_ln5" to="or_ln41" fromId="53" toId="68">
</dataflow>
<dataflow id="897" from="StgValue_889" to="or_ln41" fromId="889" toId="68">
</dataflow>
<dataflow id="898" from="or_ln41" to="zext_ln41_1" fromId="68" toId="69">
</dataflow>
<dataflow id="899" from="orig" to="orig_addr_7" fromId="752" toId="70">
</dataflow>
<dataflow id="900" from="StgValue_847" to="orig_addr_7" fromId="847" toId="70">
</dataflow>
<dataflow id="901" from="zext_ln41_1" to="orig_addr_7" fromId="69" toId="70">
</dataflow>
<dataflow id="902" from="orig_addr_7" to="orig_load_7" fromId="70" toId="71">
</dataflow>
<dataflow id="903" from="orig_addr_6" to="orig_load_6" fromId="66" toId="72">
</dataflow>
<dataflow id="904" from="orig_load_6" to="trunc_ln40" fromId="72" toId="73">
</dataflow>
<dataflow id="905" from="orig_addr_7" to="orig_load_7" fromId="70" toId="74">
</dataflow>
<dataflow id="906" from="orig_load_7" to="trunc_ln41" fromId="74" toId="75">
</dataflow>
<dataflow id="907" from="trunc_ln41" to="add_ln40_1" fromId="75" toId="76">
</dataflow>
<dataflow id="908" from="trunc_ln40" to="add_ln40_1" fromId="73" toId="76">
</dataflow>
<dataflow id="909" from="_ssdm_op_SpecFUCore" to="specfucore_ln42" fromId="879" toId="77">
</dataflow>
<dataflow id="910" from="add_ln40_1" to="specfucore_ln42" fromId="76" toId="77">
</dataflow>
<dataflow id="911" from="StgValue_882" to="specfucore_ln42" fromId="882" toId="77">
</dataflow>
<dataflow id="912" from="StgValue_884" to="specfucore_ln42" fromId="884" toId="77">
</dataflow>
<dataflow id="913" from="StgValue_886" to="specfucore_ln42" fromId="886" toId="77">
</dataflow>
<dataflow id="914" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_4" fromId="865" toId="78">
</dataflow>
<dataflow id="915" from="orig_load_6" to="tmp_4" fromId="72" toId="78">
</dataflow>
<dataflow id="916" from="StgValue_868" to="tmp_4" fromId="868" toId="78">
</dataflow>
<dataflow id="917" from="StgValue_870" to="tmp_4" fromId="870" toId="78">
</dataflow>
<dataflow id="918" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_5" fromId="865" toId="79">
</dataflow>
<dataflow id="919" from="orig_load_7" to="tmp_5" fromId="74" toId="79">
</dataflow>
<dataflow id="920" from="StgValue_868" to="tmp_5" fromId="868" toId="79">
</dataflow>
<dataflow id="921" from="StgValue_870" to="tmp_5" fromId="870" toId="79">
</dataflow>
<dataflow id="922" from="tmp_5" to="add_ln40_2" fromId="79" toId="80">
</dataflow>
<dataflow id="923" from="tmp_4" to="add_ln40_2" fromId="78" toId="80">
</dataflow>
<dataflow id="924" from="_ssdm_op_SpecFUCore" to="specfucore_ln42" fromId="879" toId="81">
</dataflow>
<dataflow id="925" from="add_ln40_2" to="specfucore_ln42" fromId="80" toId="81">
</dataflow>
<dataflow id="926" from="StgValue_882" to="specfucore_ln42" fromId="882" toId="81">
</dataflow>
<dataflow id="927" from="StgValue_884" to="specfucore_ln42" fromId="884" toId="81">
</dataflow>
<dataflow id="928" from="StgValue_886" to="specfucore_ln42" fromId="886" toId="81">
</dataflow>
<dataflow id="929" from="shl_ln4" to="or_ln40_1" fromId="47" toId="82">
</dataflow>
<dataflow id="931" from="StgValue_930" to="or_ln40_1" fromId="930" toId="82">
</dataflow>
<dataflow id="932" from="or_ln40_1" to="zext_ln40_3" fromId="82" toId="83">
</dataflow>
<dataflow id="933" from="orig" to="orig_addr_11" fromId="752" toId="84">
</dataflow>
<dataflow id="934" from="StgValue_847" to="orig_addr_11" fromId="847" toId="84">
</dataflow>
<dataflow id="935" from="zext_ln40_3" to="orig_addr_11" fromId="83" toId="84">
</dataflow>
<dataflow id="936" from="orig_addr_11" to="orig_load_11" fromId="84" toId="85">
</dataflow>
<dataflow id="937" from="shl_ln5" to="or_ln41_1" fromId="53" toId="86">
</dataflow>
<dataflow id="938" from="StgValue_930" to="or_ln41_1" fromId="930" toId="86">
</dataflow>
<dataflow id="939" from="or_ln41_1" to="zext_ln41_2" fromId="86" toId="87">
</dataflow>
<dataflow id="940" from="orig" to="orig_addr_12" fromId="752" toId="88">
</dataflow>
<dataflow id="941" from="StgValue_847" to="orig_addr_12" fromId="847" toId="88">
</dataflow>
<dataflow id="942" from="zext_ln41_2" to="orig_addr_12" fromId="87" toId="88">
</dataflow>
<dataflow id="943" from="orig_addr_12" to="orig_load_12" fromId="88" toId="89">
</dataflow>
<dataflow id="944" from="orig_addr_11" to="orig_load_11" fromId="84" toId="90">
</dataflow>
<dataflow id="945" from="orig_load_11" to="trunc_ln40_1" fromId="90" toId="91">
</dataflow>
<dataflow id="946" from="orig_addr_12" to="orig_load_12" fromId="88" toId="92">
</dataflow>
<dataflow id="947" from="orig_load_12" to="trunc_ln41_1" fromId="92" toId="93">
</dataflow>
<dataflow id="948" from="trunc_ln41_1" to="add_ln40_3" fromId="93" toId="94">
</dataflow>
<dataflow id="949" from="trunc_ln40_1" to="add_ln40_3" fromId="91" toId="94">
</dataflow>
<dataflow id="950" from="_ssdm_op_SpecFUCore" to="specfucore_ln42" fromId="879" toId="95">
</dataflow>
<dataflow id="951" from="add_ln40_3" to="specfucore_ln42" fromId="94" toId="95">
</dataflow>
<dataflow id="952" from="StgValue_882" to="specfucore_ln42" fromId="882" toId="95">
</dataflow>
<dataflow id="953" from="StgValue_884" to="specfucore_ln42" fromId="884" toId="95">
</dataflow>
<dataflow id="954" from="StgValue_886" to="specfucore_ln42" fromId="886" toId="95">
</dataflow>
<dataflow id="955" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_8" fromId="865" toId="96">
</dataflow>
<dataflow id="956" from="orig_load_11" to="tmp_8" fromId="90" toId="96">
</dataflow>
<dataflow id="957" from="StgValue_868" to="tmp_8" fromId="868" toId="96">
</dataflow>
<dataflow id="958" from="StgValue_870" to="tmp_8" fromId="870" toId="96">
</dataflow>
<dataflow id="959" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_9" fromId="865" toId="97">
</dataflow>
<dataflow id="960" from="orig_load_12" to="tmp_9" fromId="92" toId="97">
</dataflow>
<dataflow id="961" from="StgValue_868" to="tmp_9" fromId="868" toId="97">
</dataflow>
<dataflow id="962" from="StgValue_870" to="tmp_9" fromId="870" toId="97">
</dataflow>
<dataflow id="963" from="tmp_9" to="add_ln40_4" fromId="97" toId="98">
</dataflow>
<dataflow id="964" from="tmp_8" to="add_ln40_4" fromId="96" toId="98">
</dataflow>
<dataflow id="965" from="_ssdm_op_SpecFUCore" to="specfucore_ln42" fromId="879" toId="99">
</dataflow>
<dataflow id="966" from="add_ln40_4" to="specfucore_ln42" fromId="98" toId="99">
</dataflow>
<dataflow id="967" from="StgValue_882" to="specfucore_ln42" fromId="882" toId="99">
</dataflow>
<dataflow id="968" from="StgValue_884" to="specfucore_ln42" fromId="884" toId="99">
</dataflow>
<dataflow id="969" from="StgValue_886" to="specfucore_ln42" fromId="886" toId="99">
</dataflow>
<dataflow id="970" from="shl_ln4" to="or_ln40_2" fromId="47" toId="100">
</dataflow>
<dataflow id="972" from="StgValue_971" to="or_ln40_2" fromId="971" toId="100">
</dataflow>
<dataflow id="973" from="or_ln40_2" to="zext_ln40_4" fromId="100" toId="101">
</dataflow>
<dataflow id="974" from="orig" to="orig_addr_16" fromId="752" toId="102">
</dataflow>
<dataflow id="975" from="StgValue_847" to="orig_addr_16" fromId="847" toId="102">
</dataflow>
<dataflow id="976" from="zext_ln40_4" to="orig_addr_16" fromId="101" toId="102">
</dataflow>
<dataflow id="977" from="orig_addr_16" to="orig_load_16" fromId="102" toId="103">
</dataflow>
<dataflow id="978" from="shl_ln5" to="or_ln41_2" fromId="53" toId="104">
</dataflow>
<dataflow id="979" from="StgValue_971" to="or_ln41_2" fromId="971" toId="104">
</dataflow>
<dataflow id="980" from="or_ln41_2" to="zext_ln41_3" fromId="104" toId="105">
</dataflow>
<dataflow id="981" from="orig" to="orig_addr_17" fromId="752" toId="106">
</dataflow>
<dataflow id="982" from="StgValue_847" to="orig_addr_17" fromId="847" toId="106">
</dataflow>
<dataflow id="983" from="zext_ln41_3" to="orig_addr_17" fromId="105" toId="106">
</dataflow>
<dataflow id="984" from="orig_addr_17" to="orig_load_17" fromId="106" toId="107">
</dataflow>
<dataflow id="985" from="orig_addr_16" to="orig_load_16" fromId="102" toId="108">
</dataflow>
<dataflow id="986" from="orig_load_16" to="trunc_ln40_2" fromId="108" toId="109">
</dataflow>
<dataflow id="987" from="orig_addr_17" to="orig_load_17" fromId="106" toId="110">
</dataflow>
<dataflow id="988" from="orig_load_17" to="trunc_ln41_2" fromId="110" toId="111">
</dataflow>
<dataflow id="989" from="trunc_ln41_2" to="add_ln40_5" fromId="111" toId="112">
</dataflow>
<dataflow id="990" from="trunc_ln40_2" to="add_ln40_5" fromId="109" toId="112">
</dataflow>
<dataflow id="991" from="_ssdm_op_SpecFUCore" to="specfucore_ln42" fromId="879" toId="113">
</dataflow>
<dataflow id="992" from="add_ln40_5" to="specfucore_ln42" fromId="112" toId="113">
</dataflow>
<dataflow id="993" from="StgValue_882" to="specfucore_ln42" fromId="882" toId="113">
</dataflow>
<dataflow id="994" from="StgValue_884" to="specfucore_ln42" fromId="884" toId="113">
</dataflow>
<dataflow id="995" from="StgValue_886" to="specfucore_ln42" fromId="886" toId="113">
</dataflow>
<dataflow id="996" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_12" fromId="865" toId="114">
</dataflow>
<dataflow id="997" from="orig_load_16" to="tmp_12" fromId="108" toId="114">
</dataflow>
<dataflow id="998" from="StgValue_868" to="tmp_12" fromId="868" toId="114">
</dataflow>
<dataflow id="999" from="StgValue_870" to="tmp_12" fromId="870" toId="114">
</dataflow>
<dataflow id="1000" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_13" fromId="865" toId="115">
</dataflow>
<dataflow id="1001" from="orig_load_17" to="tmp_13" fromId="110" toId="115">
</dataflow>
<dataflow id="1002" from="StgValue_868" to="tmp_13" fromId="868" toId="115">
</dataflow>
<dataflow id="1003" from="StgValue_870" to="tmp_13" fromId="870" toId="115">
</dataflow>
<dataflow id="1004" from="tmp_13" to="add_ln40_6" fromId="115" toId="116">
</dataflow>
<dataflow id="1005" from="tmp_12" to="add_ln40_6" fromId="114" toId="116">
</dataflow>
<dataflow id="1006" from="_ssdm_op_SpecFUCore" to="specfucore_ln42" fromId="879" toId="117">
</dataflow>
<dataflow id="1007" from="add_ln40_6" to="specfucore_ln42" fromId="116" toId="117">
</dataflow>
<dataflow id="1008" from="StgValue_882" to="specfucore_ln42" fromId="882" toId="117">
</dataflow>
<dataflow id="1009" from="StgValue_884" to="specfucore_ln42" fromId="884" toId="117">
</dataflow>
<dataflow id="1010" from="StgValue_886" to="specfucore_ln42" fromId="886" toId="117">
</dataflow>
<dataflow id="1011" from="shl_ln4" to="or_ln40_3" fromId="47" toId="118">
</dataflow>
<dataflow id="1013" from="StgValue_1012" to="or_ln40_3" fromId="1012" toId="118">
</dataflow>
<dataflow id="1014" from="or_ln40_3" to="zext_ln40_5" fromId="118" toId="119">
</dataflow>
<dataflow id="1015" from="orig" to="orig_addr_21" fromId="752" toId="120">
</dataflow>
<dataflow id="1016" from="StgValue_847" to="orig_addr_21" fromId="847" toId="120">
</dataflow>
<dataflow id="1017" from="zext_ln40_5" to="orig_addr_21" fromId="119" toId="120">
</dataflow>
<dataflow id="1018" from="orig_addr_21" to="orig_load_21" fromId="120" toId="121">
</dataflow>
<dataflow id="1019" from="shl_ln5" to="or_ln41_3" fromId="53" toId="122">
</dataflow>
<dataflow id="1020" from="StgValue_1012" to="or_ln41_3" fromId="1012" toId="122">
</dataflow>
<dataflow id="1021" from="or_ln41_3" to="zext_ln41_4" fromId="122" toId="123">
</dataflow>
<dataflow id="1022" from="orig" to="orig_addr_22" fromId="752" toId="124">
</dataflow>
<dataflow id="1023" from="StgValue_847" to="orig_addr_22" fromId="847" toId="124">
</dataflow>
<dataflow id="1024" from="zext_ln41_4" to="orig_addr_22" fromId="123" toId="124">
</dataflow>
<dataflow id="1025" from="orig_addr_22" to="orig_load_22" fromId="124" toId="125">
</dataflow>
<dataflow id="1026" from="orig_addr_21" to="orig_load_21" fromId="120" toId="126">
</dataflow>
<dataflow id="1027" from="orig_load_21" to="trunc_ln40_3" fromId="126" toId="127">
</dataflow>
<dataflow id="1028" from="orig_addr_22" to="orig_load_22" fromId="124" toId="128">
</dataflow>
<dataflow id="1029" from="orig_load_22" to="trunc_ln41_3" fromId="128" toId="129">
</dataflow>
<dataflow id="1030" from="trunc_ln41_3" to="add_ln40_7" fromId="129" toId="130">
</dataflow>
<dataflow id="1031" from="trunc_ln40_3" to="add_ln40_7" fromId="127" toId="130">
</dataflow>
<dataflow id="1032" from="_ssdm_op_SpecFUCore" to="specfucore_ln42" fromId="879" toId="131">
</dataflow>
<dataflow id="1033" from="add_ln40_7" to="specfucore_ln42" fromId="130" toId="131">
</dataflow>
<dataflow id="1034" from="StgValue_882" to="specfucore_ln42" fromId="882" toId="131">
</dataflow>
<dataflow id="1035" from="StgValue_884" to="specfucore_ln42" fromId="884" toId="131">
</dataflow>
<dataflow id="1036" from="StgValue_886" to="specfucore_ln42" fromId="886" toId="131">
</dataflow>
<dataflow id="1037" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_16" fromId="865" toId="132">
</dataflow>
<dataflow id="1038" from="orig_load_21" to="tmp_16" fromId="126" toId="132">
</dataflow>
<dataflow id="1039" from="StgValue_868" to="tmp_16" fromId="868" toId="132">
</dataflow>
<dataflow id="1040" from="StgValue_870" to="tmp_16" fromId="870" toId="132">
</dataflow>
<dataflow id="1041" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_17" fromId="865" toId="133">
</dataflow>
<dataflow id="1042" from="orig_load_22" to="tmp_17" fromId="128" toId="133">
</dataflow>
<dataflow id="1043" from="StgValue_868" to="tmp_17" fromId="868" toId="133">
</dataflow>
<dataflow id="1044" from="StgValue_870" to="tmp_17" fromId="870" toId="133">
</dataflow>
<dataflow id="1045" from="tmp_17" to="add_ln40_8" fromId="133" toId="134">
</dataflow>
<dataflow id="1046" from="tmp_16" to="add_ln40_8" fromId="132" toId="134">
</dataflow>
<dataflow id="1047" from="_ssdm_op_SpecFUCore" to="specfucore_ln42" fromId="879" toId="135">
</dataflow>
<dataflow id="1048" from="add_ln40_8" to="specfucore_ln42" fromId="134" toId="135">
</dataflow>
<dataflow id="1049" from="StgValue_882" to="specfucore_ln42" fromId="882" toId="135">
</dataflow>
<dataflow id="1050" from="StgValue_884" to="specfucore_ln42" fromId="884" toId="135">
</dataflow>
<dataflow id="1051" from="StgValue_886" to="specfucore_ln42" fromId="886" toId="135">
</dataflow>
<dataflow id="1052" from="shl_ln4" to="or_ln40_4" fromId="47" toId="136">
</dataflow>
<dataflow id="1054" from="StgValue_1053" to="or_ln40_4" fromId="1053" toId="136">
</dataflow>
<dataflow id="1055" from="or_ln40_4" to="zext_ln40_6" fromId="136" toId="137">
</dataflow>
<dataflow id="1056" from="orig" to="orig_addr_26" fromId="752" toId="138">
</dataflow>
<dataflow id="1057" from="StgValue_847" to="orig_addr_26" fromId="847" toId="138">
</dataflow>
<dataflow id="1058" from="zext_ln40_6" to="orig_addr_26" fromId="137" toId="138">
</dataflow>
<dataflow id="1059" from="orig_addr_26" to="orig_load_26" fromId="138" toId="139">
</dataflow>
<dataflow id="1060" from="shl_ln5" to="or_ln41_4" fromId="53" toId="140">
</dataflow>
<dataflow id="1061" from="StgValue_1053" to="or_ln41_4" fromId="1053" toId="140">
</dataflow>
<dataflow id="1062" from="or_ln41_4" to="zext_ln41_5" fromId="140" toId="141">
</dataflow>
<dataflow id="1063" from="orig" to="orig_addr_27" fromId="752" toId="142">
</dataflow>
<dataflow id="1064" from="StgValue_847" to="orig_addr_27" fromId="847" toId="142">
</dataflow>
<dataflow id="1065" from="zext_ln41_5" to="orig_addr_27" fromId="141" toId="142">
</dataflow>
<dataflow id="1066" from="orig_addr_27" to="orig_load_27" fromId="142" toId="143">
</dataflow>
<dataflow id="1067" from="orig_addr_26" to="orig_load_26" fromId="138" toId="144">
</dataflow>
<dataflow id="1068" from="orig_load_26" to="trunc_ln40_4" fromId="144" toId="145">
</dataflow>
<dataflow id="1069" from="orig_addr_27" to="orig_load_27" fromId="142" toId="146">
</dataflow>
<dataflow id="1070" from="orig_load_27" to="trunc_ln41_4" fromId="146" toId="147">
</dataflow>
<dataflow id="1071" from="trunc_ln41_4" to="add_ln40_9" fromId="147" toId="148">
</dataflow>
<dataflow id="1072" from="trunc_ln40_4" to="add_ln40_9" fromId="145" toId="148">
</dataflow>
<dataflow id="1073" from="_ssdm_op_SpecFUCore" to="specfucore_ln42" fromId="879" toId="149">
</dataflow>
<dataflow id="1074" from="add_ln40_9" to="specfucore_ln42" fromId="148" toId="149">
</dataflow>
<dataflow id="1075" from="StgValue_882" to="specfucore_ln42" fromId="882" toId="149">
</dataflow>
<dataflow id="1076" from="StgValue_884" to="specfucore_ln42" fromId="884" toId="149">
</dataflow>
<dataflow id="1077" from="StgValue_886" to="specfucore_ln42" fromId="886" toId="149">
</dataflow>
<dataflow id="1078" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_20" fromId="865" toId="150">
</dataflow>
<dataflow id="1079" from="orig_load_26" to="tmp_20" fromId="144" toId="150">
</dataflow>
<dataflow id="1080" from="StgValue_868" to="tmp_20" fromId="868" toId="150">
</dataflow>
<dataflow id="1081" from="StgValue_870" to="tmp_20" fromId="870" toId="150">
</dataflow>
<dataflow id="1082" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_21" fromId="865" toId="151">
</dataflow>
<dataflow id="1083" from="orig_load_27" to="tmp_21" fromId="146" toId="151">
</dataflow>
<dataflow id="1084" from="StgValue_868" to="tmp_21" fromId="868" toId="151">
</dataflow>
<dataflow id="1085" from="StgValue_870" to="tmp_21" fromId="870" toId="151">
</dataflow>
<dataflow id="1086" from="tmp_21" to="add_ln40_10" fromId="151" toId="152">
</dataflow>
<dataflow id="1087" from="tmp_20" to="add_ln40_10" fromId="150" toId="152">
</dataflow>
<dataflow id="1088" from="_ssdm_op_SpecFUCore" to="specfucore_ln42" fromId="879" toId="153">
</dataflow>
<dataflow id="1089" from="add_ln40_10" to="specfucore_ln42" fromId="152" toId="153">
</dataflow>
<dataflow id="1090" from="StgValue_882" to="specfucore_ln42" fromId="882" toId="153">
</dataflow>
<dataflow id="1091" from="StgValue_884" to="specfucore_ln42" fromId="884" toId="153">
</dataflow>
<dataflow id="1092" from="StgValue_886" to="specfucore_ln42" fromId="886" toId="153">
</dataflow>
<dataflow id="1093" from="shl_ln4" to="or_ln40_5" fromId="47" toId="154">
</dataflow>
<dataflow id="1095" from="StgValue_1094" to="or_ln40_5" fromId="1094" toId="154">
</dataflow>
<dataflow id="1096" from="or_ln40_5" to="zext_ln40_7" fromId="154" toId="155">
</dataflow>
<dataflow id="1097" from="orig" to="orig_addr_31" fromId="752" toId="156">
</dataflow>
<dataflow id="1098" from="StgValue_847" to="orig_addr_31" fromId="847" toId="156">
</dataflow>
<dataflow id="1099" from="zext_ln40_7" to="orig_addr_31" fromId="155" toId="156">
</dataflow>
<dataflow id="1100" from="orig_addr_31" to="orig_load_31" fromId="156" toId="157">
</dataflow>
<dataflow id="1101" from="shl_ln5" to="or_ln41_5" fromId="53" toId="158">
</dataflow>
<dataflow id="1102" from="StgValue_1094" to="or_ln41_5" fromId="1094" toId="158">
</dataflow>
<dataflow id="1103" from="or_ln41_5" to="zext_ln41_6" fromId="158" toId="159">
</dataflow>
<dataflow id="1104" from="orig" to="orig_addr_32" fromId="752" toId="160">
</dataflow>
<dataflow id="1105" from="StgValue_847" to="orig_addr_32" fromId="847" toId="160">
</dataflow>
<dataflow id="1106" from="zext_ln41_6" to="orig_addr_32" fromId="159" toId="160">
</dataflow>
<dataflow id="1107" from="orig_addr_32" to="orig_load_32" fromId="160" toId="161">
</dataflow>
<dataflow id="1108" from="orig_addr_31" to="orig_load_31" fromId="156" toId="162">
</dataflow>
<dataflow id="1109" from="orig_load_31" to="trunc_ln40_5" fromId="162" toId="163">
</dataflow>
<dataflow id="1110" from="orig_addr_32" to="orig_load_32" fromId="160" toId="164">
</dataflow>
<dataflow id="1111" from="orig_load_32" to="trunc_ln41_5" fromId="164" toId="165">
</dataflow>
<dataflow id="1112" from="trunc_ln41_5" to="add_ln40_11" fromId="165" toId="166">
</dataflow>
<dataflow id="1113" from="trunc_ln40_5" to="add_ln40_11" fromId="163" toId="166">
</dataflow>
<dataflow id="1114" from="_ssdm_op_SpecFUCore" to="specfucore_ln42" fromId="879" toId="167">
</dataflow>
<dataflow id="1115" from="add_ln40_11" to="specfucore_ln42" fromId="166" toId="167">
</dataflow>
<dataflow id="1116" from="StgValue_882" to="specfucore_ln42" fromId="882" toId="167">
</dataflow>
<dataflow id="1117" from="StgValue_884" to="specfucore_ln42" fromId="884" toId="167">
</dataflow>
<dataflow id="1118" from="StgValue_886" to="specfucore_ln42" fromId="886" toId="167">
</dataflow>
<dataflow id="1119" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_24" fromId="865" toId="168">
</dataflow>
<dataflow id="1120" from="orig_load_31" to="tmp_24" fromId="162" toId="168">
</dataflow>
<dataflow id="1121" from="StgValue_868" to="tmp_24" fromId="868" toId="168">
</dataflow>
<dataflow id="1122" from="StgValue_870" to="tmp_24" fromId="870" toId="168">
</dataflow>
<dataflow id="1123" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_25" fromId="865" toId="169">
</dataflow>
<dataflow id="1124" from="orig_load_32" to="tmp_25" fromId="164" toId="169">
</dataflow>
<dataflow id="1125" from="StgValue_868" to="tmp_25" fromId="868" toId="169">
</dataflow>
<dataflow id="1126" from="StgValue_870" to="tmp_25" fromId="870" toId="169">
</dataflow>
<dataflow id="1127" from="tmp_25" to="add_ln40_12" fromId="169" toId="170">
</dataflow>
<dataflow id="1128" from="tmp_24" to="add_ln40_12" fromId="168" toId="170">
</dataflow>
<dataflow id="1129" from="_ssdm_op_SpecFUCore" to="specfucore_ln42" fromId="879" toId="171">
</dataflow>
<dataflow id="1130" from="add_ln40_12" to="specfucore_ln42" fromId="170" toId="171">
</dataflow>
<dataflow id="1131" from="StgValue_882" to="specfucore_ln42" fromId="882" toId="171">
</dataflow>
<dataflow id="1132" from="StgValue_884" to="specfucore_ln42" fromId="884" toId="171">
</dataflow>
<dataflow id="1133" from="StgValue_886" to="specfucore_ln42" fromId="886" toId="171">
</dataflow>
<dataflow id="1134" from="shl_ln4" to="or_ln40_6" fromId="47" toId="172">
</dataflow>
<dataflow id="1136" from="StgValue_1135" to="or_ln40_6" fromId="1135" toId="172">
</dataflow>
<dataflow id="1137" from="or_ln40_6" to="zext_ln40_8" fromId="172" toId="173">
</dataflow>
<dataflow id="1138" from="orig" to="orig_addr_36" fromId="752" toId="174">
</dataflow>
<dataflow id="1139" from="StgValue_847" to="orig_addr_36" fromId="847" toId="174">
</dataflow>
<dataflow id="1140" from="zext_ln40_8" to="orig_addr_36" fromId="173" toId="174">
</dataflow>
<dataflow id="1141" from="orig_addr_36" to="orig_load_36" fromId="174" toId="175">
</dataflow>
<dataflow id="1142" from="shl_ln5" to="or_ln41_6" fromId="53" toId="176">
</dataflow>
<dataflow id="1143" from="StgValue_1135" to="or_ln41_6" fromId="1135" toId="176">
</dataflow>
<dataflow id="1144" from="or_ln41_6" to="zext_ln41_7" fromId="176" toId="177">
</dataflow>
<dataflow id="1145" from="orig" to="orig_addr_37" fromId="752" toId="178">
</dataflow>
<dataflow id="1146" from="StgValue_847" to="orig_addr_37" fromId="847" toId="178">
</dataflow>
<dataflow id="1147" from="zext_ln41_7" to="orig_addr_37" fromId="177" toId="178">
</dataflow>
<dataflow id="1148" from="orig_addr_37" to="orig_load_37" fromId="178" toId="179">
</dataflow>
<dataflow id="1149" from="j_1" to="j_2_cast" fromId="39" toId="180">
</dataflow>
<dataflow id="1151" from="_ssdm_op_BitConcatenate.i13.i5.i5.i3" to="shl_ln3" fromId="1150" toId="181">
</dataflow>
<dataflow id="1152" from="i_2_read" to="shl_ln3" fromId="36" toId="181">
</dataflow>
<dataflow id="1153" from="j_1" to="shl_ln3" fromId="39" toId="181">
</dataflow>
<dataflow id="1154" from="StgValue_843" to="shl_ln3" fromId="843" toId="181">
</dataflow>
<dataflow id="1155" from="shl_ln3" to="zext_ln39" fromId="181" toId="182">
</dataflow>
<dataflow id="1156" from="orig" to="orig_addr" fromId="752" toId="183">
</dataflow>
<dataflow id="1157" from="StgValue_847" to="orig_addr" fromId="847" toId="183">
</dataflow>
<dataflow id="1158" from="zext_ln39" to="orig_addr" fromId="182" toId="183">
</dataflow>
<dataflow id="1159" from="orig_addr" to="orig_load" fromId="183" toId="184">
</dataflow>
<dataflow id="1160" from="or_ln42_7_read" to="add_ln42_14" fromId="34" toId="185">
</dataflow>
<dataflow id="1161" from="j_2_cast" to="add_ln42_14" fromId="180" toId="185">
</dataflow>
<dataflow id="1162" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="shl_ln6" fromId="840" toId="186">
</dataflow>
<dataflow id="1163" from="add_ln42_14" to="shl_ln6" fromId="185" toId="186">
</dataflow>
<dataflow id="1164" from="StgValue_843" to="shl_ln6" fromId="843" toId="186">
</dataflow>
<dataflow id="1165" from="shl_ln6" to="zext_ln42" fromId="186" toId="187">
</dataflow>
<dataflow id="1166" from="orig" to="orig_addr_3" fromId="752" toId="188">
</dataflow>
<dataflow id="1167" from="StgValue_847" to="orig_addr_3" fromId="847" toId="188">
</dataflow>
<dataflow id="1168" from="zext_ln42" to="orig_addr_3" fromId="187" toId="188">
</dataflow>
<dataflow id="1169" from="orig_addr_3" to="orig_load_3" fromId="188" toId="189">
</dataflow>
<dataflow id="1170" from="orig_addr_36" to="orig_load_36" fromId="174" toId="190">
</dataflow>
<dataflow id="1171" from="orig_load_36" to="trunc_ln40_6" fromId="190" toId="191">
</dataflow>
<dataflow id="1172" from="orig_addr_37" to="orig_load_37" fromId="178" toId="192">
</dataflow>
<dataflow id="1173" from="orig_load_37" to="trunc_ln41_6" fromId="192" toId="193">
</dataflow>
<dataflow id="1174" from="trunc_ln41_6" to="add_ln40_13" fromId="193" toId="194">
</dataflow>
<dataflow id="1175" from="trunc_ln40_6" to="add_ln40_13" fromId="191" toId="194">
</dataflow>
<dataflow id="1176" from="_ssdm_op_SpecFUCore" to="specfucore_ln42" fromId="879" toId="195">
</dataflow>
<dataflow id="1177" from="add_ln40_13" to="specfucore_ln42" fromId="194" toId="195">
</dataflow>
<dataflow id="1178" from="StgValue_882" to="specfucore_ln42" fromId="882" toId="195">
</dataflow>
<dataflow id="1179" from="StgValue_884" to="specfucore_ln42" fromId="884" toId="195">
</dataflow>
<dataflow id="1180" from="StgValue_886" to="specfucore_ln42" fromId="886" toId="195">
</dataflow>
<dataflow id="1181" from="orig_addr" to="orig_load" fromId="183" toId="196">
</dataflow>
<dataflow id="1182" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="sum0" fromId="865" toId="197">
</dataflow>
<dataflow id="1183" from="orig_load" to="sum0" fromId="196" toId="197">
</dataflow>
<dataflow id="1184" from="StgValue_868" to="sum0" fromId="868" toId="197">
</dataflow>
<dataflow id="1185" from="StgValue_870" to="sum0" fromId="870" toId="197">
</dataflow>
<dataflow id="1186" from="orig_addr_3" to="orig_load_3" fromId="188" toId="198">
</dataflow>
<dataflow id="1187" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_2" fromId="865" toId="199">
</dataflow>
<dataflow id="1188" from="orig_load_3" to="tmp_2" fromId="198" toId="199">
</dataflow>
<dataflow id="1189" from="StgValue_868" to="tmp_2" fromId="868" toId="199">
</dataflow>
<dataflow id="1190" from="StgValue_870" to="tmp_2" fromId="870" toId="199">
</dataflow>
<dataflow id="1191" from="tmp_2" to="add_ln41" fromId="199" toId="200">
</dataflow>
<dataflow id="1192" from="add_ln40" to="add_ln41" fromId="62" toId="200">
</dataflow>
<dataflow id="1193" from="_ssdm_op_SpecFUCore" to="specfucore_ln43" fromId="879" toId="201">
</dataflow>
<dataflow id="1194" from="add_ln41" to="specfucore_ln43" fromId="200" toId="201">
</dataflow>
<dataflow id="1195" from="StgValue_882" to="specfucore_ln43" fromId="882" toId="201">
</dataflow>
<dataflow id="1196" from="StgValue_884" to="specfucore_ln43" fromId="884" toId="201">
</dataflow>
<dataflow id="1197" from="StgValue_886" to="specfucore_ln43" fromId="886" toId="201">
</dataflow>
<dataflow id="1198" from="j_1" to="add_ln43_14" fromId="39" toId="202">
</dataflow>
<dataflow id="1199" from="StgValue_821" to="add_ln43_14" fromId="821" toId="202">
</dataflow>
<dataflow id="1200" from="_ssdm_op_BitConcatenate.i13.i5.i5.i3" to="shl_ln7" fromId="1150" toId="203">
</dataflow>
<dataflow id="1201" from="i_2_read" to="shl_ln7" fromId="36" toId="203">
</dataflow>
<dataflow id="1202" from="add_ln43_14" to="shl_ln7" fromId="202" toId="203">
</dataflow>
<dataflow id="1203" from="StgValue_843" to="shl_ln7" fromId="843" toId="203">
</dataflow>
<dataflow id="1204" from="shl_ln7" to="zext_ln43" fromId="203" toId="204">
</dataflow>
<dataflow id="1205" from="orig" to="orig_addr_4" fromId="752" toId="205">
</dataflow>
<dataflow id="1206" from="StgValue_847" to="orig_addr_4" fromId="847" toId="205">
</dataflow>
<dataflow id="1207" from="zext_ln43" to="orig_addr_4" fromId="204" toId="205">
</dataflow>
<dataflow id="1208" from="orig_addr_4" to="orig_load_4" fromId="205" toId="206">
</dataflow>
<dataflow id="1209" from="shl_ln3" to="or_ln44" fromId="181" toId="207">
</dataflow>
<dataflow id="1210" from="StgValue_889" to="or_ln44" fromId="889" toId="207">
</dataflow>
<dataflow id="1211" from="or_ln44" to="zext_ln44" fromId="207" toId="208">
</dataflow>
<dataflow id="1212" from="orig" to="orig_addr_5" fromId="752" toId="209">
</dataflow>
<dataflow id="1213" from="StgValue_847" to="orig_addr_5" fromId="847" toId="209">
</dataflow>
<dataflow id="1214" from="zext_ln44" to="orig_addr_5" fromId="208" toId="209">
</dataflow>
<dataflow id="1215" from="orig_addr_5" to="orig_load_5" fromId="209" toId="210">
</dataflow>
<dataflow id="1216" from="orig_load" to="trunc_ln45" fromId="196" toId="211">
</dataflow>
<dataflow id="1217" from="orig_addr_4" to="orig_load_4" fromId="205" toId="212">
</dataflow>
<dataflow id="1218" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_3" fromId="865" toId="213">
</dataflow>
<dataflow id="1219" from="orig_load_4" to="tmp_3" fromId="212" toId="213">
</dataflow>
<dataflow id="1220" from="StgValue_868" to="tmp_3" fromId="868" toId="213">
</dataflow>
<dataflow id="1221" from="StgValue_870" to="tmp_3" fromId="870" toId="213">
</dataflow>
<dataflow id="1222" from="tmp_3" to="add_ln42" fromId="213" toId="214">
</dataflow>
<dataflow id="1223" from="add_ln41" to="add_ln42" fromId="200" toId="214">
</dataflow>
<dataflow id="1224" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="215">
</dataflow>
<dataflow id="1225" from="add_ln42" to="specfucore_ln44" fromId="214" toId="215">
</dataflow>
<dataflow id="1226" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="215">
</dataflow>
<dataflow id="1227" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="215">
</dataflow>
<dataflow id="1228" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="215">
</dataflow>
<dataflow id="1229" from="orig_addr_5" to="orig_load_5" fromId="209" toId="216">
</dataflow>
<dataflow id="1230" from="orig_load_5" to="sum0_1" fromId="216" toId="217">
</dataflow>
<dataflow id="1231" from="sum0_1" to="add_ln43" fromId="217" toId="218">
</dataflow>
<dataflow id="1232" from="add_ln42" to="add_ln43" fromId="214" toId="218">
</dataflow>
<dataflow id="1233" from="_ssdm_op_SpecFUCore" to="specfucore_ln45" fromId="879" toId="219">
</dataflow>
<dataflow id="1234" from="add_ln43" to="specfucore_ln45" fromId="218" toId="219">
</dataflow>
<dataflow id="1235" from="StgValue_882" to="specfucore_ln45" fromId="882" toId="219">
</dataflow>
<dataflow id="1236" from="StgValue_884" to="specfucore_ln45" fromId="884" toId="219">
</dataflow>
<dataflow id="1237" from="StgValue_886" to="specfucore_ln45" fromId="886" toId="219">
</dataflow>
<dataflow id="1238" from="trunc_ln45" to="sum1" fromId="211" toId="220">
</dataflow>
<dataflow id="1239" from="add_ln43" to="sum1" fromId="218" toId="220">
</dataflow>
<dataflow id="1240" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="221">
</dataflow>
<dataflow id="1241" from="sum1" to="specfucore_ln12" fromId="220" toId="221">
</dataflow>
<dataflow id="1242" from="StgValue_882" to="specfucore_ln12" fromId="882" toId="221">
</dataflow>
<dataflow id="1243" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="221">
</dataflow>
<dataflow id="1244" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="221">
</dataflow>
<dataflow id="1245" from="C_load_read" to="mul0" fromId="33" toId="222">
</dataflow>
<dataflow id="1246" from="sum0" to="mul0" fromId="197" toId="222">
</dataflow>
<dataflow id="1247" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="223">
</dataflow>
<dataflow id="1248" from="mul0" to="specfucore_ln12" fromId="222" toId="223">
</dataflow>
<dataflow id="1250" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="223">
</dataflow>
<dataflow id="1251" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="223">
</dataflow>
<dataflow id="1252" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="223">
</dataflow>
<dataflow id="1253" from="shl_ln6" to="or_ln42" fromId="186" toId="224">
</dataflow>
<dataflow id="1254" from="StgValue_889" to="or_ln42" fromId="889" toId="224">
</dataflow>
<dataflow id="1255" from="or_ln42" to="zext_ln42_1" fromId="224" toId="225">
</dataflow>
<dataflow id="1256" from="orig" to="orig_addr_8" fromId="752" toId="226">
</dataflow>
<dataflow id="1257" from="StgValue_847" to="orig_addr_8" fromId="847" toId="226">
</dataflow>
<dataflow id="1258" from="zext_ln42_1" to="orig_addr_8" fromId="225" toId="226">
</dataflow>
<dataflow id="1259" from="orig_addr_8" to="orig_load_8" fromId="226" toId="227">
</dataflow>
<dataflow id="1260" from="shl_ln7" to="or_ln43" fromId="203" toId="228">
</dataflow>
<dataflow id="1261" from="StgValue_889" to="or_ln43" fromId="889" toId="228">
</dataflow>
<dataflow id="1262" from="or_ln43" to="zext_ln43_1" fromId="228" toId="229">
</dataflow>
<dataflow id="1263" from="orig" to="orig_addr_9" fromId="752" toId="230">
</dataflow>
<dataflow id="1264" from="StgValue_847" to="orig_addr_9" fromId="847" toId="230">
</dataflow>
<dataflow id="1265" from="zext_ln43_1" to="orig_addr_9" fromId="229" toId="230">
</dataflow>
<dataflow id="1266" from="orig_addr_9" to="orig_load_9" fromId="230" toId="231">
</dataflow>
<dataflow id="1267" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="sum0_2" fromId="865" toId="232">
</dataflow>
<dataflow id="1268" from="orig_load_5" to="sum0_2" fromId="216" toId="232">
</dataflow>
<dataflow id="1269" from="StgValue_868" to="sum0_2" fromId="868" toId="232">
</dataflow>
<dataflow id="1270" from="StgValue_870" to="sum0_2" fromId="870" toId="232">
</dataflow>
<dataflow id="1271" from="C_load_1_read" to="mul1" fromId="32" toId="233">
</dataflow>
<dataflow id="1272" from="sum1" to="mul1" fromId="220" toId="233">
</dataflow>
<dataflow id="1273" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="234">
</dataflow>
<dataflow id="1274" from="mul1" to="specfucore_ln12" fromId="233" toId="234">
</dataflow>
<dataflow id="1275" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="234">
</dataflow>
<dataflow id="1277" from="StgValue_1276" to="specfucore_ln12" fromId="1276" toId="234">
</dataflow>
<dataflow id="1278" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="234">
</dataflow>
<dataflow id="1279" from="mul1" to="add_ln48" fromId="233" toId="235">
</dataflow>
<dataflow id="1280" from="mul0" to="add_ln48" fromId="222" toId="235">
</dataflow>
<dataflow id="1281" from="orig_addr_8" to="orig_load_8" fromId="226" toId="236">
</dataflow>
<dataflow id="1282" from="orig_load_8" to="trunc_ln42" fromId="236" toId="237">
</dataflow>
<dataflow id="1283" from="trunc_ln42" to="add_ln41_1" fromId="237" toId="238">
</dataflow>
<dataflow id="1284" from="add_ln40_1" to="add_ln41_1" fromId="76" toId="238">
</dataflow>
<dataflow id="1285" from="_ssdm_op_SpecFUCore" to="specfucore_ln43" fromId="879" toId="239">
</dataflow>
<dataflow id="1286" from="add_ln41_1" to="specfucore_ln43" fromId="238" toId="239">
</dataflow>
<dataflow id="1287" from="StgValue_882" to="specfucore_ln43" fromId="882" toId="239">
</dataflow>
<dataflow id="1288" from="StgValue_884" to="specfucore_ln43" fromId="884" toId="239">
</dataflow>
<dataflow id="1289" from="StgValue_886" to="specfucore_ln43" fromId="886" toId="239">
</dataflow>
<dataflow id="1290" from="orig_addr_9" to="orig_load_9" fromId="230" toId="240">
</dataflow>
<dataflow id="1291" from="orig_load_9" to="trunc_ln43" fromId="240" toId="241">
</dataflow>
<dataflow id="1292" from="trunc_ln43" to="add_ln42_1" fromId="241" toId="242">
</dataflow>
<dataflow id="1293" from="add_ln41_1" to="add_ln42_1" fromId="238" toId="242">
</dataflow>
<dataflow id="1294" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="243">
</dataflow>
<dataflow id="1295" from="add_ln42_1" to="specfucore_ln44" fromId="242" toId="243">
</dataflow>
<dataflow id="1296" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="243">
</dataflow>
<dataflow id="1297" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="243">
</dataflow>
<dataflow id="1298" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="243">
</dataflow>
<dataflow id="1299" from="sum0_2" to="add_ln43_1" fromId="232" toId="244">
</dataflow>
<dataflow id="1300" from="add_ln42_1" to="add_ln43_1" fromId="242" toId="244">
</dataflow>
<dataflow id="1301" from="_ssdm_op_SpecFUCore" to="specfucore_ln45" fromId="879" toId="245">
</dataflow>
<dataflow id="1302" from="add_ln43_1" to="specfucore_ln45" fromId="244" toId="245">
</dataflow>
<dataflow id="1303" from="StgValue_882" to="specfucore_ln45" fromId="882" toId="245">
</dataflow>
<dataflow id="1304" from="StgValue_884" to="specfucore_ln45" fromId="884" toId="245">
</dataflow>
<dataflow id="1305" from="StgValue_886" to="specfucore_ln45" fromId="886" toId="245">
</dataflow>
<dataflow id="1306" from="C_load_read" to="mul0_1" fromId="33" toId="246">
</dataflow>
<dataflow id="1307" from="sum0_1" to="mul0_1" fromId="217" toId="246">
</dataflow>
<dataflow id="1308" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="247">
</dataflow>
<dataflow id="1309" from="mul0_1" to="specfucore_ln12" fromId="246" toId="247">
</dataflow>
<dataflow id="1310" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="247">
</dataflow>
<dataflow id="1311" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="247">
</dataflow>
<dataflow id="1312" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="247">
</dataflow>
<dataflow id="1313" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_6" fromId="865" toId="248">
</dataflow>
<dataflow id="1314" from="orig_load_8" to="tmp_6" fromId="236" toId="248">
</dataflow>
<dataflow id="1315" from="StgValue_868" to="tmp_6" fromId="868" toId="248">
</dataflow>
<dataflow id="1316" from="StgValue_870" to="tmp_6" fromId="870" toId="248">
</dataflow>
<dataflow id="1317" from="tmp_6" to="add_ln41_2" fromId="248" toId="249">
</dataflow>
<dataflow id="1318" from="add_ln40_2" to="add_ln41_2" fromId="80" toId="249">
</dataflow>
<dataflow id="1319" from="_ssdm_op_SpecFUCore" to="specfucore_ln43" fromId="879" toId="250">
</dataflow>
<dataflow id="1320" from="add_ln41_2" to="specfucore_ln43" fromId="249" toId="250">
</dataflow>
<dataflow id="1321" from="StgValue_882" to="specfucore_ln43" fromId="882" toId="250">
</dataflow>
<dataflow id="1322" from="StgValue_884" to="specfucore_ln43" fromId="884" toId="250">
</dataflow>
<dataflow id="1323" from="StgValue_886" to="specfucore_ln43" fromId="886" toId="250">
</dataflow>
<dataflow id="1324" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_7" fromId="865" toId="251">
</dataflow>
<dataflow id="1325" from="orig_load_9" to="tmp_7" fromId="240" toId="251">
</dataflow>
<dataflow id="1326" from="StgValue_868" to="tmp_7" fromId="868" toId="251">
</dataflow>
<dataflow id="1327" from="StgValue_870" to="tmp_7" fromId="870" toId="251">
</dataflow>
<dataflow id="1328" from="tmp_7" to="add_ln42_2" fromId="251" toId="252">
</dataflow>
<dataflow id="1329" from="add_ln41_2" to="add_ln42_2" fromId="249" toId="252">
</dataflow>
<dataflow id="1330" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="253">
</dataflow>
<dataflow id="1331" from="add_ln42_2" to="specfucore_ln44" fromId="252" toId="253">
</dataflow>
<dataflow id="1332" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="253">
</dataflow>
<dataflow id="1333" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="253">
</dataflow>
<dataflow id="1334" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="253">
</dataflow>
<dataflow id="1335" from="shl_ln3" to="or_ln44_1" fromId="181" toId="254">
</dataflow>
<dataflow id="1336" from="StgValue_930" to="or_ln44_1" fromId="930" toId="254">
</dataflow>
<dataflow id="1337" from="or_ln44_1" to="zext_ln44_1" fromId="254" toId="255">
</dataflow>
<dataflow id="1338" from="orig" to="orig_addr_10" fromId="752" toId="256">
</dataflow>
<dataflow id="1339" from="StgValue_847" to="orig_addr_10" fromId="847" toId="256">
</dataflow>
<dataflow id="1340" from="zext_ln44_1" to="orig_addr_10" fromId="255" toId="256">
</dataflow>
<dataflow id="1341" from="orig_addr_10" to="orig_load_10" fromId="256" toId="257">
</dataflow>
<dataflow id="1342" from="shl_ln6" to="or_ln42_1" fromId="186" toId="258">
</dataflow>
<dataflow id="1343" from="StgValue_930" to="or_ln42_1" fromId="930" toId="258">
</dataflow>
<dataflow id="1344" from="or_ln42_1" to="zext_ln42_2" fromId="258" toId="259">
</dataflow>
<dataflow id="1345" from="orig" to="orig_addr_13" fromId="752" toId="260">
</dataflow>
<dataflow id="1346" from="StgValue_847" to="orig_addr_13" fromId="847" toId="260">
</dataflow>
<dataflow id="1347" from="zext_ln42_2" to="orig_addr_13" fromId="259" toId="260">
</dataflow>
<dataflow id="1348" from="orig_addr_13" to="orig_load_13" fromId="260" toId="261">
</dataflow>
<dataflow id="1350" from="_ssdm_op_BitConcatenate.i14.i5.i5.i4" to="shl_ln8" fromId="1349" toId="262">
</dataflow>
<dataflow id="1351" from="i_2_read" to="shl_ln8" fromId="36" toId="262">
</dataflow>
<dataflow id="1352" from="j_1" to="shl_ln8" fromId="39" toId="262">
</dataflow>
<dataflow id="1354" from="StgValue_1353" to="shl_ln8" fromId="1353" toId="262">
</dataflow>
<dataflow id="1355" from="shl_ln8" to="or_ln48" fromId="262" toId="263">
</dataflow>
<dataflow id="1357" from="StgValue_1356" to="or_ln48" fromId="1356" toId="263">
</dataflow>
<dataflow id="1358" from="or_ln48" to="zext_ln48" fromId="263" toId="264">
</dataflow>
<dataflow id="1359" from="sol" to="sol_addr" fromId="757" toId="265">
</dataflow>
<dataflow id="1360" from="StgValue_847" to="sol_addr" fromId="847" toId="265">
</dataflow>
<dataflow id="1361" from="zext_ln48" to="sol_addr" fromId="264" toId="265">
</dataflow>
<dataflow id="1362" from="add_ln48" to="store_ln48" fromId="235" toId="266">
</dataflow>
<dataflow id="1363" from="sol_addr" to="store_ln48" fromId="265" toId="266">
</dataflow>
<dataflow id="1364" from="add_ln43_1" to="sum1_1" fromId="244" toId="267">
</dataflow>
<dataflow id="1365" from="sum0" to="sum1_1" fromId="197" toId="267">
</dataflow>
<dataflow id="1366" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="268">
</dataflow>
<dataflow id="1367" from="sum1_1" to="specfucore_ln12" fromId="267" toId="268">
</dataflow>
<dataflow id="1368" from="StgValue_882" to="specfucore_ln12" fromId="882" toId="268">
</dataflow>
<dataflow id="1369" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="268">
</dataflow>
<dataflow id="1370" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="268">
</dataflow>
<dataflow id="1371" from="C_load_1_read" to="mul1_1" fromId="32" toId="269">
</dataflow>
<dataflow id="1372" from="sum1_1" to="mul1_1" fromId="267" toId="269">
</dataflow>
<dataflow id="1373" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="270">
</dataflow>
<dataflow id="1374" from="mul1_1" to="specfucore_ln12" fromId="269" toId="270">
</dataflow>
<dataflow id="1375" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="270">
</dataflow>
<dataflow id="1376" from="StgValue_1276" to="specfucore_ln12" fromId="1276" toId="270">
</dataflow>
<dataflow id="1377" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="270">
</dataflow>
<dataflow id="1378" from="orig_addr_10" to="orig_load_10" fromId="256" toId="271">
</dataflow>
<dataflow id="1379" from="orig_load_10" to="sum0_3" fromId="271" toId="272">
</dataflow>
<dataflow id="1380" from="sum0_3" to="add_ln43_2" fromId="272" toId="273">
</dataflow>
<dataflow id="1381" from="add_ln42_2" to="add_ln43_2" fromId="252" toId="273">
</dataflow>
<dataflow id="1382" from="_ssdm_op_SpecFUCore" to="specfucore_ln45" fromId="879" toId="274">
</dataflow>
<dataflow id="1383" from="add_ln43_2" to="specfucore_ln45" fromId="273" toId="274">
</dataflow>
<dataflow id="1384" from="StgValue_882" to="specfucore_ln45" fromId="882" toId="274">
</dataflow>
<dataflow id="1385" from="StgValue_884" to="specfucore_ln45" fromId="884" toId="274">
</dataflow>
<dataflow id="1386" from="StgValue_886" to="specfucore_ln45" fromId="886" toId="274">
</dataflow>
<dataflow id="1387" from="add_ln43_2" to="sum1_2" fromId="273" toId="275">
</dataflow>
<dataflow id="1388" from="sum0_1" to="sum1_2" fromId="217" toId="275">
</dataflow>
<dataflow id="1389" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="276">
</dataflow>
<dataflow id="1390" from="sum1_2" to="specfucore_ln12" fromId="275" toId="276">
</dataflow>
<dataflow id="1391" from="StgValue_882" to="specfucore_ln12" fromId="882" toId="276">
</dataflow>
<dataflow id="1392" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="276">
</dataflow>
<dataflow id="1393" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="276">
</dataflow>
<dataflow id="1394" from="C_load_read" to="mul0_2" fromId="33" toId="277">
</dataflow>
<dataflow id="1395" from="sum0_2" to="mul0_2" fromId="232" toId="277">
</dataflow>
<dataflow id="1396" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="278">
</dataflow>
<dataflow id="1397" from="mul0_2" to="specfucore_ln12" fromId="277" toId="278">
</dataflow>
<dataflow id="1398" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="278">
</dataflow>
<dataflow id="1399" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="278">
</dataflow>
<dataflow id="1400" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="278">
</dataflow>
<dataflow id="1401" from="orig_addr_13" to="orig_load_13" fromId="260" toId="279">
</dataflow>
<dataflow id="1402" from="orig_load_13" to="trunc_ln42_1" fromId="279" toId="280">
</dataflow>
<dataflow id="1403" from="trunc_ln42_1" to="add_ln41_3" fromId="280" toId="281">
</dataflow>
<dataflow id="1404" from="add_ln40_3" to="add_ln41_3" fromId="94" toId="281">
</dataflow>
<dataflow id="1405" from="_ssdm_op_SpecFUCore" to="specfucore_ln43" fromId="879" toId="282">
</dataflow>
<dataflow id="1406" from="add_ln41_3" to="specfucore_ln43" fromId="281" toId="282">
</dataflow>
<dataflow id="1407" from="StgValue_882" to="specfucore_ln43" fromId="882" toId="282">
</dataflow>
<dataflow id="1408" from="StgValue_884" to="specfucore_ln43" fromId="884" toId="282">
</dataflow>
<dataflow id="1409" from="StgValue_886" to="specfucore_ln43" fromId="886" toId="282">
</dataflow>
<dataflow id="1410" from="shl_ln7" to="or_ln43_1" fromId="203" toId="283">
</dataflow>
<dataflow id="1411" from="StgValue_930" to="or_ln43_1" fromId="930" toId="283">
</dataflow>
<dataflow id="1412" from="or_ln43_1" to="zext_ln43_2" fromId="283" toId="284">
</dataflow>
<dataflow id="1413" from="orig" to="orig_addr_14" fromId="752" toId="285">
</dataflow>
<dataflow id="1414" from="StgValue_847" to="orig_addr_14" fromId="847" toId="285">
</dataflow>
<dataflow id="1415" from="zext_ln43_2" to="orig_addr_14" fromId="284" toId="285">
</dataflow>
<dataflow id="1416" from="orig_addr_14" to="orig_load_14" fromId="285" toId="286">
</dataflow>
<dataflow id="1417" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="sum0_4" fromId="865" toId="287">
</dataflow>
<dataflow id="1418" from="orig_load_10" to="sum0_4" fromId="271" toId="287">
</dataflow>
<dataflow id="1419" from="StgValue_868" to="sum0_4" fromId="868" toId="287">
</dataflow>
<dataflow id="1420" from="StgValue_870" to="sum0_4" fromId="870" toId="287">
</dataflow>
<dataflow id="1421" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_10" fromId="865" toId="288">
</dataflow>
<dataflow id="1422" from="orig_load_13" to="tmp_10" fromId="279" toId="288">
</dataflow>
<dataflow id="1423" from="StgValue_868" to="tmp_10" fromId="868" toId="288">
</dataflow>
<dataflow id="1424" from="StgValue_870" to="tmp_10" fromId="870" toId="288">
</dataflow>
<dataflow id="1425" from="tmp_10" to="add_ln41_4" fromId="288" toId="289">
</dataflow>
<dataflow id="1426" from="add_ln40_4" to="add_ln41_4" fromId="98" toId="289">
</dataflow>
<dataflow id="1427" from="_ssdm_op_SpecFUCore" to="specfucore_ln43" fromId="879" toId="290">
</dataflow>
<dataflow id="1428" from="add_ln41_4" to="specfucore_ln43" fromId="289" toId="290">
</dataflow>
<dataflow id="1429" from="StgValue_882" to="specfucore_ln43" fromId="882" toId="290">
</dataflow>
<dataflow id="1430" from="StgValue_884" to="specfucore_ln43" fromId="884" toId="290">
</dataflow>
<dataflow id="1431" from="StgValue_886" to="specfucore_ln43" fromId="886" toId="290">
</dataflow>
<dataflow id="1432" from="shl_ln3" to="or_ln44_2" fromId="181" toId="291">
</dataflow>
<dataflow id="1433" from="StgValue_971" to="or_ln44_2" fromId="971" toId="291">
</dataflow>
<dataflow id="1434" from="or_ln44_2" to="zext_ln44_2" fromId="291" toId="292">
</dataflow>
<dataflow id="1435" from="orig" to="orig_addr_15" fromId="752" toId="293">
</dataflow>
<dataflow id="1436" from="StgValue_847" to="orig_addr_15" fromId="847" toId="293">
</dataflow>
<dataflow id="1437" from="zext_ln44_2" to="orig_addr_15" fromId="292" toId="293">
</dataflow>
<dataflow id="1438" from="orig_addr_15" to="orig_load_15" fromId="293" toId="294">
</dataflow>
<dataflow id="1439" from="mul1_1" to="add_ln48_1" fromId="269" toId="295">
</dataflow>
<dataflow id="1440" from="mul0_1" to="add_ln48_1" fromId="246" toId="295">
</dataflow>
<dataflow id="1441" from="shl_ln8" to="or_ln48_1" fromId="262" toId="296">
</dataflow>
<dataflow id="1443" from="StgValue_1442" to="or_ln48_1" fromId="1442" toId="296">
</dataflow>
<dataflow id="1444" from="or_ln48_1" to="zext_ln48_1" fromId="296" toId="297">
</dataflow>
<dataflow id="1445" from="sol" to="sol_addr_1" fromId="757" toId="298">
</dataflow>
<dataflow id="1446" from="StgValue_847" to="sol_addr_1" fromId="847" toId="298">
</dataflow>
<dataflow id="1447" from="zext_ln48_1" to="sol_addr_1" fromId="297" toId="298">
</dataflow>
<dataflow id="1448" from="add_ln48_1" to="store_ln48" fromId="295" toId="299">
</dataflow>
<dataflow id="1449" from="sol_addr_1" to="store_ln48" fromId="298" toId="299">
</dataflow>
<dataflow id="1450" from="C_load_1_read" to="mul1_2" fromId="32" toId="300">
</dataflow>
<dataflow id="1451" from="sum1_2" to="mul1_2" fromId="275" toId="300">
</dataflow>
<dataflow id="1452" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="301">
</dataflow>
<dataflow id="1453" from="mul1_2" to="specfucore_ln12" fromId="300" toId="301">
</dataflow>
<dataflow id="1454" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="301">
</dataflow>
<dataflow id="1455" from="StgValue_1276" to="specfucore_ln12" fromId="1276" toId="301">
</dataflow>
<dataflow id="1456" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="301">
</dataflow>
<dataflow id="1457" from="mul1_2" to="add_ln48_2" fromId="300" toId="302">
</dataflow>
<dataflow id="1458" from="mul0_2" to="add_ln48_2" fromId="277" toId="302">
</dataflow>
<dataflow id="1459" from="orig_addr_14" to="orig_load_14" fromId="285" toId="303">
</dataflow>
<dataflow id="1460" from="orig_load_14" to="trunc_ln43_1" fromId="303" toId="304">
</dataflow>
<dataflow id="1461" from="trunc_ln43_1" to="add_ln42_3" fromId="304" toId="305">
</dataflow>
<dataflow id="1462" from="add_ln41_3" to="add_ln42_3" fromId="281" toId="305">
</dataflow>
<dataflow id="1463" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="306">
</dataflow>
<dataflow id="1464" from="add_ln42_3" to="specfucore_ln44" fromId="305" toId="306">
</dataflow>
<dataflow id="1465" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="306">
</dataflow>
<dataflow id="1466" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="306">
</dataflow>
<dataflow id="1467" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="306">
</dataflow>
<dataflow id="1468" from="sum0_4" to="add_ln43_3" fromId="287" toId="307">
</dataflow>
<dataflow id="1469" from="add_ln42_3" to="add_ln43_3" fromId="305" toId="307">
</dataflow>
<dataflow id="1470" from="_ssdm_op_SpecFUCore" to="specfucore_ln45" fromId="879" toId="308">
</dataflow>
<dataflow id="1471" from="add_ln43_3" to="specfucore_ln45" fromId="307" toId="308">
</dataflow>
<dataflow id="1472" from="StgValue_882" to="specfucore_ln45" fromId="882" toId="308">
</dataflow>
<dataflow id="1473" from="StgValue_884" to="specfucore_ln45" fromId="884" toId="308">
</dataflow>
<dataflow id="1474" from="StgValue_886" to="specfucore_ln45" fromId="886" toId="308">
</dataflow>
<dataflow id="1475" from="add_ln43_3" to="sum1_3" fromId="307" toId="309">
</dataflow>
<dataflow id="1476" from="sum0_2" to="sum1_3" fromId="232" toId="309">
</dataflow>
<dataflow id="1477" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="310">
</dataflow>
<dataflow id="1478" from="sum1_3" to="specfucore_ln12" fromId="309" toId="310">
</dataflow>
<dataflow id="1479" from="StgValue_882" to="specfucore_ln12" fromId="882" toId="310">
</dataflow>
<dataflow id="1480" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="310">
</dataflow>
<dataflow id="1481" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="310">
</dataflow>
<dataflow id="1482" from="C_load_read" to="mul0_3" fromId="33" toId="311">
</dataflow>
<dataflow id="1483" from="sum0_3" to="mul0_3" fromId="272" toId="311">
</dataflow>
<dataflow id="1484" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="312">
</dataflow>
<dataflow id="1485" from="mul0_3" to="specfucore_ln12" fromId="311" toId="312">
</dataflow>
<dataflow id="1486" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="312">
</dataflow>
<dataflow id="1487" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="312">
</dataflow>
<dataflow id="1488" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="312">
</dataflow>
<dataflow id="1489" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_11" fromId="865" toId="313">
</dataflow>
<dataflow id="1490" from="orig_load_14" to="tmp_11" fromId="303" toId="313">
</dataflow>
<dataflow id="1491" from="StgValue_868" to="tmp_11" fromId="868" toId="313">
</dataflow>
<dataflow id="1492" from="StgValue_870" to="tmp_11" fromId="870" toId="313">
</dataflow>
<dataflow id="1493" from="tmp_11" to="add_ln42_4" fromId="313" toId="314">
</dataflow>
<dataflow id="1494" from="add_ln41_4" to="add_ln42_4" fromId="289" toId="314">
</dataflow>
<dataflow id="1495" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="315">
</dataflow>
<dataflow id="1496" from="add_ln42_4" to="specfucore_ln44" fromId="314" toId="315">
</dataflow>
<dataflow id="1497" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="315">
</dataflow>
<dataflow id="1498" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="315">
</dataflow>
<dataflow id="1499" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="315">
</dataflow>
<dataflow id="1500" from="orig_addr_15" to="orig_load_15" fromId="293" toId="316">
</dataflow>
<dataflow id="1501" from="orig_load_15" to="sum0_5" fromId="316" toId="317">
</dataflow>
<dataflow id="1502" from="sum0_5" to="add_ln43_4" fromId="317" toId="318">
</dataflow>
<dataflow id="1503" from="add_ln42_4" to="add_ln43_4" fromId="314" toId="318">
</dataflow>
<dataflow id="1504" from="_ssdm_op_SpecFUCore" to="specfucore_ln45" fromId="879" toId="319">
</dataflow>
<dataflow id="1505" from="add_ln43_4" to="specfucore_ln45" fromId="318" toId="319">
</dataflow>
<dataflow id="1506" from="StgValue_882" to="specfucore_ln45" fromId="882" toId="319">
</dataflow>
<dataflow id="1507" from="StgValue_884" to="specfucore_ln45" fromId="884" toId="319">
</dataflow>
<dataflow id="1508" from="StgValue_886" to="specfucore_ln45" fromId="886" toId="319">
</dataflow>
<dataflow id="1509" from="add_ln43_4" to="sum1_4" fromId="318" toId="320">
</dataflow>
<dataflow id="1510" from="sum0_3" to="sum1_4" fromId="272" toId="320">
</dataflow>
<dataflow id="1511" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="321">
</dataflow>
<dataflow id="1512" from="sum1_4" to="specfucore_ln12" fromId="320" toId="321">
</dataflow>
<dataflow id="1513" from="StgValue_882" to="specfucore_ln12" fromId="882" toId="321">
</dataflow>
<dataflow id="1514" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="321">
</dataflow>
<dataflow id="1515" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="321">
</dataflow>
<dataflow id="1516" from="shl_ln6" to="or_ln42_2" fromId="186" toId="322">
</dataflow>
<dataflow id="1517" from="StgValue_971" to="or_ln42_2" fromId="971" toId="322">
</dataflow>
<dataflow id="1518" from="or_ln42_2" to="zext_ln42_3" fromId="322" toId="323">
</dataflow>
<dataflow id="1519" from="orig" to="orig_addr_18" fromId="752" toId="324">
</dataflow>
<dataflow id="1520" from="StgValue_847" to="orig_addr_18" fromId="847" toId="324">
</dataflow>
<dataflow id="1521" from="zext_ln42_3" to="orig_addr_18" fromId="323" toId="324">
</dataflow>
<dataflow id="1522" from="orig_addr_18" to="orig_load_18" fromId="324" toId="325">
</dataflow>
<dataflow id="1523" from="shl_ln7" to="or_ln43_2" fromId="203" toId="326">
</dataflow>
<dataflow id="1524" from="StgValue_971" to="or_ln43_2" fromId="971" toId="326">
</dataflow>
<dataflow id="1525" from="or_ln43_2" to="zext_ln43_3" fromId="326" toId="327">
</dataflow>
<dataflow id="1526" from="orig" to="orig_addr_19" fromId="752" toId="328">
</dataflow>
<dataflow id="1527" from="StgValue_847" to="orig_addr_19" fromId="847" toId="328">
</dataflow>
<dataflow id="1528" from="zext_ln43_3" to="orig_addr_19" fromId="327" toId="328">
</dataflow>
<dataflow id="1529" from="orig_addr_19" to="orig_load_19" fromId="328" toId="329">
</dataflow>
<dataflow id="1530" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="sum0_6" fromId="865" toId="330">
</dataflow>
<dataflow id="1531" from="orig_load_15" to="sum0_6" fromId="316" toId="330">
</dataflow>
<dataflow id="1532" from="StgValue_868" to="sum0_6" fromId="868" toId="330">
</dataflow>
<dataflow id="1533" from="StgValue_870" to="sum0_6" fromId="870" toId="330">
</dataflow>
<dataflow id="1534" from="shl_ln8" to="or_ln48_2" fromId="262" toId="331">
</dataflow>
<dataflow id="1536" from="StgValue_1535" to="or_ln48_2" fromId="1535" toId="331">
</dataflow>
<dataflow id="1537" from="or_ln48_2" to="zext_ln48_2" fromId="331" toId="332">
</dataflow>
<dataflow id="1538" from="sol" to="sol_addr_2" fromId="757" toId="333">
</dataflow>
<dataflow id="1539" from="StgValue_847" to="sol_addr_2" fromId="847" toId="333">
</dataflow>
<dataflow id="1540" from="zext_ln48_2" to="sol_addr_2" fromId="332" toId="333">
</dataflow>
<dataflow id="1541" from="add_ln48_2" to="store_ln48" fromId="302" toId="334">
</dataflow>
<dataflow id="1542" from="sol_addr_2" to="store_ln48" fromId="333" toId="334">
</dataflow>
<dataflow id="1543" from="C_load_1_read" to="mul1_3" fromId="32" toId="335">
</dataflow>
<dataflow id="1544" from="sum1_3" to="mul1_3" fromId="309" toId="335">
</dataflow>
<dataflow id="1545" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="336">
</dataflow>
<dataflow id="1546" from="mul1_3" to="specfucore_ln12" fromId="335" toId="336">
</dataflow>
<dataflow id="1547" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="336">
</dataflow>
<dataflow id="1548" from="StgValue_1276" to="specfucore_ln12" fromId="1276" toId="336">
</dataflow>
<dataflow id="1549" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="336">
</dataflow>
<dataflow id="1550" from="mul1_3" to="add_ln48_3" fromId="335" toId="337">
</dataflow>
<dataflow id="1551" from="mul0_3" to="add_ln48_3" fromId="311" toId="337">
</dataflow>
<dataflow id="1552" from="C_load_read" to="mul0_4" fromId="33" toId="338">
</dataflow>
<dataflow id="1553" from="sum0_4" to="mul0_4" fromId="287" toId="338">
</dataflow>
<dataflow id="1554" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="339">
</dataflow>
<dataflow id="1555" from="mul0_4" to="specfucore_ln12" fromId="338" toId="339">
</dataflow>
<dataflow id="1556" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="339">
</dataflow>
<dataflow id="1557" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="339">
</dataflow>
<dataflow id="1558" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="339">
</dataflow>
<dataflow id="1559" from="orig_addr_18" to="orig_load_18" fromId="324" toId="340">
</dataflow>
<dataflow id="1560" from="orig_load_18" to="trunc_ln42_2" fromId="340" toId="341">
</dataflow>
<dataflow id="1561" from="trunc_ln42_2" to="add_ln41_5" fromId="341" toId="342">
</dataflow>
<dataflow id="1562" from="add_ln40_5" to="add_ln41_5" fromId="112" toId="342">
</dataflow>
<dataflow id="1563" from="_ssdm_op_SpecFUCore" to="specfucore_ln43" fromId="879" toId="343">
</dataflow>
<dataflow id="1564" from="add_ln41_5" to="specfucore_ln43" fromId="342" toId="343">
</dataflow>
<dataflow id="1565" from="StgValue_882" to="specfucore_ln43" fromId="882" toId="343">
</dataflow>
<dataflow id="1566" from="StgValue_884" to="specfucore_ln43" fromId="884" toId="343">
</dataflow>
<dataflow id="1567" from="StgValue_886" to="specfucore_ln43" fromId="886" toId="343">
</dataflow>
<dataflow id="1568" from="orig_addr_19" to="orig_load_19" fromId="328" toId="344">
</dataflow>
<dataflow id="1569" from="orig_load_19" to="trunc_ln43_2" fromId="344" toId="345">
</dataflow>
<dataflow id="1570" from="trunc_ln43_2" to="add_ln42_5" fromId="345" toId="346">
</dataflow>
<dataflow id="1571" from="add_ln41_5" to="add_ln42_5" fromId="342" toId="346">
</dataflow>
<dataflow id="1572" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="347">
</dataflow>
<dataflow id="1573" from="add_ln42_5" to="specfucore_ln44" fromId="346" toId="347">
</dataflow>
<dataflow id="1574" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="347">
</dataflow>
<dataflow id="1575" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="347">
</dataflow>
<dataflow id="1576" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="347">
</dataflow>
<dataflow id="1577" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_14" fromId="865" toId="348">
</dataflow>
<dataflow id="1578" from="orig_load_18" to="tmp_14" fromId="340" toId="348">
</dataflow>
<dataflow id="1579" from="StgValue_868" to="tmp_14" fromId="868" toId="348">
</dataflow>
<dataflow id="1580" from="StgValue_870" to="tmp_14" fromId="870" toId="348">
</dataflow>
<dataflow id="1581" from="tmp_14" to="add_ln41_6" fromId="348" toId="349">
</dataflow>
<dataflow id="1582" from="add_ln40_6" to="add_ln41_6" fromId="116" toId="349">
</dataflow>
<dataflow id="1583" from="_ssdm_op_SpecFUCore" to="specfucore_ln43" fromId="879" toId="350">
</dataflow>
<dataflow id="1584" from="add_ln41_6" to="specfucore_ln43" fromId="349" toId="350">
</dataflow>
<dataflow id="1585" from="StgValue_882" to="specfucore_ln43" fromId="882" toId="350">
</dataflow>
<dataflow id="1586" from="StgValue_884" to="specfucore_ln43" fromId="884" toId="350">
</dataflow>
<dataflow id="1587" from="StgValue_886" to="specfucore_ln43" fromId="886" toId="350">
</dataflow>
<dataflow id="1588" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_15" fromId="865" toId="351">
</dataflow>
<dataflow id="1589" from="orig_load_19" to="tmp_15" fromId="344" toId="351">
</dataflow>
<dataflow id="1590" from="StgValue_868" to="tmp_15" fromId="868" toId="351">
</dataflow>
<dataflow id="1591" from="StgValue_870" to="tmp_15" fromId="870" toId="351">
</dataflow>
<dataflow id="1592" from="tmp_15" to="add_ln42_6" fromId="351" toId="352">
</dataflow>
<dataflow id="1593" from="add_ln41_6" to="add_ln42_6" fromId="349" toId="352">
</dataflow>
<dataflow id="1594" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="353">
</dataflow>
<dataflow id="1595" from="add_ln42_6" to="specfucore_ln44" fromId="352" toId="353">
</dataflow>
<dataflow id="1596" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="353">
</dataflow>
<dataflow id="1597" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="353">
</dataflow>
<dataflow id="1598" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="353">
</dataflow>
<dataflow id="1599" from="shl_ln3" to="or_ln44_3" fromId="181" toId="354">
</dataflow>
<dataflow id="1600" from="StgValue_1012" to="or_ln44_3" fromId="1012" toId="354">
</dataflow>
<dataflow id="1601" from="or_ln44_3" to="zext_ln44_3" fromId="354" toId="355">
</dataflow>
<dataflow id="1602" from="orig" to="orig_addr_20" fromId="752" toId="356">
</dataflow>
<dataflow id="1603" from="StgValue_847" to="orig_addr_20" fromId="847" toId="356">
</dataflow>
<dataflow id="1604" from="zext_ln44_3" to="orig_addr_20" fromId="355" toId="356">
</dataflow>
<dataflow id="1605" from="orig_addr_20" to="orig_load_20" fromId="356" toId="357">
</dataflow>
<dataflow id="1606" from="shl_ln6" to="or_ln42_3" fromId="186" toId="358">
</dataflow>
<dataflow id="1607" from="StgValue_1012" to="or_ln42_3" fromId="1012" toId="358">
</dataflow>
<dataflow id="1608" from="or_ln42_3" to="zext_ln42_4" fromId="358" toId="359">
</dataflow>
<dataflow id="1609" from="orig" to="orig_addr_23" fromId="752" toId="360">
</dataflow>
<dataflow id="1610" from="StgValue_847" to="orig_addr_23" fromId="847" toId="360">
</dataflow>
<dataflow id="1611" from="zext_ln42_4" to="orig_addr_23" fromId="359" toId="360">
</dataflow>
<dataflow id="1612" from="orig_addr_23" to="orig_load_23" fromId="360" toId="361">
</dataflow>
<dataflow id="1613" from="shl_ln8" to="or_ln48_3" fromId="262" toId="362">
</dataflow>
<dataflow id="1615" from="StgValue_1614" to="or_ln48_3" fromId="1614" toId="362">
</dataflow>
<dataflow id="1616" from="or_ln48_3" to="zext_ln48_3" fromId="362" toId="363">
</dataflow>
<dataflow id="1617" from="sol" to="sol_addr_3" fromId="757" toId="364">
</dataflow>
<dataflow id="1618" from="StgValue_847" to="sol_addr_3" fromId="847" toId="364">
</dataflow>
<dataflow id="1619" from="zext_ln48_3" to="sol_addr_3" fromId="363" toId="364">
</dataflow>
<dataflow id="1620" from="add_ln48_3" to="store_ln48" fromId="337" toId="365">
</dataflow>
<dataflow id="1621" from="sol_addr_3" to="store_ln48" fromId="364" toId="365">
</dataflow>
<dataflow id="1622" from="C_load_1_read" to="mul1_4" fromId="32" toId="366">
</dataflow>
<dataflow id="1623" from="sum1_4" to="mul1_4" fromId="320" toId="366">
</dataflow>
<dataflow id="1624" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="367">
</dataflow>
<dataflow id="1625" from="mul1_4" to="specfucore_ln12" fromId="366" toId="367">
</dataflow>
<dataflow id="1626" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="367">
</dataflow>
<dataflow id="1627" from="StgValue_1276" to="specfucore_ln12" fromId="1276" toId="367">
</dataflow>
<dataflow id="1628" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="367">
</dataflow>
<dataflow id="1629" from="mul1_4" to="add_ln48_4" fromId="366" toId="368">
</dataflow>
<dataflow id="1630" from="mul0_4" to="add_ln48_4" fromId="338" toId="368">
</dataflow>
<dataflow id="1631" from="sum0_6" to="add_ln43_5" fromId="330" toId="369">
</dataflow>
<dataflow id="1632" from="add_ln42_5" to="add_ln43_5" fromId="346" toId="369">
</dataflow>
<dataflow id="1633" from="_ssdm_op_SpecFUCore" to="specfucore_ln45" fromId="879" toId="370">
</dataflow>
<dataflow id="1634" from="add_ln43_5" to="specfucore_ln45" fromId="369" toId="370">
</dataflow>
<dataflow id="1635" from="StgValue_882" to="specfucore_ln45" fromId="882" toId="370">
</dataflow>
<dataflow id="1636" from="StgValue_884" to="specfucore_ln45" fromId="884" toId="370">
</dataflow>
<dataflow id="1637" from="StgValue_886" to="specfucore_ln45" fromId="886" toId="370">
</dataflow>
<dataflow id="1638" from="add_ln43_5" to="sum1_5" fromId="369" toId="371">
</dataflow>
<dataflow id="1639" from="sum0_4" to="sum1_5" fromId="287" toId="371">
</dataflow>
<dataflow id="1640" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="372">
</dataflow>
<dataflow id="1641" from="sum1_5" to="specfucore_ln12" fromId="371" toId="372">
</dataflow>
<dataflow id="1642" from="StgValue_882" to="specfucore_ln12" fromId="882" toId="372">
</dataflow>
<dataflow id="1643" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="372">
</dataflow>
<dataflow id="1644" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="372">
</dataflow>
<dataflow id="1645" from="C_load_read" to="mul0_5" fromId="33" toId="373">
</dataflow>
<dataflow id="1646" from="sum0_5" to="mul0_5" fromId="317" toId="373">
</dataflow>
<dataflow id="1647" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="374">
</dataflow>
<dataflow id="1648" from="mul0_5" to="specfucore_ln12" fromId="373" toId="374">
</dataflow>
<dataflow id="1649" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="374">
</dataflow>
<dataflow id="1650" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="374">
</dataflow>
<dataflow id="1651" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="374">
</dataflow>
<dataflow id="1652" from="orig_addr_20" to="orig_load_20" fromId="356" toId="375">
</dataflow>
<dataflow id="1653" from="orig_load_20" to="sum0_7" fromId="375" toId="376">
</dataflow>
<dataflow id="1654" from="sum0_7" to="add_ln43_6" fromId="376" toId="377">
</dataflow>
<dataflow id="1655" from="add_ln42_6" to="add_ln43_6" fromId="352" toId="377">
</dataflow>
<dataflow id="1656" from="_ssdm_op_SpecFUCore" to="specfucore_ln45" fromId="879" toId="378">
</dataflow>
<dataflow id="1657" from="add_ln43_6" to="specfucore_ln45" fromId="377" toId="378">
</dataflow>
<dataflow id="1658" from="StgValue_882" to="specfucore_ln45" fromId="882" toId="378">
</dataflow>
<dataflow id="1659" from="StgValue_884" to="specfucore_ln45" fromId="884" toId="378">
</dataflow>
<dataflow id="1660" from="StgValue_886" to="specfucore_ln45" fromId="886" toId="378">
</dataflow>
<dataflow id="1661" from="add_ln43_6" to="sum1_6" fromId="377" toId="379">
</dataflow>
<dataflow id="1662" from="sum0_5" to="sum1_6" fromId="317" toId="379">
</dataflow>
<dataflow id="1663" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="380">
</dataflow>
<dataflow id="1664" from="sum1_6" to="specfucore_ln12" fromId="379" toId="380">
</dataflow>
<dataflow id="1665" from="StgValue_882" to="specfucore_ln12" fromId="882" toId="380">
</dataflow>
<dataflow id="1666" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="380">
</dataflow>
<dataflow id="1667" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="380">
</dataflow>
<dataflow id="1668" from="orig_addr_23" to="orig_load_23" fromId="360" toId="381">
</dataflow>
<dataflow id="1669" from="orig_load_23" to="trunc_ln42_3" fromId="381" toId="382">
</dataflow>
<dataflow id="1670" from="trunc_ln42_3" to="add_ln41_7" fromId="382" toId="383">
</dataflow>
<dataflow id="1671" from="add_ln40_7" to="add_ln41_7" fromId="130" toId="383">
</dataflow>
<dataflow id="1672" from="_ssdm_op_SpecFUCore" to="specfucore_ln43" fromId="879" toId="384">
</dataflow>
<dataflow id="1673" from="add_ln41_7" to="specfucore_ln43" fromId="383" toId="384">
</dataflow>
<dataflow id="1674" from="StgValue_882" to="specfucore_ln43" fromId="882" toId="384">
</dataflow>
<dataflow id="1675" from="StgValue_884" to="specfucore_ln43" fromId="884" toId="384">
</dataflow>
<dataflow id="1676" from="StgValue_886" to="specfucore_ln43" fromId="886" toId="384">
</dataflow>
<dataflow id="1677" from="shl_ln7" to="or_ln43_3" fromId="203" toId="385">
</dataflow>
<dataflow id="1678" from="StgValue_1012" to="or_ln43_3" fromId="1012" toId="385">
</dataflow>
<dataflow id="1679" from="or_ln43_3" to="zext_ln43_4" fromId="385" toId="386">
</dataflow>
<dataflow id="1680" from="orig" to="orig_addr_24" fromId="752" toId="387">
</dataflow>
<dataflow id="1681" from="StgValue_847" to="orig_addr_24" fromId="847" toId="387">
</dataflow>
<dataflow id="1682" from="zext_ln43_4" to="orig_addr_24" fromId="386" toId="387">
</dataflow>
<dataflow id="1683" from="orig_addr_24" to="orig_load_24" fromId="387" toId="388">
</dataflow>
<dataflow id="1684" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="sum0_8" fromId="865" toId="389">
</dataflow>
<dataflow id="1685" from="orig_load_20" to="sum0_8" fromId="375" toId="389">
</dataflow>
<dataflow id="1686" from="StgValue_868" to="sum0_8" fromId="868" toId="389">
</dataflow>
<dataflow id="1687" from="StgValue_870" to="sum0_8" fromId="870" toId="389">
</dataflow>
<dataflow id="1688" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_18" fromId="865" toId="390">
</dataflow>
<dataflow id="1689" from="orig_load_23" to="tmp_18" fromId="381" toId="390">
</dataflow>
<dataflow id="1690" from="StgValue_868" to="tmp_18" fromId="868" toId="390">
</dataflow>
<dataflow id="1691" from="StgValue_870" to="tmp_18" fromId="870" toId="390">
</dataflow>
<dataflow id="1692" from="tmp_18" to="add_ln41_8" fromId="390" toId="391">
</dataflow>
<dataflow id="1693" from="add_ln40_8" to="add_ln41_8" fromId="134" toId="391">
</dataflow>
<dataflow id="1694" from="_ssdm_op_SpecFUCore" to="specfucore_ln43" fromId="879" toId="392">
</dataflow>
<dataflow id="1695" from="add_ln41_8" to="specfucore_ln43" fromId="391" toId="392">
</dataflow>
<dataflow id="1696" from="StgValue_882" to="specfucore_ln43" fromId="882" toId="392">
</dataflow>
<dataflow id="1697" from="StgValue_884" to="specfucore_ln43" fromId="884" toId="392">
</dataflow>
<dataflow id="1698" from="StgValue_886" to="specfucore_ln43" fromId="886" toId="392">
</dataflow>
<dataflow id="1699" from="shl_ln3" to="or_ln44_4" fromId="181" toId="393">
</dataflow>
<dataflow id="1700" from="StgValue_1053" to="or_ln44_4" fromId="1053" toId="393">
</dataflow>
<dataflow id="1701" from="or_ln44_4" to="zext_ln44_4" fromId="393" toId="394">
</dataflow>
<dataflow id="1702" from="orig" to="orig_addr_25" fromId="752" toId="395">
</dataflow>
<dataflow id="1703" from="StgValue_847" to="orig_addr_25" fromId="847" toId="395">
</dataflow>
<dataflow id="1704" from="zext_ln44_4" to="orig_addr_25" fromId="394" toId="395">
</dataflow>
<dataflow id="1705" from="orig_addr_25" to="orig_load_25" fromId="395" toId="396">
</dataflow>
<dataflow id="1706" from="shl_ln8" to="or_ln48_4" fromId="262" toId="397">
</dataflow>
<dataflow id="1708" from="StgValue_1707" to="or_ln48_4" fromId="1707" toId="397">
</dataflow>
<dataflow id="1709" from="or_ln48_4" to="zext_ln48_4" fromId="397" toId="398">
</dataflow>
<dataflow id="1710" from="sol" to="sol_addr_4" fromId="757" toId="399">
</dataflow>
<dataflow id="1711" from="StgValue_847" to="sol_addr_4" fromId="847" toId="399">
</dataflow>
<dataflow id="1712" from="zext_ln48_4" to="sol_addr_4" fromId="398" toId="399">
</dataflow>
<dataflow id="1713" from="add_ln48_4" to="store_ln48" fromId="368" toId="400">
</dataflow>
<dataflow id="1714" from="sol_addr_4" to="store_ln48" fromId="399" toId="400">
</dataflow>
<dataflow id="1715" from="C_load_1_read" to="mul1_5" fromId="32" toId="401">
</dataflow>
<dataflow id="1716" from="sum1_5" to="mul1_5" fromId="371" toId="401">
</dataflow>
<dataflow id="1717" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="402">
</dataflow>
<dataflow id="1718" from="mul1_5" to="specfucore_ln12" fromId="401" toId="402">
</dataflow>
<dataflow id="1719" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="402">
</dataflow>
<dataflow id="1720" from="StgValue_1276" to="specfucore_ln12" fromId="1276" toId="402">
</dataflow>
<dataflow id="1721" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="402">
</dataflow>
<dataflow id="1722" from="mul1_5" to="add_ln48_5" fromId="401" toId="403">
</dataflow>
<dataflow id="1723" from="mul0_5" to="add_ln48_5" fromId="373" toId="403">
</dataflow>
<dataflow id="1724" from="C_load_read" to="mul0_6" fromId="33" toId="404">
</dataflow>
<dataflow id="1725" from="sum0_6" to="mul0_6" fromId="330" toId="404">
</dataflow>
<dataflow id="1726" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="405">
</dataflow>
<dataflow id="1727" from="mul0_6" to="specfucore_ln12" fromId="404" toId="405">
</dataflow>
<dataflow id="1728" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="405">
</dataflow>
<dataflow id="1729" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="405">
</dataflow>
<dataflow id="1730" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="405">
</dataflow>
<dataflow id="1731" from="orig_addr_24" to="orig_load_24" fromId="387" toId="406">
</dataflow>
<dataflow id="1732" from="orig_load_24" to="trunc_ln43_3" fromId="406" toId="407">
</dataflow>
<dataflow id="1733" from="trunc_ln43_3" to="add_ln42_7" fromId="407" toId="408">
</dataflow>
<dataflow id="1734" from="add_ln41_7" to="add_ln42_7" fromId="383" toId="408">
</dataflow>
<dataflow id="1735" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="409">
</dataflow>
<dataflow id="1736" from="add_ln42_7" to="specfucore_ln44" fromId="408" toId="409">
</dataflow>
<dataflow id="1737" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="409">
</dataflow>
<dataflow id="1738" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="409">
</dataflow>
<dataflow id="1739" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="409">
</dataflow>
<dataflow id="1740" from="sum0_8" to="add_ln43_7" fromId="389" toId="410">
</dataflow>
<dataflow id="1741" from="add_ln42_7" to="add_ln43_7" fromId="408" toId="410">
</dataflow>
<dataflow id="1742" from="_ssdm_op_SpecFUCore" to="specfucore_ln45" fromId="879" toId="411">
</dataflow>
<dataflow id="1743" from="add_ln43_7" to="specfucore_ln45" fromId="410" toId="411">
</dataflow>
<dataflow id="1744" from="StgValue_882" to="specfucore_ln45" fromId="882" toId="411">
</dataflow>
<dataflow id="1745" from="StgValue_884" to="specfucore_ln45" fromId="884" toId="411">
</dataflow>
<dataflow id="1746" from="StgValue_886" to="specfucore_ln45" fromId="886" toId="411">
</dataflow>
<dataflow id="1747" from="add_ln43_7" to="sum1_7" fromId="410" toId="412">
</dataflow>
<dataflow id="1748" from="sum0_6" to="sum1_7" fromId="330" toId="412">
</dataflow>
<dataflow id="1749" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="413">
</dataflow>
<dataflow id="1750" from="sum1_7" to="specfucore_ln12" fromId="412" toId="413">
</dataflow>
<dataflow id="1751" from="StgValue_882" to="specfucore_ln12" fromId="882" toId="413">
</dataflow>
<dataflow id="1752" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="413">
</dataflow>
<dataflow id="1753" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="413">
</dataflow>
<dataflow id="1754" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_19" fromId="865" toId="414">
</dataflow>
<dataflow id="1755" from="orig_load_24" to="tmp_19" fromId="406" toId="414">
</dataflow>
<dataflow id="1756" from="StgValue_868" to="tmp_19" fromId="868" toId="414">
</dataflow>
<dataflow id="1757" from="StgValue_870" to="tmp_19" fromId="870" toId="414">
</dataflow>
<dataflow id="1758" from="tmp_19" to="add_ln42_8" fromId="414" toId="415">
</dataflow>
<dataflow id="1759" from="add_ln41_8" to="add_ln42_8" fromId="391" toId="415">
</dataflow>
<dataflow id="1760" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="416">
</dataflow>
<dataflow id="1761" from="add_ln42_8" to="specfucore_ln44" fromId="415" toId="416">
</dataflow>
<dataflow id="1762" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="416">
</dataflow>
<dataflow id="1763" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="416">
</dataflow>
<dataflow id="1764" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="416">
</dataflow>
<dataflow id="1765" from="orig_addr_25" to="orig_load_25" fromId="395" toId="417">
</dataflow>
<dataflow id="1766" from="orig_load_25" to="sum0_9" fromId="417" toId="418">
</dataflow>
<dataflow id="1767" from="shl_ln6" to="or_ln42_4" fromId="186" toId="419">
</dataflow>
<dataflow id="1768" from="StgValue_1053" to="or_ln42_4" fromId="1053" toId="419">
</dataflow>
<dataflow id="1769" from="or_ln42_4" to="zext_ln42_5" fromId="419" toId="420">
</dataflow>
<dataflow id="1770" from="orig" to="orig_addr_28" fromId="752" toId="421">
</dataflow>
<dataflow id="1771" from="StgValue_847" to="orig_addr_28" fromId="847" toId="421">
</dataflow>
<dataflow id="1772" from="zext_ln42_5" to="orig_addr_28" fromId="420" toId="421">
</dataflow>
<dataflow id="1773" from="orig_addr_28" to="orig_load_28" fromId="421" toId="422">
</dataflow>
<dataflow id="1774" from="shl_ln7" to="or_ln43_4" fromId="203" toId="423">
</dataflow>
<dataflow id="1775" from="StgValue_1053" to="or_ln43_4" fromId="1053" toId="423">
</dataflow>
<dataflow id="1776" from="or_ln43_4" to="zext_ln43_5" fromId="423" toId="424">
</dataflow>
<dataflow id="1777" from="orig" to="orig_addr_29" fromId="752" toId="425">
</dataflow>
<dataflow id="1778" from="StgValue_847" to="orig_addr_29" fromId="847" toId="425">
</dataflow>
<dataflow id="1779" from="zext_ln43_5" to="orig_addr_29" fromId="424" toId="425">
</dataflow>
<dataflow id="1780" from="orig_addr_29" to="orig_load_29" fromId="425" toId="426">
</dataflow>
<dataflow id="1781" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="sum0_10" fromId="865" toId="427">
</dataflow>
<dataflow id="1782" from="orig_load_25" to="sum0_10" fromId="417" toId="427">
</dataflow>
<dataflow id="1783" from="StgValue_868" to="sum0_10" fromId="868" toId="427">
</dataflow>
<dataflow id="1784" from="StgValue_870" to="sum0_10" fromId="870" toId="427">
</dataflow>
<dataflow id="1785" from="shl_ln8" to="or_ln48_5" fromId="262" toId="428">
</dataflow>
<dataflow id="1787" from="StgValue_1786" to="or_ln48_5" fromId="1786" toId="428">
</dataflow>
<dataflow id="1788" from="or_ln48_5" to="zext_ln48_5" fromId="428" toId="429">
</dataflow>
<dataflow id="1789" from="sol" to="sol_addr_5" fromId="757" toId="430">
</dataflow>
<dataflow id="1790" from="StgValue_847" to="sol_addr_5" fromId="847" toId="430">
</dataflow>
<dataflow id="1791" from="zext_ln48_5" to="sol_addr_5" fromId="429" toId="430">
</dataflow>
<dataflow id="1792" from="add_ln48_5" to="store_ln48" fromId="403" toId="431">
</dataflow>
<dataflow id="1793" from="sol_addr_5" to="store_ln48" fromId="430" toId="431">
</dataflow>
<dataflow id="1794" from="C_load_1_read" to="mul1_6" fromId="32" toId="432">
</dataflow>
<dataflow id="1795" from="sum1_6" to="mul1_6" fromId="379" toId="432">
</dataflow>
<dataflow id="1796" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="433">
</dataflow>
<dataflow id="1797" from="mul1_6" to="specfucore_ln12" fromId="432" toId="433">
</dataflow>
<dataflow id="1798" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="433">
</dataflow>
<dataflow id="1799" from="StgValue_1276" to="specfucore_ln12" fromId="1276" toId="433">
</dataflow>
<dataflow id="1800" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="433">
</dataflow>
<dataflow id="1801" from="mul1_6" to="add_ln48_6" fromId="432" toId="434">
</dataflow>
<dataflow id="1802" from="mul0_6" to="add_ln48_6" fromId="404" toId="434">
</dataflow>
<dataflow id="1803" from="C_load_read" to="mul0_7" fromId="33" toId="435">
</dataflow>
<dataflow id="1804" from="sum0_7" to="mul0_7" fromId="376" toId="435">
</dataflow>
<dataflow id="1805" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="436">
</dataflow>
<dataflow id="1806" from="mul0_7" to="specfucore_ln12" fromId="435" toId="436">
</dataflow>
<dataflow id="1807" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="436">
</dataflow>
<dataflow id="1808" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="436">
</dataflow>
<dataflow id="1809" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="436">
</dataflow>
<dataflow id="1810" from="sum0_9" to="add_ln43_8" fromId="418" toId="437">
</dataflow>
<dataflow id="1811" from="add_ln42_8" to="add_ln43_8" fromId="415" toId="437">
</dataflow>
<dataflow id="1812" from="_ssdm_op_SpecFUCore" to="specfucore_ln45" fromId="879" toId="438">
</dataflow>
<dataflow id="1813" from="add_ln43_8" to="specfucore_ln45" fromId="437" toId="438">
</dataflow>
<dataflow id="1814" from="StgValue_882" to="specfucore_ln45" fromId="882" toId="438">
</dataflow>
<dataflow id="1815" from="StgValue_884" to="specfucore_ln45" fromId="884" toId="438">
</dataflow>
<dataflow id="1816" from="StgValue_886" to="specfucore_ln45" fromId="886" toId="438">
</dataflow>
<dataflow id="1817" from="add_ln43_8" to="sum1_8" fromId="437" toId="439">
</dataflow>
<dataflow id="1818" from="sum0_7" to="sum1_8" fromId="376" toId="439">
</dataflow>
<dataflow id="1819" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="440">
</dataflow>
<dataflow id="1820" from="sum1_8" to="specfucore_ln12" fromId="439" toId="440">
</dataflow>
<dataflow id="1821" from="StgValue_882" to="specfucore_ln12" fromId="882" toId="440">
</dataflow>
<dataflow id="1822" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="440">
</dataflow>
<dataflow id="1823" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="440">
</dataflow>
<dataflow id="1824" from="orig_addr_28" to="orig_load_28" fromId="421" toId="441">
</dataflow>
<dataflow id="1825" from="orig_load_28" to="trunc_ln42_4" fromId="441" toId="442">
</dataflow>
<dataflow id="1826" from="trunc_ln42_4" to="add_ln41_9" fromId="442" toId="443">
</dataflow>
<dataflow id="1827" from="add_ln40_9" to="add_ln41_9" fromId="148" toId="443">
</dataflow>
<dataflow id="1828" from="_ssdm_op_SpecFUCore" to="specfucore_ln43" fromId="879" toId="444">
</dataflow>
<dataflow id="1829" from="add_ln41_9" to="specfucore_ln43" fromId="443" toId="444">
</dataflow>
<dataflow id="1830" from="StgValue_882" to="specfucore_ln43" fromId="882" toId="444">
</dataflow>
<dataflow id="1831" from="StgValue_884" to="specfucore_ln43" fromId="884" toId="444">
</dataflow>
<dataflow id="1832" from="StgValue_886" to="specfucore_ln43" fromId="886" toId="444">
</dataflow>
<dataflow id="1833" from="orig_addr_29" to="orig_load_29" fromId="425" toId="445">
</dataflow>
<dataflow id="1834" from="orig_load_29" to="trunc_ln43_4" fromId="445" toId="446">
</dataflow>
<dataflow id="1835" from="trunc_ln43_4" to="add_ln42_9" fromId="446" toId="447">
</dataflow>
<dataflow id="1836" from="add_ln41_9" to="add_ln42_9" fromId="443" toId="447">
</dataflow>
<dataflow id="1837" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="448">
</dataflow>
<dataflow id="1838" from="add_ln42_9" to="specfucore_ln44" fromId="447" toId="448">
</dataflow>
<dataflow id="1839" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="448">
</dataflow>
<dataflow id="1840" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="448">
</dataflow>
<dataflow id="1841" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="448">
</dataflow>
<dataflow id="1842" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_22" fromId="865" toId="449">
</dataflow>
<dataflow id="1843" from="orig_load_28" to="tmp_22" fromId="441" toId="449">
</dataflow>
<dataflow id="1844" from="StgValue_868" to="tmp_22" fromId="868" toId="449">
</dataflow>
<dataflow id="1845" from="StgValue_870" to="tmp_22" fromId="870" toId="449">
</dataflow>
<dataflow id="1846" from="tmp_22" to="add_ln41_10" fromId="449" toId="450">
</dataflow>
<dataflow id="1847" from="add_ln40_10" to="add_ln41_10" fromId="152" toId="450">
</dataflow>
<dataflow id="1848" from="_ssdm_op_SpecFUCore" to="specfucore_ln43" fromId="879" toId="451">
</dataflow>
<dataflow id="1849" from="add_ln41_10" to="specfucore_ln43" fromId="450" toId="451">
</dataflow>
<dataflow id="1850" from="StgValue_882" to="specfucore_ln43" fromId="882" toId="451">
</dataflow>
<dataflow id="1851" from="StgValue_884" to="specfucore_ln43" fromId="884" toId="451">
</dataflow>
<dataflow id="1852" from="StgValue_886" to="specfucore_ln43" fromId="886" toId="451">
</dataflow>
<dataflow id="1853" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_23" fromId="865" toId="452">
</dataflow>
<dataflow id="1854" from="orig_load_29" to="tmp_23" fromId="445" toId="452">
</dataflow>
<dataflow id="1855" from="StgValue_868" to="tmp_23" fromId="868" toId="452">
</dataflow>
<dataflow id="1856" from="StgValue_870" to="tmp_23" fromId="870" toId="452">
</dataflow>
<dataflow id="1857" from="tmp_23" to="add_ln42_10" fromId="452" toId="453">
</dataflow>
<dataflow id="1858" from="add_ln41_10" to="add_ln42_10" fromId="450" toId="453">
</dataflow>
<dataflow id="1859" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="454">
</dataflow>
<dataflow id="1860" from="add_ln42_10" to="specfucore_ln44" fromId="453" toId="454">
</dataflow>
<dataflow id="1861" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="454">
</dataflow>
<dataflow id="1862" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="454">
</dataflow>
<dataflow id="1863" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="454">
</dataflow>
<dataflow id="1864" from="shl_ln3" to="or_ln44_5" fromId="181" toId="455">
</dataflow>
<dataflow id="1865" from="StgValue_1094" to="or_ln44_5" fromId="1094" toId="455">
</dataflow>
<dataflow id="1866" from="or_ln44_5" to="zext_ln44_5" fromId="455" toId="456">
</dataflow>
<dataflow id="1867" from="orig" to="orig_addr_30" fromId="752" toId="457">
</dataflow>
<dataflow id="1868" from="StgValue_847" to="orig_addr_30" fromId="847" toId="457">
</dataflow>
<dataflow id="1869" from="zext_ln44_5" to="orig_addr_30" fromId="456" toId="457">
</dataflow>
<dataflow id="1870" from="orig_addr_30" to="orig_load_30" fromId="457" toId="458">
</dataflow>
<dataflow id="1871" from="shl_ln6" to="or_ln42_5" fromId="186" toId="459">
</dataflow>
<dataflow id="1872" from="StgValue_1094" to="or_ln42_5" fromId="1094" toId="459">
</dataflow>
<dataflow id="1873" from="or_ln42_5" to="zext_ln42_6" fromId="459" toId="460">
</dataflow>
<dataflow id="1874" from="orig" to="orig_addr_33" fromId="752" toId="461">
</dataflow>
<dataflow id="1875" from="StgValue_847" to="orig_addr_33" fromId="847" toId="461">
</dataflow>
<dataflow id="1876" from="zext_ln42_6" to="orig_addr_33" fromId="460" toId="461">
</dataflow>
<dataflow id="1877" from="orig_addr_33" to="orig_load_33" fromId="461" toId="462">
</dataflow>
<dataflow id="1878" from="shl_ln8" to="or_ln48_6" fromId="262" toId="463">
</dataflow>
<dataflow id="1880" from="StgValue_1879" to="or_ln48_6" fromId="1879" toId="463">
</dataflow>
<dataflow id="1881" from="or_ln48_6" to="zext_ln48_6" fromId="463" toId="464">
</dataflow>
<dataflow id="1882" from="sol" to="sol_addr_6" fromId="757" toId="465">
</dataflow>
<dataflow id="1883" from="StgValue_847" to="sol_addr_6" fromId="847" toId="465">
</dataflow>
<dataflow id="1884" from="zext_ln48_6" to="sol_addr_6" fromId="464" toId="465">
</dataflow>
<dataflow id="1885" from="add_ln48_6" to="store_ln48" fromId="434" toId="466">
</dataflow>
<dataflow id="1886" from="sol_addr_6" to="store_ln48" fromId="465" toId="466">
</dataflow>
<dataflow id="1887" from="C_load_1_read" to="mul1_7" fromId="32" toId="467">
</dataflow>
<dataflow id="1888" from="sum1_7" to="mul1_7" fromId="412" toId="467">
</dataflow>
<dataflow id="1889" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="468">
</dataflow>
<dataflow id="1890" from="mul1_7" to="specfucore_ln12" fromId="467" toId="468">
</dataflow>
<dataflow id="1891" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="468">
</dataflow>
<dataflow id="1892" from="StgValue_1276" to="specfucore_ln12" fromId="1276" toId="468">
</dataflow>
<dataflow id="1893" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="468">
</dataflow>
<dataflow id="1894" from="mul1_7" to="add_ln48_7" fromId="467" toId="469">
</dataflow>
<dataflow id="1895" from="mul0_7" to="add_ln48_7" fromId="435" toId="469">
</dataflow>
<dataflow id="1896" from="C_load_read" to="mul0_8" fromId="33" toId="470">
</dataflow>
<dataflow id="1897" from="sum0_8" to="mul0_8" fromId="389" toId="470">
</dataflow>
<dataflow id="1898" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="471">
</dataflow>
<dataflow id="1899" from="mul0_8" to="specfucore_ln12" fromId="470" toId="471">
</dataflow>
<dataflow id="1900" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="471">
</dataflow>
<dataflow id="1901" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="471">
</dataflow>
<dataflow id="1902" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="471">
</dataflow>
<dataflow id="1903" from="sum0_10" to="add_ln43_9" fromId="427" toId="472">
</dataflow>
<dataflow id="1904" from="add_ln42_9" to="add_ln43_9" fromId="447" toId="472">
</dataflow>
<dataflow id="1905" from="_ssdm_op_SpecFUCore" to="specfucore_ln45" fromId="879" toId="473">
</dataflow>
<dataflow id="1906" from="add_ln43_9" to="specfucore_ln45" fromId="472" toId="473">
</dataflow>
<dataflow id="1907" from="StgValue_882" to="specfucore_ln45" fromId="882" toId="473">
</dataflow>
<dataflow id="1908" from="StgValue_884" to="specfucore_ln45" fromId="884" toId="473">
</dataflow>
<dataflow id="1909" from="StgValue_886" to="specfucore_ln45" fromId="886" toId="473">
</dataflow>
<dataflow id="1910" from="add_ln43_9" to="sum1_9" fromId="472" toId="474">
</dataflow>
<dataflow id="1911" from="sum0_8" to="sum1_9" fromId="389" toId="474">
</dataflow>
<dataflow id="1912" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="475">
</dataflow>
<dataflow id="1913" from="sum1_9" to="specfucore_ln12" fromId="474" toId="475">
</dataflow>
<dataflow id="1914" from="StgValue_882" to="specfucore_ln12" fromId="882" toId="475">
</dataflow>
<dataflow id="1915" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="475">
</dataflow>
<dataflow id="1916" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="475">
</dataflow>
<dataflow id="1917" from="orig_addr_30" to="orig_load_30" fromId="457" toId="476">
</dataflow>
<dataflow id="1918" from="orig_load_30" to="sum0_11" fromId="476" toId="477">
</dataflow>
<dataflow id="1919" from="sum0_11" to="add_ln43_10" fromId="477" toId="478">
</dataflow>
<dataflow id="1920" from="add_ln42_10" to="add_ln43_10" fromId="453" toId="478">
</dataflow>
<dataflow id="1921" from="_ssdm_op_SpecFUCore" to="specfucore_ln45" fromId="879" toId="479">
</dataflow>
<dataflow id="1922" from="add_ln43_10" to="specfucore_ln45" fromId="478" toId="479">
</dataflow>
<dataflow id="1923" from="StgValue_882" to="specfucore_ln45" fromId="882" toId="479">
</dataflow>
<dataflow id="1924" from="StgValue_884" to="specfucore_ln45" fromId="884" toId="479">
</dataflow>
<dataflow id="1925" from="StgValue_886" to="specfucore_ln45" fromId="886" toId="479">
</dataflow>
<dataflow id="1926" from="orig_addr_33" to="orig_load_33" fromId="461" toId="480">
</dataflow>
<dataflow id="1927" from="orig_load_33" to="trunc_ln42_5" fromId="480" toId="481">
</dataflow>
<dataflow id="1928" from="trunc_ln42_5" to="add_ln41_11" fromId="481" toId="482">
</dataflow>
<dataflow id="1929" from="add_ln40_11" to="add_ln41_11" fromId="166" toId="482">
</dataflow>
<dataflow id="1930" from="_ssdm_op_SpecFUCore" to="specfucore_ln43" fromId="879" toId="483">
</dataflow>
<dataflow id="1931" from="add_ln41_11" to="specfucore_ln43" fromId="482" toId="483">
</dataflow>
<dataflow id="1932" from="StgValue_882" to="specfucore_ln43" fromId="882" toId="483">
</dataflow>
<dataflow id="1933" from="StgValue_884" to="specfucore_ln43" fromId="884" toId="483">
</dataflow>
<dataflow id="1934" from="StgValue_886" to="specfucore_ln43" fromId="886" toId="483">
</dataflow>
<dataflow id="1935" from="shl_ln7" to="or_ln43_5" fromId="203" toId="484">
</dataflow>
<dataflow id="1936" from="StgValue_1094" to="or_ln43_5" fromId="1094" toId="484">
</dataflow>
<dataflow id="1937" from="or_ln43_5" to="zext_ln43_6" fromId="484" toId="485">
</dataflow>
<dataflow id="1938" from="orig" to="orig_addr_34" fromId="752" toId="486">
</dataflow>
<dataflow id="1939" from="StgValue_847" to="orig_addr_34" fromId="847" toId="486">
</dataflow>
<dataflow id="1940" from="zext_ln43_6" to="orig_addr_34" fromId="485" toId="486">
</dataflow>
<dataflow id="1941" from="orig_addr_34" to="orig_load_34" fromId="486" toId="487">
</dataflow>
<dataflow id="1942" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="sum0_12" fromId="865" toId="488">
</dataflow>
<dataflow id="1943" from="orig_load_30" to="sum0_12" fromId="476" toId="488">
</dataflow>
<dataflow id="1944" from="StgValue_868" to="sum0_12" fromId="868" toId="488">
</dataflow>
<dataflow id="1945" from="StgValue_870" to="sum0_12" fromId="870" toId="488">
</dataflow>
<dataflow id="1946" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_26" fromId="865" toId="489">
</dataflow>
<dataflow id="1947" from="orig_load_33" to="tmp_26" fromId="480" toId="489">
</dataflow>
<dataflow id="1948" from="StgValue_868" to="tmp_26" fromId="868" toId="489">
</dataflow>
<dataflow id="1949" from="StgValue_870" to="tmp_26" fromId="870" toId="489">
</dataflow>
<dataflow id="1950" from="tmp_26" to="add_ln41_12" fromId="489" toId="490">
</dataflow>
<dataflow id="1951" from="add_ln40_12" to="add_ln41_12" fromId="170" toId="490">
</dataflow>
<dataflow id="1952" from="_ssdm_op_SpecFUCore" to="specfucore_ln43" fromId="879" toId="491">
</dataflow>
<dataflow id="1953" from="add_ln41_12" to="specfucore_ln43" fromId="490" toId="491">
</dataflow>
<dataflow id="1954" from="StgValue_882" to="specfucore_ln43" fromId="882" toId="491">
</dataflow>
<dataflow id="1955" from="StgValue_884" to="specfucore_ln43" fromId="884" toId="491">
</dataflow>
<dataflow id="1956" from="StgValue_886" to="specfucore_ln43" fromId="886" toId="491">
</dataflow>
<dataflow id="1957" from="shl_ln3" to="or_ln44_6" fromId="181" toId="492">
</dataflow>
<dataflow id="1958" from="StgValue_1135" to="or_ln44_6" fromId="1135" toId="492">
</dataflow>
<dataflow id="1959" from="or_ln44_6" to="zext_ln44_6" fromId="492" toId="493">
</dataflow>
<dataflow id="1960" from="orig" to="orig_addr_35" fromId="752" toId="494">
</dataflow>
<dataflow id="1961" from="StgValue_847" to="orig_addr_35" fromId="847" toId="494">
</dataflow>
<dataflow id="1962" from="zext_ln44_6" to="orig_addr_35" fromId="493" toId="494">
</dataflow>
<dataflow id="1963" from="orig_addr_35" to="orig_load_35" fromId="494" toId="495">
</dataflow>
<dataflow id="1964" from="shl_ln8" to="or_ln48_7" fromId="262" toId="496">
</dataflow>
<dataflow id="1966" from="StgValue_1965" to="or_ln48_7" fromId="1965" toId="496">
</dataflow>
<dataflow id="1967" from="or_ln48_7" to="zext_ln48_7" fromId="496" toId="497">
</dataflow>
<dataflow id="1968" from="sol" to="sol_addr_7" fromId="757" toId="498">
</dataflow>
<dataflow id="1969" from="StgValue_847" to="sol_addr_7" fromId="847" toId="498">
</dataflow>
<dataflow id="1970" from="zext_ln48_7" to="sol_addr_7" fromId="497" toId="498">
</dataflow>
<dataflow id="1971" from="add_ln48_7" to="store_ln48" fromId="469" toId="499">
</dataflow>
<dataflow id="1972" from="sol_addr_7" to="store_ln48" fromId="498" toId="499">
</dataflow>
<dataflow id="1973" from="C_load_1_read" to="mul1_8" fromId="32" toId="500">
</dataflow>
<dataflow id="1974" from="sum1_8" to="mul1_8" fromId="439" toId="500">
</dataflow>
<dataflow id="1975" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="501">
</dataflow>
<dataflow id="1976" from="mul1_8" to="specfucore_ln12" fromId="500" toId="501">
</dataflow>
<dataflow id="1977" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="501">
</dataflow>
<dataflow id="1978" from="StgValue_1276" to="specfucore_ln12" fromId="1276" toId="501">
</dataflow>
<dataflow id="1979" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="501">
</dataflow>
<dataflow id="1980" from="mul1_8" to="add_ln48_8" fromId="500" toId="502">
</dataflow>
<dataflow id="1981" from="mul0_8" to="add_ln48_8" fromId="470" toId="502">
</dataflow>
<dataflow id="1982" from="C_load_read" to="mul0_9" fromId="33" toId="503">
</dataflow>
<dataflow id="1983" from="sum0_9" to="mul0_9" fromId="418" toId="503">
</dataflow>
<dataflow id="1984" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="504">
</dataflow>
<dataflow id="1985" from="mul0_9" to="specfucore_ln12" fromId="503" toId="504">
</dataflow>
<dataflow id="1986" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="504">
</dataflow>
<dataflow id="1987" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="504">
</dataflow>
<dataflow id="1988" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="504">
</dataflow>
<dataflow id="1989" from="add_ln43_10" to="sum1_10" fromId="478" toId="505">
</dataflow>
<dataflow id="1990" from="sum0_9" to="sum1_10" fromId="418" toId="505">
</dataflow>
<dataflow id="1991" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="506">
</dataflow>
<dataflow id="1992" from="sum1_10" to="specfucore_ln12" fromId="505" toId="506">
</dataflow>
<dataflow id="1993" from="StgValue_882" to="specfucore_ln12" fromId="882" toId="506">
</dataflow>
<dataflow id="1994" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="506">
</dataflow>
<dataflow id="1995" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="506">
</dataflow>
<dataflow id="1996" from="orig_addr_34" to="orig_load_34" fromId="486" toId="507">
</dataflow>
<dataflow id="1997" from="orig_load_34" to="trunc_ln43_5" fromId="507" toId="508">
</dataflow>
<dataflow id="1998" from="trunc_ln43_5" to="add_ln42_11" fromId="508" toId="509">
</dataflow>
<dataflow id="1999" from="add_ln41_11" to="add_ln42_11" fromId="482" toId="509">
</dataflow>
<dataflow id="2000" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="510">
</dataflow>
<dataflow id="2001" from="add_ln42_11" to="specfucore_ln44" fromId="509" toId="510">
</dataflow>
<dataflow id="2002" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="510">
</dataflow>
<dataflow id="2003" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="510">
</dataflow>
<dataflow id="2004" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="510">
</dataflow>
<dataflow id="2005" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_27" fromId="865" toId="511">
</dataflow>
<dataflow id="2006" from="orig_load_34" to="tmp_27" fromId="507" toId="511">
</dataflow>
<dataflow id="2007" from="StgValue_868" to="tmp_27" fromId="868" toId="511">
</dataflow>
<dataflow id="2008" from="StgValue_870" to="tmp_27" fromId="870" toId="511">
</dataflow>
<dataflow id="2009" from="tmp_27" to="add_ln42_12" fromId="511" toId="512">
</dataflow>
<dataflow id="2010" from="add_ln41_12" to="add_ln42_12" fromId="490" toId="512">
</dataflow>
<dataflow id="2011" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="513">
</dataflow>
<dataflow id="2012" from="add_ln42_12" to="specfucore_ln44" fromId="512" toId="513">
</dataflow>
<dataflow id="2013" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="513">
</dataflow>
<dataflow id="2014" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="513">
</dataflow>
<dataflow id="2015" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="513">
</dataflow>
<dataflow id="2016" from="orig_addr_35" to="orig_load_35" fromId="494" toId="514">
</dataflow>
<dataflow id="2017" from="orig_load_35" to="sum0_13" fromId="514" toId="515">
</dataflow>
<dataflow id="2018" from="shl_ln6" to="or_ln42_6" fromId="186" toId="516">
</dataflow>
<dataflow id="2019" from="StgValue_1135" to="or_ln42_6" fromId="1135" toId="516">
</dataflow>
<dataflow id="2020" from="or_ln42_6" to="zext_ln42_7" fromId="516" toId="517">
</dataflow>
<dataflow id="2021" from="orig" to="orig_addr_38" fromId="752" toId="518">
</dataflow>
<dataflow id="2022" from="StgValue_847" to="orig_addr_38" fromId="847" toId="518">
</dataflow>
<dataflow id="2023" from="zext_ln42_7" to="orig_addr_38" fromId="517" toId="518">
</dataflow>
<dataflow id="2024" from="orig_addr_38" to="orig_load_38" fromId="518" toId="519">
</dataflow>
<dataflow id="2025" from="shl_ln7" to="or_ln43_6" fromId="203" toId="520">
</dataflow>
<dataflow id="2026" from="StgValue_1135" to="or_ln43_6" fromId="1135" toId="520">
</dataflow>
<dataflow id="2027" from="or_ln43_6" to="zext_ln43_7" fromId="520" toId="521">
</dataflow>
<dataflow id="2028" from="orig" to="orig_addr_39" fromId="752" toId="522">
</dataflow>
<dataflow id="2029" from="StgValue_847" to="orig_addr_39" fromId="847" toId="522">
</dataflow>
<dataflow id="2030" from="zext_ln43_7" to="orig_addr_39" fromId="521" toId="522">
</dataflow>
<dataflow id="2031" from="orig_addr_39" to="orig_load_39" fromId="522" toId="523">
</dataflow>
<dataflow id="2032" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_28" fromId="865" toId="524">
</dataflow>
<dataflow id="2033" from="orig_load_35" to="tmp_28" fromId="514" toId="524">
</dataflow>
<dataflow id="2034" from="StgValue_868" to="tmp_28" fromId="868" toId="524">
</dataflow>
<dataflow id="2035" from="StgValue_870" to="tmp_28" fromId="870" toId="524">
</dataflow>
<dataflow id="2036" from="shl_ln8" to="or_ln48_8" fromId="262" toId="525">
</dataflow>
<dataflow id="2038" from="StgValue_2037" to="or_ln48_8" fromId="2037" toId="525">
</dataflow>
<dataflow id="2039" from="or_ln48_8" to="zext_ln48_8" fromId="525" toId="526">
</dataflow>
<dataflow id="2040" from="sol" to="sol_addr_8" fromId="757" toId="527">
</dataflow>
<dataflow id="2041" from="StgValue_847" to="sol_addr_8" fromId="847" toId="527">
</dataflow>
<dataflow id="2042" from="zext_ln48_8" to="sol_addr_8" fromId="526" toId="527">
</dataflow>
<dataflow id="2043" from="add_ln48_8" to="store_ln48" fromId="502" toId="528">
</dataflow>
<dataflow id="2044" from="sol_addr_8" to="store_ln48" fromId="527" toId="528">
</dataflow>
<dataflow id="2045" from="C_load_1_read" to="mul1_9" fromId="32" toId="529">
</dataflow>
<dataflow id="2046" from="sum1_9" to="mul1_9" fromId="474" toId="529">
</dataflow>
<dataflow id="2047" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="530">
</dataflow>
<dataflow id="2048" from="mul1_9" to="specfucore_ln12" fromId="529" toId="530">
</dataflow>
<dataflow id="2049" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="530">
</dataflow>
<dataflow id="2050" from="StgValue_1276" to="specfucore_ln12" fromId="1276" toId="530">
</dataflow>
<dataflow id="2051" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="530">
</dataflow>
<dataflow id="2052" from="mul1_9" to="add_ln48_9" fromId="529" toId="531">
</dataflow>
<dataflow id="2053" from="mul0_9" to="add_ln48_9" fromId="503" toId="531">
</dataflow>
<dataflow id="2054" from="C_load_read" to="mul0_10" fromId="33" toId="532">
</dataflow>
<dataflow id="2055" from="sum0_10" to="mul0_10" fromId="427" toId="532">
</dataflow>
<dataflow id="2056" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="533">
</dataflow>
<dataflow id="2057" from="mul0_10" to="specfucore_ln12" fromId="532" toId="533">
</dataflow>
<dataflow id="2058" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="533">
</dataflow>
<dataflow id="2059" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="533">
</dataflow>
<dataflow id="2060" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="533">
</dataflow>
<dataflow id="2061" from="sum0_12" to="add_ln43_11" fromId="488" toId="534">
</dataflow>
<dataflow id="2062" from="add_ln42_11" to="add_ln43_11" fromId="509" toId="534">
</dataflow>
<dataflow id="2063" from="_ssdm_op_SpecFUCore" to="specfucore_ln45" fromId="879" toId="535">
</dataflow>
<dataflow id="2064" from="add_ln43_11" to="specfucore_ln45" fromId="534" toId="535">
</dataflow>
<dataflow id="2065" from="StgValue_882" to="specfucore_ln45" fromId="882" toId="535">
</dataflow>
<dataflow id="2066" from="StgValue_884" to="specfucore_ln45" fromId="884" toId="535">
</dataflow>
<dataflow id="2067" from="StgValue_886" to="specfucore_ln45" fromId="886" toId="535">
</dataflow>
<dataflow id="2068" from="add_ln43_11" to="sum1_11" fromId="534" toId="536">
</dataflow>
<dataflow id="2069" from="sum0_10" to="sum1_11" fromId="427" toId="536">
</dataflow>
<dataflow id="2070" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="537">
</dataflow>
<dataflow id="2071" from="sum1_11" to="specfucore_ln12" fromId="536" toId="537">
</dataflow>
<dataflow id="2072" from="StgValue_882" to="specfucore_ln12" fromId="882" toId="537">
</dataflow>
<dataflow id="2073" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="537">
</dataflow>
<dataflow id="2074" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="537">
</dataflow>
<dataflow id="2075" from="orig_addr_38" to="orig_load_38" fromId="518" toId="538">
</dataflow>
<dataflow id="2076" from="orig_load_38" to="trunc_ln42_6" fromId="538" toId="539">
</dataflow>
<dataflow id="2077" from="trunc_ln42_6" to="add_ln41_13" fromId="539" toId="540">
</dataflow>
<dataflow id="2078" from="add_ln40_13" to="add_ln41_13" fromId="194" toId="540">
</dataflow>
<dataflow id="2079" from="_ssdm_op_SpecFUCore" to="specfucore_ln43" fromId="879" toId="541">
</dataflow>
<dataflow id="2080" from="add_ln41_13" to="specfucore_ln43" fromId="540" toId="541">
</dataflow>
<dataflow id="2081" from="StgValue_882" to="specfucore_ln43" fromId="882" toId="541">
</dataflow>
<dataflow id="2082" from="StgValue_884" to="specfucore_ln43" fromId="884" toId="541">
</dataflow>
<dataflow id="2083" from="StgValue_886" to="specfucore_ln43" fromId="886" toId="541">
</dataflow>
<dataflow id="2084" from="orig_addr_39" to="orig_load_39" fromId="522" toId="542">
</dataflow>
<dataflow id="2085" from="orig_load_39" to="trunc_ln43_6" fromId="542" toId="543">
</dataflow>
<dataflow id="2086" from="trunc_ln43_6" to="add_ln42_13" fromId="543" toId="544">
</dataflow>
<dataflow id="2087" from="add_ln41_13" to="add_ln42_13" fromId="540" toId="544">
</dataflow>
<dataflow id="2088" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="545">
</dataflow>
<dataflow id="2089" from="add_ln42_13" to="specfucore_ln44" fromId="544" toId="545">
</dataflow>
<dataflow id="2090" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="545">
</dataflow>
<dataflow id="2091" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="545">
</dataflow>
<dataflow id="2092" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="545">
</dataflow>
<dataflow id="2093" from="tmp_28" to="add_ln43_13" fromId="524" toId="546">
</dataflow>
<dataflow id="2094" from="add_ln42_13" to="add_ln43_13" fromId="544" toId="546">
</dataflow>
<dataflow id="2095" from="_ssdm_op_SpecFUCore" to="specfucore_ln45" fromId="879" toId="547">
</dataflow>
<dataflow id="2096" from="add_ln43_13" to="specfucore_ln45" fromId="546" toId="547">
</dataflow>
<dataflow id="2097" from="StgValue_882" to="specfucore_ln45" fromId="882" toId="547">
</dataflow>
<dataflow id="2098" from="StgValue_884" to="specfucore_ln45" fromId="884" toId="547">
</dataflow>
<dataflow id="2099" from="StgValue_886" to="specfucore_ln45" fromId="886" toId="547">
</dataflow>
<dataflow id="2100" from="shl_ln8" to="or_ln48_9" fromId="262" toId="548">
</dataflow>
<dataflow id="2102" from="StgValue_2101" to="or_ln48_9" fromId="2101" toId="548">
</dataflow>
<dataflow id="2103" from="or_ln48_9" to="zext_ln48_9" fromId="548" toId="549">
</dataflow>
<dataflow id="2104" from="sol" to="sol_addr_9" fromId="757" toId="550">
</dataflow>
<dataflow id="2105" from="StgValue_847" to="sol_addr_9" fromId="847" toId="550">
</dataflow>
<dataflow id="2106" from="zext_ln48_9" to="sol_addr_9" fromId="549" toId="550">
</dataflow>
<dataflow id="2107" from="add_ln48_9" to="store_ln48" fromId="531" toId="551">
</dataflow>
<dataflow id="2108" from="sol_addr_9" to="store_ln48" fromId="550" toId="551">
</dataflow>
<dataflow id="2109" from="C_load_1_read" to="mul1_10" fromId="32" toId="552">
</dataflow>
<dataflow id="2110" from="sum1_10" to="mul1_10" fromId="505" toId="552">
</dataflow>
<dataflow id="2111" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="553">
</dataflow>
<dataflow id="2112" from="mul1_10" to="specfucore_ln12" fromId="552" toId="553">
</dataflow>
<dataflow id="2113" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="553">
</dataflow>
<dataflow id="2114" from="StgValue_1276" to="specfucore_ln12" fromId="1276" toId="553">
</dataflow>
<dataflow id="2115" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="553">
</dataflow>
<dataflow id="2116" from="mul1_10" to="add_ln48_10" fromId="552" toId="554">
</dataflow>
<dataflow id="2117" from="mul0_10" to="add_ln48_10" fromId="532" toId="554">
</dataflow>
<dataflow id="2118" from="C_load_read" to="mul0_11" fromId="33" toId="555">
</dataflow>
<dataflow id="2119" from="sum0_11" to="mul0_11" fromId="477" toId="555">
</dataflow>
<dataflow id="2120" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="556">
</dataflow>
<dataflow id="2121" from="mul0_11" to="specfucore_ln12" fromId="555" toId="556">
</dataflow>
<dataflow id="2122" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="556">
</dataflow>
<dataflow id="2123" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="556">
</dataflow>
<dataflow id="2124" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="556">
</dataflow>
<dataflow id="2125" from="sum0_13" to="add_ln43_12" fromId="515" toId="557">
</dataflow>
<dataflow id="2126" from="add_ln42_12" to="add_ln43_12" fromId="512" toId="557">
</dataflow>
<dataflow id="2127" from="_ssdm_op_SpecFUCore" to="specfucore_ln45" fromId="879" toId="558">
</dataflow>
<dataflow id="2128" from="add_ln43_12" to="specfucore_ln45" fromId="557" toId="558">
</dataflow>
<dataflow id="2129" from="StgValue_882" to="specfucore_ln45" fromId="882" toId="558">
</dataflow>
<dataflow id="2130" from="StgValue_884" to="specfucore_ln45" fromId="884" toId="558">
</dataflow>
<dataflow id="2131" from="StgValue_886" to="specfucore_ln45" fromId="886" toId="558">
</dataflow>
<dataflow id="2132" from="add_ln43_12" to="sum1_12" fromId="557" toId="559">
</dataflow>
<dataflow id="2133" from="sum0_11" to="sum1_12" fromId="477" toId="559">
</dataflow>
<dataflow id="2134" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="560">
</dataflow>
<dataflow id="2135" from="sum1_12" to="specfucore_ln12" fromId="559" toId="560">
</dataflow>
<dataflow id="2136" from="StgValue_882" to="specfucore_ln12" fromId="882" toId="560">
</dataflow>
<dataflow id="2137" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="560">
</dataflow>
<dataflow id="2138" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="560">
</dataflow>
<dataflow id="2139" from="add_ln43_13" to="sum1_13" fromId="546" toId="561">
</dataflow>
<dataflow id="2140" from="sum0_12" to="sum1_13" fromId="488" toId="561">
</dataflow>
<dataflow id="2141" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="562">
</dataflow>
<dataflow id="2142" from="sum1_13" to="specfucore_ln12" fromId="561" toId="562">
</dataflow>
<dataflow id="2143" from="StgValue_882" to="specfucore_ln12" fromId="882" toId="562">
</dataflow>
<dataflow id="2144" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="562">
</dataflow>
<dataflow id="2145" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="562">
</dataflow>
<dataflow id="2146" from="shl_ln8" to="or_ln48_10" fromId="262" toId="563">
</dataflow>
<dataflow id="2148" from="StgValue_2147" to="or_ln48_10" fromId="2147" toId="563">
</dataflow>
<dataflow id="2149" from="or_ln48_10" to="zext_ln48_10" fromId="563" toId="564">
</dataflow>
<dataflow id="2150" from="sol" to="sol_addr_10" fromId="757" toId="565">
</dataflow>
<dataflow id="2151" from="StgValue_847" to="sol_addr_10" fromId="847" toId="565">
</dataflow>
<dataflow id="2152" from="zext_ln48_10" to="sol_addr_10" fromId="564" toId="565">
</dataflow>
<dataflow id="2153" from="add_ln48_10" to="store_ln48" fromId="554" toId="566">
</dataflow>
<dataflow id="2154" from="sol_addr_10" to="store_ln48" fromId="565" toId="566">
</dataflow>
<dataflow id="2155" from="C_load_1_read" to="mul1_11" fromId="32" toId="567">
</dataflow>
<dataflow id="2156" from="sum1_11" to="mul1_11" fromId="536" toId="567">
</dataflow>
<dataflow id="2157" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="568">
</dataflow>
<dataflow id="2158" from="mul1_11" to="specfucore_ln12" fromId="567" toId="568">
</dataflow>
<dataflow id="2159" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="568">
</dataflow>
<dataflow id="2160" from="StgValue_1276" to="specfucore_ln12" fromId="1276" toId="568">
</dataflow>
<dataflow id="2161" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="568">
</dataflow>
<dataflow id="2162" from="mul1_11" to="add_ln48_11" fromId="567" toId="569">
</dataflow>
<dataflow id="2163" from="mul0_11" to="add_ln48_11" fromId="555" toId="569">
</dataflow>
<dataflow id="2164" from="C_load_read" to="mul0_12" fromId="33" toId="570">
</dataflow>
<dataflow id="2165" from="sum0_12" to="mul0_12" fromId="488" toId="570">
</dataflow>
<dataflow id="2166" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="571">
</dataflow>
<dataflow id="2167" from="mul0_12" to="specfucore_ln12" fromId="570" toId="571">
</dataflow>
<dataflow id="2168" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="571">
</dataflow>
<dataflow id="2169" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="571">
</dataflow>
<dataflow id="2170" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="571">
</dataflow>
<dataflow id="2171" from="shl_ln8" to="or_ln48_11" fromId="262" toId="572">
</dataflow>
<dataflow id="2173" from="StgValue_2172" to="or_ln48_11" fromId="2172" toId="572">
</dataflow>
<dataflow id="2174" from="or_ln48_11" to="zext_ln48_11" fromId="572" toId="573">
</dataflow>
<dataflow id="2175" from="sol" to="sol_addr_11" fromId="757" toId="574">
</dataflow>
<dataflow id="2176" from="StgValue_847" to="sol_addr_11" fromId="847" toId="574">
</dataflow>
<dataflow id="2177" from="zext_ln48_11" to="sol_addr_11" fromId="573" toId="574">
</dataflow>
<dataflow id="2178" from="add_ln48_11" to="store_ln48" fromId="569" toId="575">
</dataflow>
<dataflow id="2179" from="sol_addr_11" to="store_ln48" fromId="574" toId="575">
</dataflow>
<dataflow id="2180" from="C_load_1_read" to="mul1_12" fromId="32" toId="576">
</dataflow>
<dataflow id="2181" from="sum1_12" to="mul1_12" fromId="559" toId="576">
</dataflow>
<dataflow id="2182" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="577">
</dataflow>
<dataflow id="2183" from="mul1_12" to="specfucore_ln12" fromId="576" toId="577">
</dataflow>
<dataflow id="2184" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="577">
</dataflow>
<dataflow id="2185" from="StgValue_1276" to="specfucore_ln12" fromId="1276" toId="577">
</dataflow>
<dataflow id="2186" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="577">
</dataflow>
<dataflow id="2187" from="mul1_12" to="add_ln48_12" fromId="576" toId="578">
</dataflow>
<dataflow id="2188" from="mul0_12" to="add_ln48_12" fromId="570" toId="578">
</dataflow>
<dataflow id="2189" from="C_load_read" to="mul0_13" fromId="33" toId="579">
</dataflow>
<dataflow id="2190" from="sum0_13" to="mul0_13" fromId="515" toId="579">
</dataflow>
<dataflow id="2191" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="580">
</dataflow>
<dataflow id="2192" from="mul0_13" to="specfucore_ln12" fromId="579" toId="580">
</dataflow>
<dataflow id="2193" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="580">
</dataflow>
<dataflow id="2194" from="StgValue_884" to="specfucore_ln12" fromId="884" toId="580">
</dataflow>
<dataflow id="2195" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="580">
</dataflow>
<dataflow id="2196" from="shl_ln8" to="or_ln48_12" fromId="262" toId="581">
</dataflow>
<dataflow id="2198" from="StgValue_2197" to="or_ln48_12" fromId="2197" toId="581">
</dataflow>
<dataflow id="2199" from="or_ln48_12" to="zext_ln48_12" fromId="581" toId="582">
</dataflow>
<dataflow id="2200" from="sol" to="sol_addr_12" fromId="757" toId="583">
</dataflow>
<dataflow id="2201" from="StgValue_847" to="sol_addr_12" fromId="847" toId="583">
</dataflow>
<dataflow id="2202" from="zext_ln48_12" to="sol_addr_12" fromId="582" toId="583">
</dataflow>
<dataflow id="2203" from="add_ln48_12" to="store_ln48" fromId="578" toId="584">
</dataflow>
<dataflow id="2204" from="sol_addr_12" to="store_ln48" fromId="583" toId="584">
</dataflow>
<dataflow id="2205" from="C_load_1_read" to="mul1_13" fromId="32" toId="585">
</dataflow>
<dataflow id="2206" from="sum1_13" to="mul1_13" fromId="561" toId="585">
</dataflow>
<dataflow id="2207" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="879" toId="586">
</dataflow>
<dataflow id="2208" from="mul1_13" to="specfucore_ln12" fromId="585" toId="586">
</dataflow>
<dataflow id="2209" from="StgValue_1249" to="specfucore_ln12" fromId="1249" toId="586">
</dataflow>
<dataflow id="2210" from="StgValue_1276" to="specfucore_ln12" fromId="1276" toId="586">
</dataflow>
<dataflow id="2211" from="StgValue_886" to="specfucore_ln12" fromId="886" toId="586">
</dataflow>
<dataflow id="2212" from="mul1_13" to="add_ln48_13" fromId="585" toId="587">
</dataflow>
<dataflow id="2213" from="mul0_13" to="add_ln48_13" fromId="579" toId="587">
</dataflow>
<dataflow id="2215" from="_ssdm_op_SpecPipeline" to="specpipeline_ln10" fromId="2214" toId="588">
</dataflow>
<dataflow id="2216" from="StgValue_770" to="specpipeline_ln10" fromId="770" toId="588">
</dataflow>
<dataflow id="2217" from="StgValue_758" to="specpipeline_ln10" fromId="758" toId="588">
</dataflow>
<dataflow id="2218" from="StgValue_765" to="specpipeline_ln10" fromId="765" toId="588">
</dataflow>
<dataflow id="2219" from="StgValue_765" to="specpipeline_ln10" fromId="765" toId="588">
</dataflow>
<dataflow id="2220" from="empty_38" to="specpipeline_ln10" fromId="768" toId="588">
</dataflow>
<dataflow id="2222" from="_ssdm_op_SpecLoopName" to="specloopname_ln11" fromId="2221" toId="589">
</dataflow>
<dataflow id="2224" from="empty_40" to="specloopname_ln11" fromId="2223" toId="589">
</dataflow>
<dataflow id="2226" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="2225" toId="590">
</dataflow>
<dataflow id="2228" from="empty_23" to="rbegin1" fromId="2227" toId="590">
</dataflow>
<dataflow id="2229" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="591">
</dataflow>
<dataflow id="2231" from="StgValue_2230" to="specfucore_ln44" fromId="2230" toId="591">
</dataflow>
<dataflow id="2232" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="591">
</dataflow>
<dataflow id="2233" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="591">
</dataflow>
<dataflow id="2234" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="591">
</dataflow>
<dataflow id="2236" from="_ssdm_op_SpecRegionEnd" to="rend73" fromId="2235" toId="592">
</dataflow>
<dataflow id="2237" from="empty_23" to="rend73" fromId="2227" toId="592">
</dataflow>
<dataflow id="2238" from="rbegin1" to="rend73" fromId="590" toId="592">
</dataflow>
<dataflow id="2239" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="2225" toId="593">
</dataflow>
<dataflow id="2241" from="empty_19" to="rbegin3" fromId="2240" toId="593">
</dataflow>
<dataflow id="2242" from="_ssdm_op_SpecRegionEnd" to="rend71" fromId="2235" toId="594">
</dataflow>
<dataflow id="2243" from="empty_19" to="rend71" fromId="2240" toId="594">
</dataflow>
<dataflow id="2244" from="rbegin3" to="rend71" fromId="593" toId="594">
</dataflow>
<dataflow id="2245" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="2225" toId="595">
</dataflow>
<dataflow id="2247" from="empty_34" to="rbegin5" fromId="2246" toId="595">
</dataflow>
<dataflow id="2248" from="_ssdm_op_SpecRegionEnd" to="rend67" fromId="2235" toId="596">
</dataflow>
<dataflow id="2249" from="empty_34" to="rend67" fromId="2246" toId="596">
</dataflow>
<dataflow id="2250" from="rbegin5" to="rend67" fromId="595" toId="596">
</dataflow>
<dataflow id="2251" from="_ssdm_op_SpecRegionBegin" to="rbegin7" fromId="2225" toId="597">
</dataflow>
<dataflow id="2253" from="empty_45" to="rbegin7" fromId="2252" toId="597">
</dataflow>
<dataflow id="2254" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="598">
</dataflow>
<dataflow id="2256" from="StgValue_2255" to="specfucore_ln44" fromId="2255" toId="598">
</dataflow>
<dataflow id="2257" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="598">
</dataflow>
<dataflow id="2258" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="598">
</dataflow>
<dataflow id="2259" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="598">
</dataflow>
<dataflow id="2260" from="_ssdm_op_SpecRegionEnd" to="rend65" fromId="2235" toId="599">
</dataflow>
<dataflow id="2261" from="empty_45" to="rend65" fromId="2252" toId="599">
</dataflow>
<dataflow id="2262" from="rbegin7" to="rend65" fromId="597" toId="599">
</dataflow>
<dataflow id="2263" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="2225" toId="600">
</dataflow>
<dataflow id="2265" from="empty_33" to="rbegin9" fromId="2264" toId="600">
</dataflow>
<dataflow id="2266" from="_ssdm_op_SpecRegionEnd" to="rend63" fromId="2235" toId="601">
</dataflow>
<dataflow id="2267" from="empty_33" to="rend63" fromId="2264" toId="601">
</dataflow>
<dataflow id="2268" from="rbegin9" to="rend63" fromId="600" toId="601">
</dataflow>
<dataflow id="2269" from="_ssdm_op_SpecRegionBegin" to="rbegin11" fromId="2225" toId="602">
</dataflow>
<dataflow id="2271" from="empty_32" to="rbegin11" fromId="2270" toId="602">
</dataflow>
<dataflow id="2272" from="_ssdm_op_SpecRegionEnd" to="rend61" fromId="2235" toId="603">
</dataflow>
<dataflow id="2273" from="empty_32" to="rend61" fromId="2270" toId="603">
</dataflow>
<dataflow id="2274" from="rbegin11" to="rend61" fromId="602" toId="603">
</dataflow>
<dataflow id="2275" from="_ssdm_op_SpecRegionBegin" to="rbegin13" fromId="2225" toId="604">
</dataflow>
<dataflow id="2277" from="empty_31" to="rbegin13" fromId="2276" toId="604">
</dataflow>
<dataflow id="2278" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="605">
</dataflow>
<dataflow id="2280" from="StgValue_2279" to="specfucore_ln44" fromId="2279" toId="605">
</dataflow>
<dataflow id="2281" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="605">
</dataflow>
<dataflow id="2282" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="605">
</dataflow>
<dataflow id="2283" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="605">
</dataflow>
<dataflow id="2284" from="_ssdm_op_SpecRegionEnd" to="rend59" fromId="2235" toId="606">
</dataflow>
<dataflow id="2285" from="empty_31" to="rend59" fromId="2276" toId="606">
</dataflow>
<dataflow id="2286" from="rbegin13" to="rend59" fromId="604" toId="606">
</dataflow>
<dataflow id="2287" from="_ssdm_op_SpecRegionBegin" to="rbegin15" fromId="2225" toId="607">
</dataflow>
<dataflow id="2289" from="empty_30" to="rbegin15" fromId="2288" toId="607">
</dataflow>
<dataflow id="2290" from="_ssdm_op_SpecRegionEnd" to="rend57" fromId="2235" toId="608">
</dataflow>
<dataflow id="2291" from="empty_30" to="rend57" fromId="2288" toId="608">
</dataflow>
<dataflow id="2292" from="rbegin15" to="rend57" fromId="607" toId="608">
</dataflow>
<dataflow id="2293" from="_ssdm_op_SpecRegionBegin" to="rbegin17" fromId="2225" toId="609">
</dataflow>
<dataflow id="2295" from="empty_29" to="rbegin17" fromId="2294" toId="609">
</dataflow>
<dataflow id="2296" from="_ssdm_op_SpecRegionEnd" to="rend55" fromId="2235" toId="610">
</dataflow>
<dataflow id="2297" from="empty_29" to="rend55" fromId="2294" toId="610">
</dataflow>
<dataflow id="2298" from="rbegin17" to="rend55" fromId="609" toId="610">
</dataflow>
<dataflow id="2299" from="_ssdm_op_SpecRegionBegin" to="rbegin19" fromId="2225" toId="611">
</dataflow>
<dataflow id="2301" from="empty_28" to="rbegin19" fromId="2300" toId="611">
</dataflow>
<dataflow id="2302" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="612">
</dataflow>
<dataflow id="2304" from="StgValue_2303" to="specfucore_ln44" fromId="2303" toId="612">
</dataflow>
<dataflow id="2305" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="612">
</dataflow>
<dataflow id="2306" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="612">
</dataflow>
<dataflow id="2307" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="612">
</dataflow>
<dataflow id="2308" from="_ssdm_op_SpecRegionEnd" to="rend53" fromId="2235" toId="613">
</dataflow>
<dataflow id="2309" from="empty_28" to="rend53" fromId="2300" toId="613">
</dataflow>
<dataflow id="2310" from="rbegin19" to="rend53" fromId="611" toId="613">
</dataflow>
<dataflow id="2311" from="_ssdm_op_SpecRegionBegin" to="rbegin21" fromId="2225" toId="614">
</dataflow>
<dataflow id="2313" from="empty_27" to="rbegin21" fromId="2312" toId="614">
</dataflow>
<dataflow id="2314" from="_ssdm_op_SpecRegionEnd" to="rend51" fromId="2235" toId="615">
</dataflow>
<dataflow id="2315" from="empty_27" to="rend51" fromId="2312" toId="615">
</dataflow>
<dataflow id="2316" from="rbegin21" to="rend51" fromId="614" toId="615">
</dataflow>
<dataflow id="2317" from="_ssdm_op_SpecRegionBegin" to="rbegin23" fromId="2225" toId="616">
</dataflow>
<dataflow id="2319" from="empty_26" to="rbegin23" fromId="2318" toId="616">
</dataflow>
<dataflow id="2320" from="_ssdm_op_SpecRegionEnd" to="rend49" fromId="2235" toId="617">
</dataflow>
<dataflow id="2321" from="empty_26" to="rend49" fromId="2318" toId="617">
</dataflow>
<dataflow id="2322" from="rbegin23" to="rend49" fromId="616" toId="617">
</dataflow>
<dataflow id="2323" from="_ssdm_op_SpecRegionBegin" to="rbegin25" fromId="2225" toId="618">
</dataflow>
<dataflow id="2325" from="empty_25" to="rbegin25" fromId="2324" toId="618">
</dataflow>
<dataflow id="2326" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="619">
</dataflow>
<dataflow id="2328" from="StgValue_2327" to="specfucore_ln44" fromId="2327" toId="619">
</dataflow>
<dataflow id="2329" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="619">
</dataflow>
<dataflow id="2330" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="619">
</dataflow>
<dataflow id="2331" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="619">
</dataflow>
<dataflow id="2332" from="_ssdm_op_SpecRegionEnd" to="rend45" fromId="2235" toId="620">
</dataflow>
<dataflow id="2333" from="empty_25" to="rend45" fromId="2324" toId="620">
</dataflow>
<dataflow id="2334" from="rbegin25" to="rend45" fromId="618" toId="620">
</dataflow>
<dataflow id="2335" from="_ssdm_op_SpecRegionBegin" to="rbegin27" fromId="2225" toId="621">
</dataflow>
<dataflow id="2337" from="empty_24" to="rbegin27" fromId="2336" toId="621">
</dataflow>
<dataflow id="2338" from="_ssdm_op_SpecRegionEnd" to="rend43" fromId="2235" toId="622">
</dataflow>
<dataflow id="2339" from="empty_24" to="rend43" fromId="2336" toId="622">
</dataflow>
<dataflow id="2340" from="rbegin27" to="rend43" fromId="621" toId="622">
</dataflow>
<dataflow id="2341" from="_ssdm_op_SpecRegionBegin" to="rbegin29" fromId="2225" toId="623">
</dataflow>
<dataflow id="2343" from="empty_22" to="rbegin29" fromId="2342" toId="623">
</dataflow>
<dataflow id="2344" from="_ssdm_op_SpecRegionEnd" to="rend41" fromId="2235" toId="624">
</dataflow>
<dataflow id="2345" from="empty_22" to="rend41" fromId="2342" toId="624">
</dataflow>
<dataflow id="2346" from="rbegin29" to="rend41" fromId="623" toId="624">
</dataflow>
<dataflow id="2347" from="_ssdm_op_SpecRegionBegin" to="rbegin31" fromId="2225" toId="625">
</dataflow>
<dataflow id="2349" from="empty_8" to="rbegin31" fromId="2348" toId="625">
</dataflow>
<dataflow id="2350" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="626">
</dataflow>
<dataflow id="2352" from="StgValue_2351" to="specfucore_ln44" fromId="2351" toId="626">
</dataflow>
<dataflow id="2353" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="626">
</dataflow>
<dataflow id="2354" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="626">
</dataflow>
<dataflow id="2355" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="626">
</dataflow>
<dataflow id="2356" from="_ssdm_op_SpecRegionEnd" to="rend39" fromId="2235" toId="627">
</dataflow>
<dataflow id="2357" from="empty_8" to="rend39" fromId="2348" toId="627">
</dataflow>
<dataflow id="2358" from="rbegin31" to="rend39" fromId="625" toId="627">
</dataflow>
<dataflow id="2359" from="_ssdm_op_SpecRegionBegin" to="rbegin33" fromId="2225" toId="628">
</dataflow>
<dataflow id="2361" from="empty_6" to="rbegin33" fromId="2360" toId="628">
</dataflow>
<dataflow id="2362" from="_ssdm_op_SpecRegionEnd" to="rend37" fromId="2235" toId="629">
</dataflow>
<dataflow id="2363" from="empty_6" to="rend37" fromId="2360" toId="629">
</dataflow>
<dataflow id="2364" from="rbegin33" to="rend37" fromId="628" toId="629">
</dataflow>
<dataflow id="2365" from="_ssdm_op_SpecRegionBegin" to="rbegin34" fromId="2225" toId="630">
</dataflow>
<dataflow id="2367" from="empty_18" to="rbegin34" fromId="2366" toId="630">
</dataflow>
<dataflow id="2368" from="_ssdm_op_SpecRegionEnd" to="rend35" fromId="2235" toId="631">
</dataflow>
<dataflow id="2369" from="empty_18" to="rend35" fromId="2366" toId="631">
</dataflow>
<dataflow id="2370" from="rbegin34" to="rend35" fromId="630" toId="631">
</dataflow>
<dataflow id="2371" from="_ssdm_op_SpecRegionBegin" to="rbegin32" fromId="2225" toId="632">
</dataflow>
<dataflow id="2373" from="empty_17" to="rbegin32" fromId="2372" toId="632">
</dataflow>
<dataflow id="2374" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="633">
</dataflow>
<dataflow id="2376" from="StgValue_2375" to="specfucore_ln44" fromId="2375" toId="633">
</dataflow>
<dataflow id="2377" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="633">
</dataflow>
<dataflow id="2378" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="633">
</dataflow>
<dataflow id="2379" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="633">
</dataflow>
<dataflow id="2380" from="_ssdm_op_SpecRegionEnd" to="rend33" fromId="2235" toId="634">
</dataflow>
<dataflow id="2381" from="empty_17" to="rend33" fromId="2372" toId="634">
</dataflow>
<dataflow id="2382" from="rbegin32" to="rend33" fromId="632" toId="634">
</dataflow>
<dataflow id="2383" from="_ssdm_op_SpecRegionBegin" to="rbegin30" fromId="2225" toId="635">
</dataflow>
<dataflow id="2385" from="empty_16" to="rbegin30" fromId="2384" toId="635">
</dataflow>
<dataflow id="2386" from="_ssdm_op_SpecRegionEnd" to="rend31" fromId="2235" toId="636">
</dataflow>
<dataflow id="2387" from="empty_16" to="rend31" fromId="2384" toId="636">
</dataflow>
<dataflow id="2388" from="rbegin30" to="rend31" fromId="635" toId="636">
</dataflow>
<dataflow id="2389" from="_ssdm_op_SpecRegionBegin" to="rbegin28" fromId="2225" toId="637">
</dataflow>
<dataflow id="2391" from="empty_15" to="rbegin28" fromId="2390" toId="637">
</dataflow>
<dataflow id="2392" from="_ssdm_op_SpecRegionEnd" to="rend29" fromId="2235" toId="638">
</dataflow>
<dataflow id="2393" from="empty_15" to="rend29" fromId="2390" toId="638">
</dataflow>
<dataflow id="2394" from="rbegin28" to="rend29" fromId="637" toId="638">
</dataflow>
<dataflow id="2395" from="_ssdm_op_SpecRegionBegin" to="rbegin26" fromId="2225" toId="639">
</dataflow>
<dataflow id="2397" from="empty_14" to="rbegin26" fromId="2396" toId="639">
</dataflow>
<dataflow id="2398" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="640">
</dataflow>
<dataflow id="2400" from="StgValue_2399" to="specfucore_ln44" fromId="2399" toId="640">
</dataflow>
<dataflow id="2401" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="640">
</dataflow>
<dataflow id="2402" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="640">
</dataflow>
<dataflow id="2403" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="640">
</dataflow>
<dataflow id="2404" from="_ssdm_op_SpecRegionEnd" to="rend27" fromId="2235" toId="641">
</dataflow>
<dataflow id="2405" from="empty_14" to="rend27" fromId="2396" toId="641">
</dataflow>
<dataflow id="2406" from="rbegin26" to="rend27" fromId="639" toId="641">
</dataflow>
<dataflow id="2407" from="_ssdm_op_SpecRegionBegin" to="rbegin22" fromId="2225" toId="642">
</dataflow>
<dataflow id="2409" from="empty_13" to="rbegin22" fromId="2408" toId="642">
</dataflow>
<dataflow id="2410" from="_ssdm_op_SpecRegionEnd" to="rend23" fromId="2235" toId="643">
</dataflow>
<dataflow id="2411" from="empty_13" to="rend23" fromId="2408" toId="643">
</dataflow>
<dataflow id="2412" from="rbegin22" to="rend23" fromId="642" toId="643">
</dataflow>
<dataflow id="2413" from="_ssdm_op_SpecRegionBegin" to="rbegin20" fromId="2225" toId="644">
</dataflow>
<dataflow id="2415" from="empty_12" to="rbegin20" fromId="2414" toId="644">
</dataflow>
<dataflow id="2416" from="_ssdm_op_SpecRegionEnd" to="rend21" fromId="2235" toId="645">
</dataflow>
<dataflow id="2417" from="empty_12" to="rend21" fromId="2414" toId="645">
</dataflow>
<dataflow id="2418" from="rbegin20" to="rend21" fromId="644" toId="645">
</dataflow>
<dataflow id="2419" from="_ssdm_op_SpecRegionBegin" to="rbegin18" fromId="2225" toId="646">
</dataflow>
<dataflow id="2421" from="empty_11" to="rbegin18" fromId="2420" toId="646">
</dataflow>
<dataflow id="2422" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="647">
</dataflow>
<dataflow id="2424" from="StgValue_2423" to="specfucore_ln44" fromId="2423" toId="647">
</dataflow>
<dataflow id="2425" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="647">
</dataflow>
<dataflow id="2426" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="647">
</dataflow>
<dataflow id="2427" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="647">
</dataflow>
<dataflow id="2428" from="_ssdm_op_SpecRegionEnd" to="rend19" fromId="2235" toId="648">
</dataflow>
<dataflow id="2429" from="empty_11" to="rend19" fromId="2420" toId="648">
</dataflow>
<dataflow id="2430" from="rbegin18" to="rend19" fromId="646" toId="648">
</dataflow>
<dataflow id="2431" from="_ssdm_op_SpecRegionBegin" to="rbegin16" fromId="2225" toId="649">
</dataflow>
<dataflow id="2433" from="empty_10" to="rbegin16" fromId="2432" toId="649">
</dataflow>
<dataflow id="2434" from="_ssdm_op_SpecRegionEnd" to="rend17" fromId="2235" toId="650">
</dataflow>
<dataflow id="2435" from="empty_10" to="rend17" fromId="2432" toId="650">
</dataflow>
<dataflow id="2436" from="rbegin16" to="rend17" fromId="649" toId="650">
</dataflow>
<dataflow id="2437" from="_ssdm_op_SpecRegionBegin" to="rbegin14" fromId="2225" toId="651">
</dataflow>
<dataflow id="2439" from="empty_48" to="rbegin14" fromId="2438" toId="651">
</dataflow>
<dataflow id="2440" from="_ssdm_op_SpecRegionEnd" to="rend15" fromId="2235" toId="652">
</dataflow>
<dataflow id="2441" from="empty_48" to="rend15" fromId="2438" toId="652">
</dataflow>
<dataflow id="2442" from="rbegin14" to="rend15" fromId="651" toId="652">
</dataflow>
<dataflow id="2443" from="_ssdm_op_SpecRegionBegin" to="rbegin12" fromId="2225" toId="653">
</dataflow>
<dataflow id="2445" from="empty_20" to="rbegin12" fromId="2444" toId="653">
</dataflow>
<dataflow id="2446" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="654">
</dataflow>
<dataflow id="2448" from="StgValue_2447" to="specfucore_ln44" fromId="2447" toId="654">
</dataflow>
<dataflow id="2449" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="654">
</dataflow>
<dataflow id="2450" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="654">
</dataflow>
<dataflow id="2451" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="654">
</dataflow>
<dataflow id="2452" from="_ssdm_op_SpecRegionEnd" to="rend13" fromId="2235" toId="655">
</dataflow>
<dataflow id="2453" from="empty_20" to="rend13" fromId="2444" toId="655">
</dataflow>
<dataflow id="2454" from="rbegin12" to="rend13" fromId="653" toId="655">
</dataflow>
<dataflow id="2455" from="_ssdm_op_SpecRegionBegin" to="rbegin10" fromId="2225" toId="656">
</dataflow>
<dataflow id="2457" from="empty_47" to="rbegin10" fromId="2456" toId="656">
</dataflow>
<dataflow id="2458" from="_ssdm_op_SpecRegionEnd" to="rend11" fromId="2235" toId="657">
</dataflow>
<dataflow id="2459" from="empty_47" to="rend11" fromId="2456" toId="657">
</dataflow>
<dataflow id="2460" from="rbegin10" to="rend11" fromId="656" toId="657">
</dataflow>
<dataflow id="2461" from="_ssdm_op_SpecRegionBegin" to="rbegin8" fromId="2225" toId="658">
</dataflow>
<dataflow id="2463" from="empty_46" to="rbegin8" fromId="2462" toId="658">
</dataflow>
<dataflow id="2464" from="_ssdm_op_SpecRegionEnd" to="rend9" fromId="2235" toId="659">
</dataflow>
<dataflow id="2465" from="empty_46" to="rend9" fromId="2462" toId="659">
</dataflow>
<dataflow id="2466" from="rbegin8" to="rend9" fromId="658" toId="659">
</dataflow>
<dataflow id="2467" from="_ssdm_op_SpecRegionBegin" to="rbegin6" fromId="2225" toId="660">
</dataflow>
<dataflow id="2469" from="empty_5" to="rbegin6" fromId="2468" toId="660">
</dataflow>
<dataflow id="2470" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="661">
</dataflow>
<dataflow id="2472" from="StgValue_2471" to="specfucore_ln44" fromId="2471" toId="661">
</dataflow>
<dataflow id="2473" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="661">
</dataflow>
<dataflow id="2474" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="661">
</dataflow>
<dataflow id="2475" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="661">
</dataflow>
<dataflow id="2476" from="_ssdm_op_SpecRegionEnd" to="rend7" fromId="2235" toId="662">
</dataflow>
<dataflow id="2477" from="empty_5" to="rend7" fromId="2468" toId="662">
</dataflow>
<dataflow id="2478" from="rbegin6" to="rend7" fromId="660" toId="662">
</dataflow>
<dataflow id="2479" from="_ssdm_op_SpecRegionBegin" to="rbegin4" fromId="2225" toId="663">
</dataflow>
<dataflow id="2481" from="empty_4" to="rbegin4" fromId="2480" toId="663">
</dataflow>
<dataflow id="2482" from="_ssdm_op_SpecRegionEnd" to="rend5" fromId="2235" toId="664">
</dataflow>
<dataflow id="2483" from="empty_4" to="rend5" fromId="2480" toId="664">
</dataflow>
<dataflow id="2484" from="rbegin4" to="rend5" fromId="663" toId="664">
</dataflow>
<dataflow id="2485" from="_ssdm_op_SpecRegionBegin" to="rbegin35" fromId="2225" toId="665">
</dataflow>
<dataflow id="2487" from="empty_3" to="rbegin35" fromId="2486" toId="665">
</dataflow>
<dataflow id="2488" from="_ssdm_op_SpecRegionEnd" to="rend83" fromId="2235" toId="666">
</dataflow>
<dataflow id="2489" from="empty_3" to="rend83" fromId="2486" toId="666">
</dataflow>
<dataflow id="2490" from="rbegin35" to="rend83" fromId="665" toId="666">
</dataflow>
<dataflow id="2491" from="_ssdm_op_SpecRegionBegin" to="rbegin36" fromId="2225" toId="667">
</dataflow>
<dataflow id="2493" from="empty_2" to="rbegin36" fromId="2492" toId="667">
</dataflow>
<dataflow id="2494" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="668">
</dataflow>
<dataflow id="2496" from="StgValue_2495" to="specfucore_ln44" fromId="2495" toId="668">
</dataflow>
<dataflow id="2497" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="668">
</dataflow>
<dataflow id="2498" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="668">
</dataflow>
<dataflow id="2499" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="668">
</dataflow>
<dataflow id="2500" from="_ssdm_op_SpecRegionEnd" to="rend81" fromId="2235" toId="669">
</dataflow>
<dataflow id="2501" from="empty_2" to="rend81" fromId="2492" toId="669">
</dataflow>
<dataflow id="2502" from="rbegin36" to="rend81" fromId="667" toId="669">
</dataflow>
<dataflow id="2503" from="_ssdm_op_SpecRegionBegin" to="rbegin37" fromId="2225" toId="670">
</dataflow>
<dataflow id="2505" from="empty_1" to="rbegin37" fromId="2504" toId="670">
</dataflow>
<dataflow id="2506" from="_ssdm_op_SpecRegionEnd" to="rend79" fromId="2235" toId="671">
</dataflow>
<dataflow id="2507" from="empty_1" to="rend79" fromId="2504" toId="671">
</dataflow>
<dataflow id="2508" from="rbegin37" to="rend79" fromId="670" toId="671">
</dataflow>
<dataflow id="2509" from="_ssdm_op_SpecRegionBegin" to="rbegin38" fromId="2225" toId="672">
</dataflow>
<dataflow id="2511" from="empty_0" to="rbegin38" fromId="2510" toId="672">
</dataflow>
<dataflow id="2512" from="_ssdm_op_SpecRegionEnd" to="rend77" fromId="2235" toId="673">
</dataflow>
<dataflow id="2513" from="empty_0" to="rend77" fromId="2510" toId="673">
</dataflow>
<dataflow id="2514" from="rbegin38" to="rend77" fromId="672" toId="673">
</dataflow>
<dataflow id="2515" from="_ssdm_op_SpecRegionBegin" to="rbegin39" fromId="2225" toId="674">
</dataflow>
<dataflow id="2517" from="empty" to="rbegin39" fromId="2516" toId="674">
</dataflow>
<dataflow id="2518" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="675">
</dataflow>
<dataflow id="2520" from="StgValue_2519" to="specfucore_ln44" fromId="2519" toId="675">
</dataflow>
<dataflow id="2521" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="675">
</dataflow>
<dataflow id="2522" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="675">
</dataflow>
<dataflow id="2523" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="675">
</dataflow>
<dataflow id="2524" from="_ssdm_op_SpecRegionEnd" to="rend75" fromId="2235" toId="676">
</dataflow>
<dataflow id="2525" from="empty" to="rend75" fromId="2516" toId="676">
</dataflow>
<dataflow id="2526" from="rbegin39" to="rend75" fromId="674" toId="676">
</dataflow>
<dataflow id="2527" from="_ssdm_op_SpecRegionBegin" to="rbegin40" fromId="2225" toId="677">
</dataflow>
<dataflow id="2529" from="empty_21" to="rbegin40" fromId="2528" toId="677">
</dataflow>
<dataflow id="2530" from="_ssdm_op_SpecRegionEnd" to="rend69" fromId="2235" toId="678">
</dataflow>
<dataflow id="2531" from="empty_21" to="rend69" fromId="2528" toId="678">
</dataflow>
<dataflow id="2532" from="rbegin40" to="rend69" fromId="677" toId="678">
</dataflow>
<dataflow id="2533" from="_ssdm_op_SpecRegionBegin" to="rbegin41" fromId="2225" toId="679">
</dataflow>
<dataflow id="2535" from="empty_35" to="rbegin41" fromId="2534" toId="679">
</dataflow>
<dataflow id="2536" from="_ssdm_op_SpecRegionEnd" to="rend47" fromId="2235" toId="680">
</dataflow>
<dataflow id="2537" from="empty_35" to="rend47" fromId="2534" toId="680">
</dataflow>
<dataflow id="2538" from="rbegin41" to="rend47" fromId="679" toId="680">
</dataflow>
<dataflow id="2539" from="_ssdm_op_SpecRegionBegin" to="rbegin24" fromId="2225" toId="681">
</dataflow>
<dataflow id="2541" from="empty_9" to="rbegin24" fromId="2540" toId="681">
</dataflow>
<dataflow id="2542" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="879" toId="682">
</dataflow>
<dataflow id="2544" from="StgValue_2543" to="specfucore_ln44" fromId="2543" toId="682">
</dataflow>
<dataflow id="2545" from="StgValue_882" to="specfucore_ln44" fromId="882" toId="682">
</dataflow>
<dataflow id="2546" from="StgValue_884" to="specfucore_ln44" fromId="884" toId="682">
</dataflow>
<dataflow id="2547" from="StgValue_886" to="specfucore_ln44" fromId="886" toId="682">
</dataflow>
<dataflow id="2548" from="_ssdm_op_SpecRegionEnd" to="rend25" fromId="2235" toId="683">
</dataflow>
<dataflow id="2549" from="empty_9" to="rend25" fromId="2540" toId="683">
</dataflow>
<dataflow id="2550" from="rbegin24" to="rend25" fromId="681" toId="683">
</dataflow>
<dataflow id="2551" from="_ssdm_op_SpecRegionBegin" to="rbegin2" fromId="2225" toId="684">
</dataflow>
<dataflow id="2553" from="empty_36" to="rbegin2" fromId="2552" toId="684">
</dataflow>
<dataflow id="2554" from="_ssdm_op_SpecRegionEnd" to="rend3" fromId="2235" toId="685">
</dataflow>
<dataflow id="2555" from="empty_36" to="rend3" fromId="2552" toId="685">
</dataflow>
<dataflow id="2556" from="rbegin2" to="rend3" fromId="684" toId="685">
</dataflow>
<dataflow id="2557" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="2225" toId="686">
</dataflow>
<dataflow id="2559" from="empty_7" to="rbegin" fromId="2558" toId="686">
</dataflow>
<dataflow id="2560" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="2235" toId="687">
</dataflow>
<dataflow id="2561" from="empty_7" to="rend" fromId="2558" toId="687">
</dataflow>
<dataflow id="2562" from="rbegin" to="rend" fromId="686" toId="687">
</dataflow>
<dataflow id="2563" from="shl_ln8" to="or_ln48_13" fromId="262" toId="688">
</dataflow>
<dataflow id="2565" from="StgValue_2564" to="or_ln48_13" fromId="2564" toId="688">
</dataflow>
<dataflow id="2566" from="or_ln48_13" to="zext_ln48_13" fromId="688" toId="689">
</dataflow>
<dataflow id="2567" from="sol" to="sol_addr_13" fromId="757" toId="690">
</dataflow>
<dataflow id="2568" from="StgValue_847" to="sol_addr_13" fromId="847" toId="690">
</dataflow>
<dataflow id="2569" from="zext_ln48_13" to="sol_addr_13" fromId="689" toId="690">
</dataflow>
<dataflow id="2570" from="add_ln48_13" to="store_ln48" fromId="587" toId="691">
</dataflow>
<dataflow id="2571" from="sol_addr_13" to="store_ln48" fromId="690" toId="691">
</dataflow>
<dataflow id="2572" from="icmp_ln37" to="StgValue_2" fromId="40" toId="2">
</dataflow>
<dataflow id="2573" from="icmp_ln37" to="StgValue_3" fromId="40" toId="3">
</dataflow>
<dataflow id="2574" from="icmp_ln37" to="StgValue_4" fromId="40" toId="4">
</dataflow>
<dataflow id="2575" from="icmp_ln37" to="StgValue_5" fromId="40" toId="5">
</dataflow>
<dataflow id="2576" from="icmp_ln37" to="StgValue_6" fromId="40" toId="6">
</dataflow>
<dataflow id="2577" from="icmp_ln37" to="StgValue_7" fromId="40" toId="7">
</dataflow>
<dataflow id="2578" from="icmp_ln37" to="StgValue_8" fromId="40" toId="8">
</dataflow>
<dataflow id="2579" from="icmp_ln37" to="StgValue_9" fromId="40" toId="9">
</dataflow>
<dataflow id="2580" from="icmp_ln37" to="StgValue_10" fromId="40" toId="10">
</dataflow>
<dataflow id="2581" from="icmp_ln37" to="StgValue_11" fromId="40" toId="11">
</dataflow>
<dataflow id="2582" from="icmp_ln37" to="StgValue_12" fromId="40" toId="12">
</dataflow>
<dataflow id="2583" from="icmp_ln37" to="StgValue_13" fromId="40" toId="13">
</dataflow>
<dataflow id="2584" from="icmp_ln37" to="StgValue_14" fromId="40" toId="14">
</dataflow>
<dataflow id="2585" from="icmp_ln37" to="StgValue_15" fromId="40" toId="15">
</dataflow>
<dataflow id="2586" from="icmp_ln37" to="StgValue_16" fromId="40" toId="16">
</dataflow>
<dataflow id="2587" from="icmp_ln37" to="StgValue_17" fromId="40" toId="17">
</dataflow>
<dataflow id="2588" from="icmp_ln37" to="StgValue_18" fromId="40" toId="18">
</dataflow>
<dataflow id="2589" from="icmp_ln37" to="StgValue_19" fromId="40" toId="19">
</dataflow>
<dataflow id="2590" from="icmp_ln37" to="StgValue_20" fromId="40" toId="20">
</dataflow>
<dataflow id="2591" from="icmp_ln37" to="StgValue_21" fromId="40" toId="21">
</dataflow>
</dataflows>


</stg>
