// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=17.393000,HLS_SYN_LAT=980784,HLS_SYN_TPT=none,HLS_SYN_MEM=89,HLS_SYN_DSP=57,HLS_SYN_FF=12936,HLS_SYN_LUT=26578,HLS_VERSION=2019_1}" *)

module cnn (
        ap_clk,
        ap_rst_n,
        cnn_input_Addr_A,
        cnn_input_EN_A,
        cnn_input_WEN_A,
        cnn_input_Din_A,
        cnn_input_Dout_A,
        cnn_input_Clk_A,
        cnn_input_Rst_A,
        prediction_Addr_A,
        prediction_EN_A,
        prediction_WEN_A,
        prediction_Din_A,
        prediction_Dout_A,
        prediction_Clk_A,
        prediction_Rst_A,
        s_axi_CRTL_BUS_AWVALID,
        s_axi_CRTL_BUS_AWREADY,
        s_axi_CRTL_BUS_AWADDR,
        s_axi_CRTL_BUS_WVALID,
        s_axi_CRTL_BUS_WREADY,
        s_axi_CRTL_BUS_WDATA,
        s_axi_CRTL_BUS_WSTRB,
        s_axi_CRTL_BUS_ARVALID,
        s_axi_CRTL_BUS_ARREADY,
        s_axi_CRTL_BUS_ARADDR,
        s_axi_CRTL_BUS_RVALID,
        s_axi_CRTL_BUS_RREADY,
        s_axi_CRTL_BUS_RDATA,
        s_axi_CRTL_BUS_RRESP,
        s_axi_CRTL_BUS_BVALID,
        s_axi_CRTL_BUS_BREADY,
        s_axi_CRTL_BUS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 41'd1;
parameter    ap_ST_fsm_state2 = 41'd2;
parameter    ap_ST_fsm_state3 = 41'd4;
parameter    ap_ST_fsm_state4 = 41'd8;
parameter    ap_ST_fsm_state5 = 41'd16;
parameter    ap_ST_fsm_state6 = 41'd32;
parameter    ap_ST_fsm_state7 = 41'd64;
parameter    ap_ST_fsm_state8 = 41'd128;
parameter    ap_ST_fsm_state9 = 41'd256;
parameter    ap_ST_fsm_state10 = 41'd512;
parameter    ap_ST_fsm_state11 = 41'd1024;
parameter    ap_ST_fsm_state12 = 41'd2048;
parameter    ap_ST_fsm_state13 = 41'd4096;
parameter    ap_ST_fsm_state14 = 41'd8192;
parameter    ap_ST_fsm_state15 = 41'd16384;
parameter    ap_ST_fsm_state16 = 41'd32768;
parameter    ap_ST_fsm_state17 = 41'd65536;
parameter    ap_ST_fsm_state18 = 41'd131072;
parameter    ap_ST_fsm_state19 = 41'd262144;
parameter    ap_ST_fsm_state20 = 41'd524288;
parameter    ap_ST_fsm_state21 = 41'd1048576;
parameter    ap_ST_fsm_state22 = 41'd2097152;
parameter    ap_ST_fsm_state23 = 41'd4194304;
parameter    ap_ST_fsm_state24 = 41'd8388608;
parameter    ap_ST_fsm_state25 = 41'd16777216;
parameter    ap_ST_fsm_state26 = 41'd33554432;
parameter    ap_ST_fsm_state27 = 41'd67108864;
parameter    ap_ST_fsm_state28 = 41'd134217728;
parameter    ap_ST_fsm_state29 = 41'd268435456;
parameter    ap_ST_fsm_state30 = 41'd536870912;
parameter    ap_ST_fsm_state31 = 41'd1073741824;
parameter    ap_ST_fsm_state32 = 41'd2147483648;
parameter    ap_ST_fsm_state33 = 41'd4294967296;
parameter    ap_ST_fsm_state34 = 41'd8589934592;
parameter    ap_ST_fsm_state35 = 41'd17179869184;
parameter    ap_ST_fsm_state36 = 41'd34359738368;
parameter    ap_ST_fsm_state37 = 41'd68719476736;
parameter    ap_ST_fsm_state38 = 41'd137438953472;
parameter    ap_ST_fsm_state39 = 41'd274877906944;
parameter    ap_ST_fsm_state40 = 41'd549755813888;
parameter    ap_ST_fsm_state41 = 41'd1099511627776;
parameter    C_S_AXI_CRTL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CRTL_BUS_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CRTL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output  [31:0] cnn_input_Addr_A;
output   cnn_input_EN_A;
output  [3:0] cnn_input_WEN_A;
output  [31:0] cnn_input_Din_A;
input  [31:0] cnn_input_Dout_A;
output   cnn_input_Clk_A;
output   cnn_input_Rst_A;
output  [31:0] prediction_Addr_A;
output   prediction_EN_A;
output  [3:0] prediction_WEN_A;
output  [31:0] prediction_Din_A;
input  [31:0] prediction_Dout_A;
output   prediction_Clk_A;
output   prediction_Rst_A;
input   s_axi_CRTL_BUS_AWVALID;
output   s_axi_CRTL_BUS_AWREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1:0] s_axi_CRTL_BUS_AWADDR;
input   s_axi_CRTL_BUS_WVALID;
output   s_axi_CRTL_BUS_WREADY;
input  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1:0] s_axi_CRTL_BUS_WDATA;
input  [C_S_AXI_CRTL_BUS_WSTRB_WIDTH - 1:0] s_axi_CRTL_BUS_WSTRB;
input   s_axi_CRTL_BUS_ARVALID;
output   s_axi_CRTL_BUS_ARREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1:0] s_axi_CRTL_BUS_ARADDR;
output   s_axi_CRTL_BUS_RVALID;
input   s_axi_CRTL_BUS_RREADY;
output  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1:0] s_axi_CRTL_BUS_RDATA;
output  [1:0] s_axi_CRTL_BUS_RRESP;
output   s_axi_CRTL_BUS_BVALID;
input   s_axi_CRTL_BUS_BREADY;
output  [1:0] s_axi_CRTL_BUS_BRESP;
output   interrupt;

reg cnn_input_EN_A;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [40:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg   [11:0] conv_1_out_address0;
reg    conv_1_out_ce0;
reg    conv_1_out_we0;
wire   [31:0] conv_1_out_q0;
reg   [9:0] max_pool_1_out_address0;
reg    max_pool_1_out_ce0;
reg    max_pool_1_out_we0;
wire   [31:0] max_pool_1_out_q0;
reg   [10:0] conv_2_out_address0;
reg    conv_2_out_ce0;
reg    conv_2_out_we0;
wire   [31:0] conv_2_out_q0;
reg   [8:0] max_pool_2_out_address0;
reg    max_pool_2_out_ce0;
reg    max_pool_2_out_we0;
wire   [31:0] max_pool_2_out_q0;
reg   [8:0] flat_array_address0;
reg    flat_array_ce0;
reg    flat_array_we0;
wire   [31:0] flat_array_q0;
wire   [14:0] dense_1_weights_address0;
reg    dense_1_weights_ce0;
wire   [31:0] dense_1_weights_q0;
wire   [5:0] dense_1_bias_address0;
reg    dense_1_bias_ce0;
wire   [31:0] dense_1_bias_q0;
reg   [5:0] dense_1_out_address0;
reg    dense_1_out_ce0;
reg    dense_1_out_we0;
wire   [31:0] dense_1_out_d0;
wire   [31:0] dense_1_out_q0;
wire   [10:0] dense_2_weights_address0;
reg    dense_2_weights_ce0;
wire   [31:0] dense_2_weights_q0;
wire   [4:0] dense_2_bias_address0;
reg    dense_2_bias_ce0;
wire   [31:0] dense_2_bias_q0;
reg   [4:0] dense_2_out_address0;
reg    dense_2_out_ce0;
reg    dense_2_out_we0;
wire   [31:0] dense_2_out_d0;
wire   [31:0] dense_2_out_q0;
wire   [31:0] grp_fu_994_p2;
reg   [31:0] reg_1008;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state31;
wire   [31:0] grp_fu_986_p2;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state35;
reg   [31:0] reg_1019;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state39;
wire   [4:0] i_fu_1030_p2;
reg   [4:0] i_reg_1332;
wire    ap_CS_fsm_state2;
wire   [9:0] ix_in_fu_1036_p2;
reg   [9:0] ix_in_reg_1337;
wire   [0:0] icmp_ln23_fu_1024_p2;
wire   [4:0] j_1_fu_1048_p2;
reg   [4:0] j_1_reg_1345;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln25_fu_1042_p2;
wire   [9:0] add_ln28_fu_1091_p2;
wire    ap_CS_fsm_state5;
wire   [5:0] i_1_fu_1103_p2;
reg   [5:0] i_1_reg_1363;
wire    ap_CS_fsm_state15;
wire   [63:0] zext_ln14_fu_1109_p1;
reg   [63:0] zext_ln14_reg_1368;
wire   [0:0] icmp_ln9_fu_1097_p2;
wire   [14:0] zext_ln13_fu_1113_p1;
reg   [14:0] zext_ln13_reg_1374;
wire   [8:0] j_fu_1123_p2;
reg   [8:0] j_reg_1382;
wire    ap_CS_fsm_state16;
wire   [14:0] add_ln14_4_fu_1134_p2;
reg   [14:0] add_ln14_4_reg_1387;
wire   [0:0] icmp_ln13_fu_1117_p2;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state23;
wire   [4:0] i_2_fu_1207_p2;
reg   [4:0] i_2_reg_1425;
wire    ap_CS_fsm_state28;
wire   [63:0] zext_ln14_4_fu_1213_p1;
reg   [63:0] zext_ln14_4_reg_1430;
wire   [0:0] icmp_ln9_1_fu_1201_p2;
wire   [11:0] zext_ln13_3_fu_1217_p1;
reg   [11:0] zext_ln13_3_reg_1436;
wire   [5:0] j_2_fu_1227_p2;
reg   [5:0] j_2_reg_1444;
wire    ap_CS_fsm_state29;
wire   [0:0] icmp_ln13_1_fu_1221_p2;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state36;
reg   [4:0] conv_1_input_0_address0;
reg    conv_1_input_0_ce0;
reg    conv_1_input_0_we0;
wire   [31:0] conv_1_input_0_q0;
reg    conv_1_input_0_ce1;
wire   [31:0] conv_1_input_0_q1;
reg   [4:0] conv_1_input_1_address0;
reg    conv_1_input_1_ce0;
reg    conv_1_input_1_we0;
wire   [31:0] conv_1_input_1_q0;
reg    conv_1_input_1_ce1;
wire   [31:0] conv_1_input_1_q1;
reg   [4:0] conv_1_input_2_address0;
reg    conv_1_input_2_ce0;
reg    conv_1_input_2_we0;
wire   [31:0] conv_1_input_2_q0;
reg    conv_1_input_2_ce1;
wire   [31:0] conv_1_input_2_q1;
reg   [4:0] conv_1_input_3_address0;
reg    conv_1_input_3_ce0;
reg    conv_1_input_3_we0;
wire   [31:0] conv_1_input_3_q0;
reg    conv_1_input_3_ce1;
wire   [31:0] conv_1_input_3_q1;
reg   [4:0] conv_1_input_4_address0;
reg    conv_1_input_4_ce0;
reg    conv_1_input_4_we0;
wire   [31:0] conv_1_input_4_q0;
reg    conv_1_input_4_ce1;
wire   [31:0] conv_1_input_4_q1;
reg   [4:0] conv_1_input_5_address0;
reg    conv_1_input_5_ce0;
reg    conv_1_input_5_we0;
wire   [31:0] conv_1_input_5_q0;
reg    conv_1_input_5_ce1;
wire   [31:0] conv_1_input_5_q1;
reg   [4:0] conv_1_input_6_address0;
reg    conv_1_input_6_ce0;
reg    conv_1_input_6_we0;
wire   [31:0] conv_1_input_6_q0;
reg    conv_1_input_6_ce1;
wire   [31:0] conv_1_input_6_q1;
reg   [4:0] conv_1_input_7_address0;
reg    conv_1_input_7_ce0;
reg    conv_1_input_7_we0;
wire   [31:0] conv_1_input_7_q0;
reg    conv_1_input_7_ce1;
wire   [31:0] conv_1_input_7_q1;
reg   [4:0] conv_1_input_8_address0;
reg    conv_1_input_8_ce0;
reg    conv_1_input_8_we0;
wire   [31:0] conv_1_input_8_q0;
reg    conv_1_input_8_ce1;
wire   [31:0] conv_1_input_8_q1;
reg   [4:0] conv_1_input_9_address0;
reg    conv_1_input_9_ce0;
reg    conv_1_input_9_we0;
wire   [31:0] conv_1_input_9_q0;
reg    conv_1_input_9_ce1;
wire   [31:0] conv_1_input_9_q1;
reg   [4:0] conv_1_input_10_address0;
reg    conv_1_input_10_ce0;
reg    conv_1_input_10_we0;
wire   [31:0] conv_1_input_10_q0;
reg    conv_1_input_10_ce1;
wire   [31:0] conv_1_input_10_q1;
reg   [4:0] conv_1_input_11_address0;
reg    conv_1_input_11_ce0;
reg    conv_1_input_11_we0;
wire   [31:0] conv_1_input_11_q0;
reg    conv_1_input_11_ce1;
wire   [31:0] conv_1_input_11_q1;
reg   [4:0] conv_1_input_12_address0;
reg    conv_1_input_12_ce0;
reg    conv_1_input_12_we0;
wire   [31:0] conv_1_input_12_q0;
reg    conv_1_input_12_ce1;
wire   [31:0] conv_1_input_12_q1;
reg   [4:0] conv_1_input_13_address0;
reg    conv_1_input_13_ce0;
reg    conv_1_input_13_we0;
wire   [31:0] conv_1_input_13_q0;
reg    conv_1_input_13_ce1;
wire   [31:0] conv_1_input_13_q1;
reg   [4:0] conv_1_input_14_address0;
reg    conv_1_input_14_ce0;
reg    conv_1_input_14_we0;
wire   [31:0] conv_1_input_14_q0;
reg    conv_1_input_14_ce1;
wire   [31:0] conv_1_input_14_q1;
reg   [4:0] conv_1_input_15_address0;
reg    conv_1_input_15_ce0;
reg    conv_1_input_15_we0;
wire   [31:0] conv_1_input_15_q0;
reg    conv_1_input_15_ce1;
wire   [31:0] conv_1_input_15_q1;
reg   [4:0] conv_1_input_16_address0;
reg    conv_1_input_16_ce0;
reg    conv_1_input_16_we0;
wire   [31:0] conv_1_input_16_q0;
reg    conv_1_input_16_ce1;
wire   [31:0] conv_1_input_16_q1;
reg   [4:0] conv_1_input_17_address0;
reg    conv_1_input_17_ce0;
reg    conv_1_input_17_we0;
wire   [31:0] conv_1_input_17_q0;
reg    conv_1_input_17_ce1;
wire   [31:0] conv_1_input_17_q1;
reg   [4:0] conv_1_input_18_address0;
reg    conv_1_input_18_ce0;
reg    conv_1_input_18_we0;
wire   [31:0] conv_1_input_18_q0;
reg    conv_1_input_18_ce1;
wire   [31:0] conv_1_input_18_q1;
reg   [4:0] conv_1_input_19_address0;
reg    conv_1_input_19_ce0;
reg    conv_1_input_19_we0;
wire   [31:0] conv_1_input_19_q0;
reg    conv_1_input_19_ce1;
wire   [31:0] conv_1_input_19_q1;
reg   [4:0] conv_1_input_20_address0;
reg    conv_1_input_20_ce0;
reg    conv_1_input_20_we0;
wire   [31:0] conv_1_input_20_q0;
reg    conv_1_input_20_ce1;
wire   [31:0] conv_1_input_20_q1;
reg   [4:0] conv_1_input_21_address0;
reg    conv_1_input_21_ce0;
reg    conv_1_input_21_we0;
wire   [31:0] conv_1_input_21_q0;
reg    conv_1_input_21_ce1;
wire   [31:0] conv_1_input_21_q1;
reg   [4:0] conv_1_input_22_address0;
reg    conv_1_input_22_ce0;
reg    conv_1_input_22_we0;
wire   [31:0] conv_1_input_22_q0;
reg    conv_1_input_22_ce1;
wire   [31:0] conv_1_input_22_q1;
reg   [4:0] conv_1_input_23_address0;
reg    conv_1_input_23_ce0;
reg    conv_1_input_23_we0;
wire   [31:0] conv_1_input_23_q0;
reg    conv_1_input_23_ce1;
wire   [31:0] conv_1_input_23_q1;
reg   [4:0] conv_1_input_24_address0;
reg    conv_1_input_24_ce0;
reg    conv_1_input_24_we0;
wire   [31:0] conv_1_input_24_q0;
reg    conv_1_input_24_ce1;
wire   [31:0] conv_1_input_24_q1;
reg   [4:0] conv_1_input_25_address0;
reg    conv_1_input_25_ce0;
reg    conv_1_input_25_we0;
wire   [31:0] conv_1_input_25_q0;
reg    conv_1_input_25_ce1;
wire   [31:0] conv_1_input_25_q1;
reg   [4:0] conv_1_input_26_address0;
reg    conv_1_input_26_ce0;
reg    conv_1_input_26_we0;
wire   [31:0] conv_1_input_26_q0;
reg    conv_1_input_26_ce1;
wire   [31:0] conv_1_input_26_q1;
reg   [4:0] conv_1_input_27_address0;
reg    conv_1_input_27_ce0;
reg    conv_1_input_27_we0;
wire   [31:0] conv_1_input_27_q0;
reg    conv_1_input_27_ce1;
wire   [31:0] conv_1_input_27_q1;
wire    grp_conv_1_fu_904_ap_start;
wire    grp_conv_1_fu_904_ap_done;
wire    grp_conv_1_fu_904_ap_idle;
wire    grp_conv_1_fu_904_ap_ready;
wire   [4:0] grp_conv_1_fu_904_input_0_address0;
wire    grp_conv_1_fu_904_input_0_ce0;
wire   [4:0] grp_conv_1_fu_904_input_0_address1;
wire    grp_conv_1_fu_904_input_0_ce1;
wire   [4:0] grp_conv_1_fu_904_input_1_address0;
wire    grp_conv_1_fu_904_input_1_ce0;
wire   [4:0] grp_conv_1_fu_904_input_1_address1;
wire    grp_conv_1_fu_904_input_1_ce1;
wire   [4:0] grp_conv_1_fu_904_input_2_address0;
wire    grp_conv_1_fu_904_input_2_ce0;
wire   [4:0] grp_conv_1_fu_904_input_2_address1;
wire    grp_conv_1_fu_904_input_2_ce1;
wire   [4:0] grp_conv_1_fu_904_input_3_address0;
wire    grp_conv_1_fu_904_input_3_ce0;
wire   [4:0] grp_conv_1_fu_904_input_3_address1;
wire    grp_conv_1_fu_904_input_3_ce1;
wire   [4:0] grp_conv_1_fu_904_input_4_address0;
wire    grp_conv_1_fu_904_input_4_ce0;
wire   [4:0] grp_conv_1_fu_904_input_4_address1;
wire    grp_conv_1_fu_904_input_4_ce1;
wire   [4:0] grp_conv_1_fu_904_input_5_address0;
wire    grp_conv_1_fu_904_input_5_ce0;
wire   [4:0] grp_conv_1_fu_904_input_5_address1;
wire    grp_conv_1_fu_904_input_5_ce1;
wire   [4:0] grp_conv_1_fu_904_input_6_address0;
wire    grp_conv_1_fu_904_input_6_ce0;
wire   [4:0] grp_conv_1_fu_904_input_6_address1;
wire    grp_conv_1_fu_904_input_6_ce1;
wire   [4:0] grp_conv_1_fu_904_input_7_address0;
wire    grp_conv_1_fu_904_input_7_ce0;
wire   [4:0] grp_conv_1_fu_904_input_7_address1;
wire    grp_conv_1_fu_904_input_7_ce1;
wire   [4:0] grp_conv_1_fu_904_input_8_address0;
wire    grp_conv_1_fu_904_input_8_ce0;
wire   [4:0] grp_conv_1_fu_904_input_8_address1;
wire    grp_conv_1_fu_904_input_8_ce1;
wire   [4:0] grp_conv_1_fu_904_input_9_address0;
wire    grp_conv_1_fu_904_input_9_ce0;
wire   [4:0] grp_conv_1_fu_904_input_9_address1;
wire    grp_conv_1_fu_904_input_9_ce1;
wire   [4:0] grp_conv_1_fu_904_input_10_address0;
wire    grp_conv_1_fu_904_input_10_ce0;
wire   [4:0] grp_conv_1_fu_904_input_10_address1;
wire    grp_conv_1_fu_904_input_10_ce1;
wire   [4:0] grp_conv_1_fu_904_input_11_address0;
wire    grp_conv_1_fu_904_input_11_ce0;
wire   [4:0] grp_conv_1_fu_904_input_11_address1;
wire    grp_conv_1_fu_904_input_11_ce1;
wire   [4:0] grp_conv_1_fu_904_input_12_address0;
wire    grp_conv_1_fu_904_input_12_ce0;
wire   [4:0] grp_conv_1_fu_904_input_12_address1;
wire    grp_conv_1_fu_904_input_12_ce1;
wire   [4:0] grp_conv_1_fu_904_input_13_address0;
wire    grp_conv_1_fu_904_input_13_ce0;
wire   [4:0] grp_conv_1_fu_904_input_13_address1;
wire    grp_conv_1_fu_904_input_13_ce1;
wire   [4:0] grp_conv_1_fu_904_input_14_address0;
wire    grp_conv_1_fu_904_input_14_ce0;
wire   [4:0] grp_conv_1_fu_904_input_14_address1;
wire    grp_conv_1_fu_904_input_14_ce1;
wire   [4:0] grp_conv_1_fu_904_input_15_address0;
wire    grp_conv_1_fu_904_input_15_ce0;
wire   [4:0] grp_conv_1_fu_904_input_15_address1;
wire    grp_conv_1_fu_904_input_15_ce1;
wire   [4:0] grp_conv_1_fu_904_input_16_address0;
wire    grp_conv_1_fu_904_input_16_ce0;
wire   [4:0] grp_conv_1_fu_904_input_16_address1;
wire    grp_conv_1_fu_904_input_16_ce1;
wire   [4:0] grp_conv_1_fu_904_input_17_address0;
wire    grp_conv_1_fu_904_input_17_ce0;
wire   [4:0] grp_conv_1_fu_904_input_17_address1;
wire    grp_conv_1_fu_904_input_17_ce1;
wire   [4:0] grp_conv_1_fu_904_input_18_address0;
wire    grp_conv_1_fu_904_input_18_ce0;
wire   [4:0] grp_conv_1_fu_904_input_18_address1;
wire    grp_conv_1_fu_904_input_18_ce1;
wire   [4:0] grp_conv_1_fu_904_input_19_address0;
wire    grp_conv_1_fu_904_input_19_ce0;
wire   [4:0] grp_conv_1_fu_904_input_19_address1;
wire    grp_conv_1_fu_904_input_19_ce1;
wire   [4:0] grp_conv_1_fu_904_input_20_address0;
wire    grp_conv_1_fu_904_input_20_ce0;
wire   [4:0] grp_conv_1_fu_904_input_20_address1;
wire    grp_conv_1_fu_904_input_20_ce1;
wire   [4:0] grp_conv_1_fu_904_input_21_address0;
wire    grp_conv_1_fu_904_input_21_ce0;
wire   [4:0] grp_conv_1_fu_904_input_21_address1;
wire    grp_conv_1_fu_904_input_21_ce1;
wire   [4:0] grp_conv_1_fu_904_input_22_address0;
wire    grp_conv_1_fu_904_input_22_ce0;
wire   [4:0] grp_conv_1_fu_904_input_22_address1;
wire    grp_conv_1_fu_904_input_22_ce1;
wire   [4:0] grp_conv_1_fu_904_input_23_address0;
wire    grp_conv_1_fu_904_input_23_ce0;
wire   [4:0] grp_conv_1_fu_904_input_23_address1;
wire    grp_conv_1_fu_904_input_23_ce1;
wire   [4:0] grp_conv_1_fu_904_input_24_address0;
wire    grp_conv_1_fu_904_input_24_ce0;
wire   [4:0] grp_conv_1_fu_904_input_24_address1;
wire    grp_conv_1_fu_904_input_24_ce1;
wire   [4:0] grp_conv_1_fu_904_input_25_address0;
wire    grp_conv_1_fu_904_input_25_ce0;
wire   [4:0] grp_conv_1_fu_904_input_25_address1;
wire    grp_conv_1_fu_904_input_25_ce1;
wire   [4:0] grp_conv_1_fu_904_input_26_address0;
wire    grp_conv_1_fu_904_input_26_ce0;
wire   [4:0] grp_conv_1_fu_904_input_26_address1;
wire    grp_conv_1_fu_904_input_26_ce1;
wire   [4:0] grp_conv_1_fu_904_input_27_address0;
wire    grp_conv_1_fu_904_input_27_ce0;
wire   [4:0] grp_conv_1_fu_904_input_27_address1;
wire    grp_conv_1_fu_904_input_27_ce1;
wire   [11:0] grp_conv_1_fu_904_conv_out_address0;
wire    grp_conv_1_fu_904_conv_out_ce0;
wire    grp_conv_1_fu_904_conv_out_we0;
wire   [31:0] grp_conv_1_fu_904_conv_out_d0;
wire    grp_dense_out_fu_938_ap_start;
wire    grp_dense_out_fu_938_ap_done;
wire    grp_dense_out_fu_938_ap_idle;
wire    grp_dense_out_fu_938_ap_ready;
wire   [31:0] grp_dense_out_fu_938_prediction_Addr_A;
wire    grp_dense_out_fu_938_prediction_EN_A;
wire   [3:0] grp_dense_out_fu_938_prediction_WEN_A;
wire   [31:0] grp_dense_out_fu_938_prediction_Din_A;
wire   [4:0] grp_dense_out_fu_938_dense_2_out_address0;
wire    grp_dense_out_fu_938_dense_2_out_ce0;
wire    grp_conv_2_fu_950_ap_start;
wire    grp_conv_2_fu_950_ap_done;
wire    grp_conv_2_fu_950_ap_idle;
wire    grp_conv_2_fu_950_ap_ready;
wire   [10:0] grp_conv_2_fu_950_conv_out_address0;
wire    grp_conv_2_fu_950_conv_out_ce0;
wire    grp_conv_2_fu_950_conv_out_we0;
wire   [31:0] grp_conv_2_fu_950_conv_out_d0;
wire   [9:0] grp_conv_2_fu_950_max_pool_1_out_address0;
wire    grp_conv_2_fu_950_max_pool_1_out_ce0;
wire    grp_max_pool_1_fu_962_ap_start;
wire    grp_max_pool_1_fu_962_ap_done;
wire    grp_max_pool_1_fu_962_ap_idle;
wire    grp_max_pool_1_fu_962_ap_ready;
wire   [9:0] grp_max_pool_1_fu_962_max_pool_out_address0;
wire    grp_max_pool_1_fu_962_max_pool_out_ce0;
wire    grp_max_pool_1_fu_962_max_pool_out_we0;
wire   [31:0] grp_max_pool_1_fu_962_max_pool_out_d0;
wire   [11:0] grp_max_pool_1_fu_962_conv_1_out_address0;
wire    grp_max_pool_1_fu_962_conv_1_out_ce0;
wire    grp_max_pool_2_fu_970_ap_start;
wire    grp_max_pool_2_fu_970_ap_done;
wire    grp_max_pool_2_fu_970_ap_idle;
wire    grp_max_pool_2_fu_970_ap_ready;
wire   [8:0] grp_max_pool_2_fu_970_max_pool_out_address0;
wire    grp_max_pool_2_fu_970_max_pool_out_ce0;
wire    grp_max_pool_2_fu_970_max_pool_out_we0;
wire   [31:0] grp_max_pool_2_fu_970_max_pool_out_d0;
wire   [10:0] grp_max_pool_2_fu_970_conv_2_out_address0;
wire    grp_max_pool_2_fu_970_conv_2_out_ce0;
wire    grp_flat_fu_978_ap_start;
wire    grp_flat_fu_978_ap_done;
wire    grp_flat_fu_978_ap_idle;
wire    grp_flat_fu_978_ap_ready;
wire   [8:0] grp_flat_fu_978_flat_array_address0;
wire    grp_flat_fu_978_flat_array_ce0;
wire    grp_flat_fu_978_flat_array_we0;
wire   [31:0] grp_flat_fu_978_flat_array_d0;
wire   [8:0] grp_flat_fu_978_max_pool_2_out_address0;
wire    grp_flat_fu_978_max_pool_2_out_ce0;
reg   [9:0] ix_in_0_reg_778;
reg   [4:0] i_0_reg_790;
reg   [9:0] ix_in_1_reg_802;
reg   [4:0] j_0_reg_813;
reg   [5:0] i_0_i_reg_825;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state27;
reg   [31:0] sum_0_i_reg_836;
reg   [8:0] j_0_i_reg_848;
reg   [14:0] phi_mul_reg_859;
reg   [4:0] i_0_i30_reg_870;
wire    ap_CS_fsm_state40;
reg   [31:0] sum_0_i33_reg_881;
reg   [5:0] j_0_i34_reg_893;
reg    grp_conv_1_fu_904_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_dense_out_fu_938_ap_start_reg;
wire    ap_CS_fsm_state41;
reg    grp_conv_2_fu_950_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_max_pool_1_fu_962_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_max_pool_2_fu_970_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_flat_fu_978_ap_start_reg;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln27_fu_1054_p1;
wire   [63:0] zext_ln27_1_fu_1059_p1;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln14_7_fu_1145_p1;
wire   [63:0] zext_ln14_5_fu_1129_p1;
wire  signed [63:0] sext_ln14_fu_1273_p1;
wire   [63:0] zext_ln14_6_fu_1233_p1;
wire   [31:0] cnn_input_Addr_A_orig;
reg   [31:0] grp_fu_986_p0;
reg   [31:0] grp_fu_986_p1;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state32;
reg   [31:0] grp_fu_994_p0;
reg   [31:0] grp_fu_994_p1;
wire   [14:0] add_ln14_fu_1140_p2;
wire   [31:0] bitcast_ln19_fu_1150_p1;
wire   [7:0] tmp_fu_1154_p4;
wire   [22:0] trunc_ln19_fu_1164_p1;
wire   [0:0] icmp_ln19_1_fu_1174_p2;
wire   [0:0] icmp_ln19_fu_1168_p2;
wire   [0:0] or_ln19_fu_1180_p2;
wire   [0:0] grp_fu_1002_p2;
wire   [0:0] and_ln19_fu_1186_p2;
wire   [10:0] tmp_21_fu_1238_p3;
wire   [6:0] tmp_22_fu_1250_p3;
wire   [11:0] zext_ln14_8_fu_1246_p1;
wire   [11:0] zext_ln14_9_fu_1258_p1;
wire   [11:0] sub_ln14_fu_1262_p2;
wire   [11:0] add_ln14_3_fu_1268_p2;
wire   [31:0] bitcast_ln19_1_fu_1278_p1;
wire   [7:0] tmp_19_fu_1282_p4;
wire   [22:0] trunc_ln19_1_fu_1292_p1;
wire   [0:0] icmp_ln19_3_fu_1302_p2;
wire   [0:0] icmp_ln19_2_fu_1296_p2;
wire   [0:0] or_ln19_1_fu_1308_p2;
wire   [0:0] and_ln19_1_fu_1314_p2;
reg   [40:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 41'd1;
#0 grp_conv_1_fu_904_ap_start_reg = 1'b0;
#0 grp_dense_out_fu_938_ap_start_reg = 1'b0;
#0 grp_conv_2_fu_950_ap_start_reg = 1'b0;
#0 grp_max_pool_1_fu_962_ap_start_reg = 1'b0;
#0 grp_max_pool_2_fu_970_ap_start_reg = 1'b0;
#0 grp_flat_fu_978_ap_start_reg = 1'b0;
end

cnn_conv_1_out #(
    .DataWidth( 32 ),
    .AddressRange( 4056 ),
    .AddressWidth( 12 ))
conv_1_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_out_address0),
    .ce0(conv_1_out_ce0),
    .we0(conv_1_out_we0),
    .d0(grp_conv_1_fu_904_conv_out_d0),
    .q0(conv_1_out_q0)
);

cnn_max_pool_1_out #(
    .DataWidth( 32 ),
    .AddressRange( 1014 ),
    .AddressWidth( 10 ))
max_pool_1_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_1_out_address0),
    .ce0(max_pool_1_out_ce0),
    .we0(max_pool_1_out_we0),
    .d0(grp_max_pool_1_fu_962_max_pool_out_d0),
    .q0(max_pool_1_out_q0)
);

cnn_conv_2_out #(
    .DataWidth( 32 ),
    .AddressRange( 1936 ),
    .AddressWidth( 11 ))
conv_2_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_2_out_address0),
    .ce0(conv_2_out_ce0),
    .we0(conv_2_out_we0),
    .d0(grp_conv_2_fu_950_conv_out_d0),
    .q0(conv_2_out_q0)
);

cnn_max_pool_2_out #(
    .DataWidth( 32 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
max_pool_2_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_2_out_address0),
    .ce0(max_pool_2_out_ce0),
    .we0(max_pool_2_out_we0),
    .d0(grp_max_pool_2_fu_970_max_pool_out_d0),
    .q0(max_pool_2_out_q0)
);

cnn_max_pool_2_out #(
    .DataWidth( 32 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
flat_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_address0),
    .ce0(flat_array_ce0),
    .we0(flat_array_we0),
    .d0(grp_flat_fu_978_flat_array_d0),
    .q0(flat_array_q0)
);

cnn_dense_1_weights #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
dense_1_weights_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_1_weights_address0),
    .ce0(dense_1_weights_ce0),
    .q0(dense_1_weights_q0)
);

cnn_dense_1_bias #(
    .DataWidth( 32 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
dense_1_bias_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_1_bias_address0),
    .ce0(dense_1_bias_ce0),
    .q0(dense_1_bias_q0)
);

cnn_dense_1_out #(
    .DataWidth( 32 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
dense_1_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_1_out_address0),
    .ce0(dense_1_out_ce0),
    .we0(dense_1_out_we0),
    .d0(dense_1_out_d0),
    .q0(dense_1_out_q0)
);

cnn_dense_2_weights #(
    .DataWidth( 32 ),
    .AddressRange( 1500 ),
    .AddressWidth( 11 ))
dense_2_weights_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_2_weights_address0),
    .ce0(dense_2_weights_ce0),
    .q0(dense_2_weights_q0)
);

cnn_dense_2_bias #(
    .DataWidth( 32 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_bias_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_2_bias_address0),
    .ce0(dense_2_bias_ce0),
    .q0(dense_2_bias_q0)
);

cnn_dense_2_out #(
    .DataWidth( 32 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_2_out_address0),
    .ce0(dense_2_out_ce0),
    .we0(dense_2_out_we0),
    .d0(dense_2_out_d0),
    .q0(dense_2_out_q0)
);

cnn_CRTL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CRTL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CRTL_BUS_DATA_WIDTH ))
cnn_CRTL_BUS_s_axi_U(
    .AWVALID(s_axi_CRTL_BUS_AWVALID),
    .AWREADY(s_axi_CRTL_BUS_AWREADY),
    .AWADDR(s_axi_CRTL_BUS_AWADDR),
    .WVALID(s_axi_CRTL_BUS_WVALID),
    .WREADY(s_axi_CRTL_BUS_WREADY),
    .WDATA(s_axi_CRTL_BUS_WDATA),
    .WSTRB(s_axi_CRTL_BUS_WSTRB),
    .ARVALID(s_axi_CRTL_BUS_ARVALID),
    .ARREADY(s_axi_CRTL_BUS_ARREADY),
    .ARADDR(s_axi_CRTL_BUS_ARADDR),
    .RVALID(s_axi_CRTL_BUS_RVALID),
    .RREADY(s_axi_CRTL_BUS_RREADY),
    .RDATA(s_axi_CRTL_BUS_RDATA),
    .RRESP(s_axi_CRTL_BUS_RRESP),
    .BVALID(s_axi_CRTL_BUS_BVALID),
    .BREADY(s_axi_CRTL_BUS_BREADY),
    .BRESP(s_axi_CRTL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_0_address0),
    .ce0(conv_1_input_0_ce0),
    .we0(conv_1_input_0_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_0_q0),
    .address1(grp_conv_1_fu_904_input_0_address1),
    .ce1(conv_1_input_0_ce1),
    .q1(conv_1_input_0_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_1_address0),
    .ce0(conv_1_input_1_ce0),
    .we0(conv_1_input_1_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_1_q0),
    .address1(grp_conv_1_fu_904_input_1_address1),
    .ce1(conv_1_input_1_ce1),
    .q1(conv_1_input_1_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_2_address0),
    .ce0(conv_1_input_2_ce0),
    .we0(conv_1_input_2_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_2_q0),
    .address1(grp_conv_1_fu_904_input_2_address1),
    .ce1(conv_1_input_2_ce1),
    .q1(conv_1_input_2_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_3_address0),
    .ce0(conv_1_input_3_ce0),
    .we0(conv_1_input_3_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_3_q0),
    .address1(grp_conv_1_fu_904_input_3_address1),
    .ce1(conv_1_input_3_ce1),
    .q1(conv_1_input_3_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_4_address0),
    .ce0(conv_1_input_4_ce0),
    .we0(conv_1_input_4_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_4_q0),
    .address1(grp_conv_1_fu_904_input_4_address1),
    .ce1(conv_1_input_4_ce1),
    .q1(conv_1_input_4_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_5_address0),
    .ce0(conv_1_input_5_ce0),
    .we0(conv_1_input_5_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_5_q0),
    .address1(grp_conv_1_fu_904_input_5_address1),
    .ce1(conv_1_input_5_ce1),
    .q1(conv_1_input_5_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_6_address0),
    .ce0(conv_1_input_6_ce0),
    .we0(conv_1_input_6_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_6_q0),
    .address1(grp_conv_1_fu_904_input_6_address1),
    .ce1(conv_1_input_6_ce1),
    .q1(conv_1_input_6_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_7_address0),
    .ce0(conv_1_input_7_ce0),
    .we0(conv_1_input_7_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_7_q0),
    .address1(grp_conv_1_fu_904_input_7_address1),
    .ce1(conv_1_input_7_ce1),
    .q1(conv_1_input_7_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_8_address0),
    .ce0(conv_1_input_8_ce0),
    .we0(conv_1_input_8_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_8_q0),
    .address1(grp_conv_1_fu_904_input_8_address1),
    .ce1(conv_1_input_8_ce1),
    .q1(conv_1_input_8_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_9_address0),
    .ce0(conv_1_input_9_ce0),
    .we0(conv_1_input_9_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_9_q0),
    .address1(grp_conv_1_fu_904_input_9_address1),
    .ce1(conv_1_input_9_ce1),
    .q1(conv_1_input_9_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_10_address0),
    .ce0(conv_1_input_10_ce0),
    .we0(conv_1_input_10_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_10_q0),
    .address1(grp_conv_1_fu_904_input_10_address1),
    .ce1(conv_1_input_10_ce1),
    .q1(conv_1_input_10_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_11_address0),
    .ce0(conv_1_input_11_ce0),
    .we0(conv_1_input_11_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_11_q0),
    .address1(grp_conv_1_fu_904_input_11_address1),
    .ce1(conv_1_input_11_ce1),
    .q1(conv_1_input_11_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_12_address0),
    .ce0(conv_1_input_12_ce0),
    .we0(conv_1_input_12_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_12_q0),
    .address1(grp_conv_1_fu_904_input_12_address1),
    .ce1(conv_1_input_12_ce1),
    .q1(conv_1_input_12_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_13_address0),
    .ce0(conv_1_input_13_ce0),
    .we0(conv_1_input_13_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_13_q0),
    .address1(grp_conv_1_fu_904_input_13_address1),
    .ce1(conv_1_input_13_ce1),
    .q1(conv_1_input_13_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_14_address0),
    .ce0(conv_1_input_14_ce0),
    .we0(conv_1_input_14_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_14_q0),
    .address1(grp_conv_1_fu_904_input_14_address1),
    .ce1(conv_1_input_14_ce1),
    .q1(conv_1_input_14_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_15_address0),
    .ce0(conv_1_input_15_ce0),
    .we0(conv_1_input_15_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_15_q0),
    .address1(grp_conv_1_fu_904_input_15_address1),
    .ce1(conv_1_input_15_ce1),
    .q1(conv_1_input_15_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_16_address0),
    .ce0(conv_1_input_16_ce0),
    .we0(conv_1_input_16_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_16_q0),
    .address1(grp_conv_1_fu_904_input_16_address1),
    .ce1(conv_1_input_16_ce1),
    .q1(conv_1_input_16_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_17_address0),
    .ce0(conv_1_input_17_ce0),
    .we0(conv_1_input_17_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_17_q0),
    .address1(grp_conv_1_fu_904_input_17_address1),
    .ce1(conv_1_input_17_ce1),
    .q1(conv_1_input_17_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_18_address0),
    .ce0(conv_1_input_18_ce0),
    .we0(conv_1_input_18_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_18_q0),
    .address1(grp_conv_1_fu_904_input_18_address1),
    .ce1(conv_1_input_18_ce1),
    .q1(conv_1_input_18_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_19_address0),
    .ce0(conv_1_input_19_ce0),
    .we0(conv_1_input_19_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_19_q0),
    .address1(grp_conv_1_fu_904_input_19_address1),
    .ce1(conv_1_input_19_ce1),
    .q1(conv_1_input_19_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_20_address0),
    .ce0(conv_1_input_20_ce0),
    .we0(conv_1_input_20_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_20_q0),
    .address1(grp_conv_1_fu_904_input_20_address1),
    .ce1(conv_1_input_20_ce1),
    .q1(conv_1_input_20_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_21_address0),
    .ce0(conv_1_input_21_ce0),
    .we0(conv_1_input_21_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_21_q0),
    .address1(grp_conv_1_fu_904_input_21_address1),
    .ce1(conv_1_input_21_ce1),
    .q1(conv_1_input_21_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_22_address0),
    .ce0(conv_1_input_22_ce0),
    .we0(conv_1_input_22_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_22_q0),
    .address1(grp_conv_1_fu_904_input_22_address1),
    .ce1(conv_1_input_22_ce1),
    .q1(conv_1_input_22_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_23_address0),
    .ce0(conv_1_input_23_ce0),
    .we0(conv_1_input_23_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_23_q0),
    .address1(grp_conv_1_fu_904_input_23_address1),
    .ce1(conv_1_input_23_ce1),
    .q1(conv_1_input_23_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_24_address0),
    .ce0(conv_1_input_24_ce0),
    .we0(conv_1_input_24_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_24_q0),
    .address1(grp_conv_1_fu_904_input_24_address1),
    .ce1(conv_1_input_24_ce1),
    .q1(conv_1_input_24_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_25_address0),
    .ce0(conv_1_input_25_ce0),
    .we0(conv_1_input_25_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_25_q0),
    .address1(grp_conv_1_fu_904_input_25_address1),
    .ce1(conv_1_input_25_ce1),
    .q1(conv_1_input_25_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_26_address0),
    .ce0(conv_1_input_26_ce0),
    .we0(conv_1_input_26_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_26_q0),
    .address1(grp_conv_1_fu_904_input_26_address1),
    .ce1(conv_1_input_26_ce1),
    .q1(conv_1_input_26_q1)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_input_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_27_address0),
    .ce0(conv_1_input_27_ce0),
    .we0(conv_1_input_27_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_27_q0),
    .address1(grp_conv_1_fu_904_input_27_address1),
    .ce1(conv_1_input_27_ce1),
    .q1(conv_1_input_27_q1)
);

conv_1 grp_conv_1_fu_904(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_1_fu_904_ap_start),
    .ap_done(grp_conv_1_fu_904_ap_done),
    .ap_idle(grp_conv_1_fu_904_ap_idle),
    .ap_ready(grp_conv_1_fu_904_ap_ready),
    .input_0_address0(grp_conv_1_fu_904_input_0_address0),
    .input_0_ce0(grp_conv_1_fu_904_input_0_ce0),
    .input_0_q0(conv_1_input_0_q0),
    .input_0_address1(grp_conv_1_fu_904_input_0_address1),
    .input_0_ce1(grp_conv_1_fu_904_input_0_ce1),
    .input_0_q1(conv_1_input_0_q1),
    .input_1_address0(grp_conv_1_fu_904_input_1_address0),
    .input_1_ce0(grp_conv_1_fu_904_input_1_ce0),
    .input_1_q0(conv_1_input_1_q0),
    .input_1_address1(grp_conv_1_fu_904_input_1_address1),
    .input_1_ce1(grp_conv_1_fu_904_input_1_ce1),
    .input_1_q1(conv_1_input_1_q1),
    .input_2_address0(grp_conv_1_fu_904_input_2_address0),
    .input_2_ce0(grp_conv_1_fu_904_input_2_ce0),
    .input_2_q0(conv_1_input_2_q0),
    .input_2_address1(grp_conv_1_fu_904_input_2_address1),
    .input_2_ce1(grp_conv_1_fu_904_input_2_ce1),
    .input_2_q1(conv_1_input_2_q1),
    .input_3_address0(grp_conv_1_fu_904_input_3_address0),
    .input_3_ce0(grp_conv_1_fu_904_input_3_ce0),
    .input_3_q0(conv_1_input_3_q0),
    .input_3_address1(grp_conv_1_fu_904_input_3_address1),
    .input_3_ce1(grp_conv_1_fu_904_input_3_ce1),
    .input_3_q1(conv_1_input_3_q1),
    .input_4_address0(grp_conv_1_fu_904_input_4_address0),
    .input_4_ce0(grp_conv_1_fu_904_input_4_ce0),
    .input_4_q0(conv_1_input_4_q0),
    .input_4_address1(grp_conv_1_fu_904_input_4_address1),
    .input_4_ce1(grp_conv_1_fu_904_input_4_ce1),
    .input_4_q1(conv_1_input_4_q1),
    .input_5_address0(grp_conv_1_fu_904_input_5_address0),
    .input_5_ce0(grp_conv_1_fu_904_input_5_ce0),
    .input_5_q0(conv_1_input_5_q0),
    .input_5_address1(grp_conv_1_fu_904_input_5_address1),
    .input_5_ce1(grp_conv_1_fu_904_input_5_ce1),
    .input_5_q1(conv_1_input_5_q1),
    .input_6_address0(grp_conv_1_fu_904_input_6_address0),
    .input_6_ce0(grp_conv_1_fu_904_input_6_ce0),
    .input_6_q0(conv_1_input_6_q0),
    .input_6_address1(grp_conv_1_fu_904_input_6_address1),
    .input_6_ce1(grp_conv_1_fu_904_input_6_ce1),
    .input_6_q1(conv_1_input_6_q1),
    .input_7_address0(grp_conv_1_fu_904_input_7_address0),
    .input_7_ce0(grp_conv_1_fu_904_input_7_ce0),
    .input_7_q0(conv_1_input_7_q0),
    .input_7_address1(grp_conv_1_fu_904_input_7_address1),
    .input_7_ce1(grp_conv_1_fu_904_input_7_ce1),
    .input_7_q1(conv_1_input_7_q1),
    .input_8_address0(grp_conv_1_fu_904_input_8_address0),
    .input_8_ce0(grp_conv_1_fu_904_input_8_ce0),
    .input_8_q0(conv_1_input_8_q0),
    .input_8_address1(grp_conv_1_fu_904_input_8_address1),
    .input_8_ce1(grp_conv_1_fu_904_input_8_ce1),
    .input_8_q1(conv_1_input_8_q1),
    .input_9_address0(grp_conv_1_fu_904_input_9_address0),
    .input_9_ce0(grp_conv_1_fu_904_input_9_ce0),
    .input_9_q0(conv_1_input_9_q0),
    .input_9_address1(grp_conv_1_fu_904_input_9_address1),
    .input_9_ce1(grp_conv_1_fu_904_input_9_ce1),
    .input_9_q1(conv_1_input_9_q1),
    .input_10_address0(grp_conv_1_fu_904_input_10_address0),
    .input_10_ce0(grp_conv_1_fu_904_input_10_ce0),
    .input_10_q0(conv_1_input_10_q0),
    .input_10_address1(grp_conv_1_fu_904_input_10_address1),
    .input_10_ce1(grp_conv_1_fu_904_input_10_ce1),
    .input_10_q1(conv_1_input_10_q1),
    .input_11_address0(grp_conv_1_fu_904_input_11_address0),
    .input_11_ce0(grp_conv_1_fu_904_input_11_ce0),
    .input_11_q0(conv_1_input_11_q0),
    .input_11_address1(grp_conv_1_fu_904_input_11_address1),
    .input_11_ce1(grp_conv_1_fu_904_input_11_ce1),
    .input_11_q1(conv_1_input_11_q1),
    .input_12_address0(grp_conv_1_fu_904_input_12_address0),
    .input_12_ce0(grp_conv_1_fu_904_input_12_ce0),
    .input_12_q0(conv_1_input_12_q0),
    .input_12_address1(grp_conv_1_fu_904_input_12_address1),
    .input_12_ce1(grp_conv_1_fu_904_input_12_ce1),
    .input_12_q1(conv_1_input_12_q1),
    .input_13_address0(grp_conv_1_fu_904_input_13_address0),
    .input_13_ce0(grp_conv_1_fu_904_input_13_ce0),
    .input_13_q0(conv_1_input_13_q0),
    .input_13_address1(grp_conv_1_fu_904_input_13_address1),
    .input_13_ce1(grp_conv_1_fu_904_input_13_ce1),
    .input_13_q1(conv_1_input_13_q1),
    .input_14_address0(grp_conv_1_fu_904_input_14_address0),
    .input_14_ce0(grp_conv_1_fu_904_input_14_ce0),
    .input_14_q0(conv_1_input_14_q0),
    .input_14_address1(grp_conv_1_fu_904_input_14_address1),
    .input_14_ce1(grp_conv_1_fu_904_input_14_ce1),
    .input_14_q1(conv_1_input_14_q1),
    .input_15_address0(grp_conv_1_fu_904_input_15_address0),
    .input_15_ce0(grp_conv_1_fu_904_input_15_ce0),
    .input_15_q0(conv_1_input_15_q0),
    .input_15_address1(grp_conv_1_fu_904_input_15_address1),
    .input_15_ce1(grp_conv_1_fu_904_input_15_ce1),
    .input_15_q1(conv_1_input_15_q1),
    .input_16_address0(grp_conv_1_fu_904_input_16_address0),
    .input_16_ce0(grp_conv_1_fu_904_input_16_ce0),
    .input_16_q0(conv_1_input_16_q0),
    .input_16_address1(grp_conv_1_fu_904_input_16_address1),
    .input_16_ce1(grp_conv_1_fu_904_input_16_ce1),
    .input_16_q1(conv_1_input_16_q1),
    .input_17_address0(grp_conv_1_fu_904_input_17_address0),
    .input_17_ce0(grp_conv_1_fu_904_input_17_ce0),
    .input_17_q0(conv_1_input_17_q0),
    .input_17_address1(grp_conv_1_fu_904_input_17_address1),
    .input_17_ce1(grp_conv_1_fu_904_input_17_ce1),
    .input_17_q1(conv_1_input_17_q1),
    .input_18_address0(grp_conv_1_fu_904_input_18_address0),
    .input_18_ce0(grp_conv_1_fu_904_input_18_ce0),
    .input_18_q0(conv_1_input_18_q0),
    .input_18_address1(grp_conv_1_fu_904_input_18_address1),
    .input_18_ce1(grp_conv_1_fu_904_input_18_ce1),
    .input_18_q1(conv_1_input_18_q1),
    .input_19_address0(grp_conv_1_fu_904_input_19_address0),
    .input_19_ce0(grp_conv_1_fu_904_input_19_ce0),
    .input_19_q0(conv_1_input_19_q0),
    .input_19_address1(grp_conv_1_fu_904_input_19_address1),
    .input_19_ce1(grp_conv_1_fu_904_input_19_ce1),
    .input_19_q1(conv_1_input_19_q1),
    .input_20_address0(grp_conv_1_fu_904_input_20_address0),
    .input_20_ce0(grp_conv_1_fu_904_input_20_ce0),
    .input_20_q0(conv_1_input_20_q0),
    .input_20_address1(grp_conv_1_fu_904_input_20_address1),
    .input_20_ce1(grp_conv_1_fu_904_input_20_ce1),
    .input_20_q1(conv_1_input_20_q1),
    .input_21_address0(grp_conv_1_fu_904_input_21_address0),
    .input_21_ce0(grp_conv_1_fu_904_input_21_ce0),
    .input_21_q0(conv_1_input_21_q0),
    .input_21_address1(grp_conv_1_fu_904_input_21_address1),
    .input_21_ce1(grp_conv_1_fu_904_input_21_ce1),
    .input_21_q1(conv_1_input_21_q1),
    .input_22_address0(grp_conv_1_fu_904_input_22_address0),
    .input_22_ce0(grp_conv_1_fu_904_input_22_ce0),
    .input_22_q0(conv_1_input_22_q0),
    .input_22_address1(grp_conv_1_fu_904_input_22_address1),
    .input_22_ce1(grp_conv_1_fu_904_input_22_ce1),
    .input_22_q1(conv_1_input_22_q1),
    .input_23_address0(grp_conv_1_fu_904_input_23_address0),
    .input_23_ce0(grp_conv_1_fu_904_input_23_ce0),
    .input_23_q0(conv_1_input_23_q0),
    .input_23_address1(grp_conv_1_fu_904_input_23_address1),
    .input_23_ce1(grp_conv_1_fu_904_input_23_ce1),
    .input_23_q1(conv_1_input_23_q1),
    .input_24_address0(grp_conv_1_fu_904_input_24_address0),
    .input_24_ce0(grp_conv_1_fu_904_input_24_ce0),
    .input_24_q0(conv_1_input_24_q0),
    .input_24_address1(grp_conv_1_fu_904_input_24_address1),
    .input_24_ce1(grp_conv_1_fu_904_input_24_ce1),
    .input_24_q1(conv_1_input_24_q1),
    .input_25_address0(grp_conv_1_fu_904_input_25_address0),
    .input_25_ce0(grp_conv_1_fu_904_input_25_ce0),
    .input_25_q0(conv_1_input_25_q0),
    .input_25_address1(grp_conv_1_fu_904_input_25_address1),
    .input_25_ce1(grp_conv_1_fu_904_input_25_ce1),
    .input_25_q1(conv_1_input_25_q1),
    .input_26_address0(grp_conv_1_fu_904_input_26_address0),
    .input_26_ce0(grp_conv_1_fu_904_input_26_ce0),
    .input_26_q0(conv_1_input_26_q0),
    .input_26_address1(grp_conv_1_fu_904_input_26_address1),
    .input_26_ce1(grp_conv_1_fu_904_input_26_ce1),
    .input_26_q1(conv_1_input_26_q1),
    .input_27_address0(grp_conv_1_fu_904_input_27_address0),
    .input_27_ce0(grp_conv_1_fu_904_input_27_ce0),
    .input_27_q0(conv_1_input_27_q0),
    .input_27_address1(grp_conv_1_fu_904_input_27_address1),
    .input_27_ce1(grp_conv_1_fu_904_input_27_ce1),
    .input_27_q1(conv_1_input_27_q1),
    .conv_out_address0(grp_conv_1_fu_904_conv_out_address0),
    .conv_out_ce0(grp_conv_1_fu_904_conv_out_ce0),
    .conv_out_we0(grp_conv_1_fu_904_conv_out_we0),
    .conv_out_d0(grp_conv_1_fu_904_conv_out_d0)
);

dense_out grp_dense_out_fu_938(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dense_out_fu_938_ap_start),
    .ap_done(grp_dense_out_fu_938_ap_done),
    .ap_idle(grp_dense_out_fu_938_ap_idle),
    .ap_ready(grp_dense_out_fu_938_ap_ready),
    .prediction_Addr_A(grp_dense_out_fu_938_prediction_Addr_A),
    .prediction_EN_A(grp_dense_out_fu_938_prediction_EN_A),
    .prediction_WEN_A(grp_dense_out_fu_938_prediction_WEN_A),
    .prediction_Din_A(grp_dense_out_fu_938_prediction_Din_A),
    .prediction_Dout_A(32'd0),
    .dense_2_out_address0(grp_dense_out_fu_938_dense_2_out_address0),
    .dense_2_out_ce0(grp_dense_out_fu_938_dense_2_out_ce0),
    .dense_2_out_q0(dense_2_out_q0)
);

conv_2 grp_conv_2_fu_950(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_2_fu_950_ap_start),
    .ap_done(grp_conv_2_fu_950_ap_done),
    .ap_idle(grp_conv_2_fu_950_ap_idle),
    .ap_ready(grp_conv_2_fu_950_ap_ready),
    .conv_out_address0(grp_conv_2_fu_950_conv_out_address0),
    .conv_out_ce0(grp_conv_2_fu_950_conv_out_ce0),
    .conv_out_we0(grp_conv_2_fu_950_conv_out_we0),
    .conv_out_d0(grp_conv_2_fu_950_conv_out_d0),
    .max_pool_1_out_address0(grp_conv_2_fu_950_max_pool_1_out_address0),
    .max_pool_1_out_ce0(grp_conv_2_fu_950_max_pool_1_out_ce0),
    .max_pool_1_out_q0(max_pool_1_out_q0)
);

max_pool_1 grp_max_pool_1_fu_962(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_max_pool_1_fu_962_ap_start),
    .ap_done(grp_max_pool_1_fu_962_ap_done),
    .ap_idle(grp_max_pool_1_fu_962_ap_idle),
    .ap_ready(grp_max_pool_1_fu_962_ap_ready),
    .max_pool_out_address0(grp_max_pool_1_fu_962_max_pool_out_address0),
    .max_pool_out_ce0(grp_max_pool_1_fu_962_max_pool_out_ce0),
    .max_pool_out_we0(grp_max_pool_1_fu_962_max_pool_out_we0),
    .max_pool_out_d0(grp_max_pool_1_fu_962_max_pool_out_d0),
    .conv_1_out_address0(grp_max_pool_1_fu_962_conv_1_out_address0),
    .conv_1_out_ce0(grp_max_pool_1_fu_962_conv_1_out_ce0),
    .conv_1_out_q0(conv_1_out_q0)
);

max_pool_2 grp_max_pool_2_fu_970(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_max_pool_2_fu_970_ap_start),
    .ap_done(grp_max_pool_2_fu_970_ap_done),
    .ap_idle(grp_max_pool_2_fu_970_ap_idle),
    .ap_ready(grp_max_pool_2_fu_970_ap_ready),
    .max_pool_out_address0(grp_max_pool_2_fu_970_max_pool_out_address0),
    .max_pool_out_ce0(grp_max_pool_2_fu_970_max_pool_out_ce0),
    .max_pool_out_we0(grp_max_pool_2_fu_970_max_pool_out_we0),
    .max_pool_out_d0(grp_max_pool_2_fu_970_max_pool_out_d0),
    .conv_2_out_address0(grp_max_pool_2_fu_970_conv_2_out_address0),
    .conv_2_out_ce0(grp_max_pool_2_fu_970_conv_2_out_ce0),
    .conv_2_out_q0(conv_2_out_q0)
);

flat grp_flat_fu_978(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_flat_fu_978_ap_start),
    .ap_done(grp_flat_fu_978_ap_done),
    .ap_idle(grp_flat_fu_978_ap_idle),
    .ap_ready(grp_flat_fu_978_ap_ready),
    .flat_array_address0(grp_flat_fu_978_flat_array_address0),
    .flat_array_ce0(grp_flat_fu_978_flat_array_ce0),
    .flat_array_we0(grp_flat_fu_978_flat_array_we0),
    .flat_array_d0(grp_flat_fu_978_flat_array_d0),
    .max_pool_2_out_address0(grp_flat_fu_978_max_pool_2_out_address0),
    .max_pool_2_out_ce0(grp_flat_fu_978_max_pool_2_out_ce0),
    .max_pool_2_out_q0(max_pool_2_out_q0)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U76(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_986_p0),
    .din1(grp_fu_986_p1),
    .ce(1'b1),
    .dout(grp_fu_986_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U77(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_994_p0),
    .din1(grp_fu_994_p1),
    .ce(1'b1),
    .dout(grp_fu_994_p2)
);

cnn_fcmp_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32ndEe_U78(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_986_p2),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_1002_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_1_fu_904_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln23_fu_1024_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_conv_1_fu_904_ap_start_reg <= 1'b1;
        end else if ((grp_conv_1_fu_904_ap_ready == 1'b1)) begin
            grp_conv_1_fu_904_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_2_fu_950_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_conv_2_fu_950_ap_start_reg <= 1'b1;
        end else if ((grp_conv_2_fu_950_ap_ready == 1'b1)) begin
            grp_conv_2_fu_950_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dense_out_fu_938_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln9_1_fu_1201_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
            grp_dense_out_fu_938_ap_start_reg <= 1'b1;
        end else if ((grp_dense_out_fu_938_ap_ready == 1'b1)) begin
            grp_dense_out_fu_938_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_flat_fu_978_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_flat_fu_978_ap_start_reg <= 1'b1;
        end else if ((grp_flat_fu_978_ap_ready == 1'b1)) begin
            grp_flat_fu_978_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_max_pool_1_fu_962_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_max_pool_1_fu_962_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_1_fu_962_ap_ready == 1'b1)) begin
            grp_max_pool_1_fu_962_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_max_pool_2_fu_970_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_max_pool_2_fu_970_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_2_fu_970_ap_ready == 1'b1)) begin
            grp_max_pool_2_fu_970_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_fu_1097_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        i_0_i30_reg_870 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        i_0_i30_reg_870 <= i_2_reg_1425;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        i_0_i_reg_825 <= i_1_reg_1363;
    end else if (((grp_flat_fu_978_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        i_0_i_reg_825 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_1042_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_0_reg_790 <= i_reg_1332;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_790 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_1042_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ix_in_0_reg_778 <= ix_in_reg_1337;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ix_in_0_reg_778 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ix_in_1_reg_802 <= add_ln28_fu_1091_p2;
    end else if (((icmp_ln23_fu_1024_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ix_in_1_reg_802 <= ix_in_0_reg_778;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        j_0_i34_reg_893 <= j_2_reg_1444;
    end else if (((icmp_ln9_1_fu_1201_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        j_0_i34_reg_893 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        j_0_i_reg_848 <= j_reg_1382;
    end else if (((icmp_ln9_fu_1097_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        j_0_i_reg_848 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        j_0_reg_813 <= j_1_reg_1345;
    end else if (((icmp_ln23_fu_1024_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_0_reg_813 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        phi_mul_reg_859 <= add_ln14_4_reg_1387;
    end else if (((icmp_ln9_fu_1097_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        phi_mul_reg_859 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        sum_0_i33_reg_881 <= grp_fu_986_p2;
    end else if (((icmp_ln9_1_fu_1201_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        sum_0_i33_reg_881 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        sum_0_i_reg_836 <= grp_fu_986_p2;
    end else if (((icmp_ln9_fu_1097_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        sum_0_i_reg_836 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_fu_1117_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        add_ln14_4_reg_1387 <= add_ln14_4_fu_1134_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        i_1_reg_1363 <= i_1_fu_1103_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        i_2_reg_1425 <= i_2_fu_1207_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_1332 <= i_fu_1030_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_fu_1024_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ix_in_reg_1337 <= ix_in_fu_1036_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_1_reg_1345 <= j_1_fu_1048_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        j_2_reg_1444 <= j_2_fu_1227_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        j_reg_1382 <= j_fu_1123_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state18))) begin
        reg_1008 <= grp_fu_994_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state26))) begin
        reg_1019 <= grp_fu_986_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_1_fu_1201_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        zext_ln13_3_reg_1436[4 : 0] <= zext_ln13_3_fu_1217_p1[4 : 0];
        zext_ln14_4_reg_1430[4 : 0] <= zext_ln14_4_fu_1213_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_fu_1097_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        zext_ln13_reg_1374[5 : 0] <= zext_ln13_fu_1113_p1[5 : 0];
        zext_ln14_reg_1368[5 : 0] <= zext_ln14_fu_1109_p1[5 : 0];
    end
end

always @ (*) begin
    if (((grp_dense_out_fu_938_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_dense_out_fu_938_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cnn_input_EN_A = 1'b1;
    end else begin
        cnn_input_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_0_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_0_address0 = grp_conv_1_fu_904_input_0_address0;
    end else begin
        conv_1_input_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_0_ce0 = grp_conv_1_fu_904_input_0_ce0;
    end else begin
        conv_1_input_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_0_ce1 = grp_conv_1_fu_904_input_0_ce1;
    end else begin
        conv_1_input_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_0_we0 = 1'b1;
    end else begin
        conv_1_input_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_10_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_10_address0 = grp_conv_1_fu_904_input_10_address0;
    end else begin
        conv_1_input_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_10_ce0 = grp_conv_1_fu_904_input_10_ce0;
    end else begin
        conv_1_input_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_10_ce1 = grp_conv_1_fu_904_input_10_ce1;
    end else begin
        conv_1_input_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd10) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_10_we0 = 1'b1;
    end else begin
        conv_1_input_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_11_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_11_address0 = grp_conv_1_fu_904_input_11_address0;
    end else begin
        conv_1_input_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_11_ce0 = grp_conv_1_fu_904_input_11_ce0;
    end else begin
        conv_1_input_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_11_ce1 = grp_conv_1_fu_904_input_11_ce1;
    end else begin
        conv_1_input_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd11) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_11_we0 = 1'b1;
    end else begin
        conv_1_input_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_12_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_12_address0 = grp_conv_1_fu_904_input_12_address0;
    end else begin
        conv_1_input_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_12_ce0 = grp_conv_1_fu_904_input_12_ce0;
    end else begin
        conv_1_input_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_12_ce1 = grp_conv_1_fu_904_input_12_ce1;
    end else begin
        conv_1_input_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd12) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_12_we0 = 1'b1;
    end else begin
        conv_1_input_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_13_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_13_address0 = grp_conv_1_fu_904_input_13_address0;
    end else begin
        conv_1_input_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_13_ce0 = grp_conv_1_fu_904_input_13_ce0;
    end else begin
        conv_1_input_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_13_ce1 = grp_conv_1_fu_904_input_13_ce1;
    end else begin
        conv_1_input_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd13) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_13_we0 = 1'b1;
    end else begin
        conv_1_input_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_14_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_14_address0 = grp_conv_1_fu_904_input_14_address0;
    end else begin
        conv_1_input_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_14_ce0 = grp_conv_1_fu_904_input_14_ce0;
    end else begin
        conv_1_input_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_14_ce1 = grp_conv_1_fu_904_input_14_ce1;
    end else begin
        conv_1_input_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd14) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_14_we0 = 1'b1;
    end else begin
        conv_1_input_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_15_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_15_address0 = grp_conv_1_fu_904_input_15_address0;
    end else begin
        conv_1_input_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_15_ce0 = grp_conv_1_fu_904_input_15_ce0;
    end else begin
        conv_1_input_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_15_ce1 = grp_conv_1_fu_904_input_15_ce1;
    end else begin
        conv_1_input_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd15) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_15_we0 = 1'b1;
    end else begin
        conv_1_input_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_16_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_16_address0 = grp_conv_1_fu_904_input_16_address0;
    end else begin
        conv_1_input_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_16_ce0 = grp_conv_1_fu_904_input_16_ce0;
    end else begin
        conv_1_input_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_16_ce1 = grp_conv_1_fu_904_input_16_ce1;
    end else begin
        conv_1_input_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd16) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_16_we0 = 1'b1;
    end else begin
        conv_1_input_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_17_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_17_address0 = grp_conv_1_fu_904_input_17_address0;
    end else begin
        conv_1_input_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_17_ce0 = grp_conv_1_fu_904_input_17_ce0;
    end else begin
        conv_1_input_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_17_ce1 = grp_conv_1_fu_904_input_17_ce1;
    end else begin
        conv_1_input_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd17) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_17_we0 = 1'b1;
    end else begin
        conv_1_input_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_18_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_18_address0 = grp_conv_1_fu_904_input_18_address0;
    end else begin
        conv_1_input_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_18_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_18_ce0 = grp_conv_1_fu_904_input_18_ce0;
    end else begin
        conv_1_input_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_18_ce1 = grp_conv_1_fu_904_input_18_ce1;
    end else begin
        conv_1_input_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd18) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_18_we0 = 1'b1;
    end else begin
        conv_1_input_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_19_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_19_address0 = grp_conv_1_fu_904_input_19_address0;
    end else begin
        conv_1_input_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_19_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_19_ce0 = grp_conv_1_fu_904_input_19_ce0;
    end else begin
        conv_1_input_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_19_ce1 = grp_conv_1_fu_904_input_19_ce1;
    end else begin
        conv_1_input_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd19) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_19_we0 = 1'b1;
    end else begin
        conv_1_input_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_1_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_1_address0 = grp_conv_1_fu_904_input_1_address0;
    end else begin
        conv_1_input_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_1_ce0 = grp_conv_1_fu_904_input_1_ce0;
    end else begin
        conv_1_input_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_1_ce1 = grp_conv_1_fu_904_input_1_ce1;
    end else begin
        conv_1_input_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_1_we0 = 1'b1;
    end else begin
        conv_1_input_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_20_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_20_address0 = grp_conv_1_fu_904_input_20_address0;
    end else begin
        conv_1_input_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_20_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_20_ce0 = grp_conv_1_fu_904_input_20_ce0;
    end else begin
        conv_1_input_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_20_ce1 = grp_conv_1_fu_904_input_20_ce1;
    end else begin
        conv_1_input_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd20) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_20_we0 = 1'b1;
    end else begin
        conv_1_input_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_21_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_21_address0 = grp_conv_1_fu_904_input_21_address0;
    end else begin
        conv_1_input_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_21_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_21_ce0 = grp_conv_1_fu_904_input_21_ce0;
    end else begin
        conv_1_input_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_21_ce1 = grp_conv_1_fu_904_input_21_ce1;
    end else begin
        conv_1_input_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd21) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_21_we0 = 1'b1;
    end else begin
        conv_1_input_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_22_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_22_address0 = grp_conv_1_fu_904_input_22_address0;
    end else begin
        conv_1_input_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_22_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_22_ce0 = grp_conv_1_fu_904_input_22_ce0;
    end else begin
        conv_1_input_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_22_ce1 = grp_conv_1_fu_904_input_22_ce1;
    end else begin
        conv_1_input_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd22) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_22_we0 = 1'b1;
    end else begin
        conv_1_input_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_23_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_23_address0 = grp_conv_1_fu_904_input_23_address0;
    end else begin
        conv_1_input_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_23_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_23_ce0 = grp_conv_1_fu_904_input_23_ce0;
    end else begin
        conv_1_input_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_23_ce1 = grp_conv_1_fu_904_input_23_ce1;
    end else begin
        conv_1_input_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd23) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_23_we0 = 1'b1;
    end else begin
        conv_1_input_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_24_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_24_address0 = grp_conv_1_fu_904_input_24_address0;
    end else begin
        conv_1_input_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_24_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_24_ce0 = grp_conv_1_fu_904_input_24_ce0;
    end else begin
        conv_1_input_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_24_ce1 = grp_conv_1_fu_904_input_24_ce1;
    end else begin
        conv_1_input_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd24) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_24_we0 = 1'b1;
    end else begin
        conv_1_input_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_25_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_25_address0 = grp_conv_1_fu_904_input_25_address0;
    end else begin
        conv_1_input_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_25_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_25_ce0 = grp_conv_1_fu_904_input_25_ce0;
    end else begin
        conv_1_input_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_25_ce1 = grp_conv_1_fu_904_input_25_ce1;
    end else begin
        conv_1_input_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd25) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_25_we0 = 1'b1;
    end else begin
        conv_1_input_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_26_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_26_address0 = grp_conv_1_fu_904_input_26_address0;
    end else begin
        conv_1_input_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_26_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_26_ce0 = grp_conv_1_fu_904_input_26_ce0;
    end else begin
        conv_1_input_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_26_ce1 = grp_conv_1_fu_904_input_26_ce1;
    end else begin
        conv_1_input_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd26) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_26_we0 = 1'b1;
    end else begin
        conv_1_input_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_27_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_27_address0 = grp_conv_1_fu_904_input_27_address0;
    end else begin
        conv_1_input_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_27_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_27_ce0 = grp_conv_1_fu_904_input_27_ce0;
    end else begin
        conv_1_input_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_27_ce1 = grp_conv_1_fu_904_input_27_ce1;
    end else begin
        conv_1_input_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((i_0_reg_790 == 5'd27) | ((i_0_reg_790 == 5'd28) | ((i_0_reg_790 == 5'd29) | ((i_0_reg_790 == 5'd30) | (i_0_reg_790 == 5'd31))))))) begin
        conv_1_input_27_we0 = 1'b1;
    end else begin
        conv_1_input_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_2_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_2_address0 = grp_conv_1_fu_904_input_2_address0;
    end else begin
        conv_1_input_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_2_ce0 = grp_conv_1_fu_904_input_2_ce0;
    end else begin
        conv_1_input_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_2_ce1 = grp_conv_1_fu_904_input_2_ce1;
    end else begin
        conv_1_input_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_2_we0 = 1'b1;
    end else begin
        conv_1_input_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_3_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_3_address0 = grp_conv_1_fu_904_input_3_address0;
    end else begin
        conv_1_input_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_3_ce0 = grp_conv_1_fu_904_input_3_ce0;
    end else begin
        conv_1_input_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_3_ce1 = grp_conv_1_fu_904_input_3_ce1;
    end else begin
        conv_1_input_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_3_we0 = 1'b1;
    end else begin
        conv_1_input_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_4_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_4_address0 = grp_conv_1_fu_904_input_4_address0;
    end else begin
        conv_1_input_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_4_ce0 = grp_conv_1_fu_904_input_4_ce0;
    end else begin
        conv_1_input_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_4_ce1 = grp_conv_1_fu_904_input_4_ce1;
    end else begin
        conv_1_input_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd4) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_4_we0 = 1'b1;
    end else begin
        conv_1_input_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_5_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_5_address0 = grp_conv_1_fu_904_input_5_address0;
    end else begin
        conv_1_input_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_5_ce0 = grp_conv_1_fu_904_input_5_ce0;
    end else begin
        conv_1_input_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_5_ce1 = grp_conv_1_fu_904_input_5_ce1;
    end else begin
        conv_1_input_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd5) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_5_we0 = 1'b1;
    end else begin
        conv_1_input_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_6_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_6_address0 = grp_conv_1_fu_904_input_6_address0;
    end else begin
        conv_1_input_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_6_ce0 = grp_conv_1_fu_904_input_6_ce0;
    end else begin
        conv_1_input_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_6_ce1 = grp_conv_1_fu_904_input_6_ce1;
    end else begin
        conv_1_input_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd6) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_6_we0 = 1'b1;
    end else begin
        conv_1_input_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_7_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_7_address0 = grp_conv_1_fu_904_input_7_address0;
    end else begin
        conv_1_input_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_7_ce0 = grp_conv_1_fu_904_input_7_ce0;
    end else begin
        conv_1_input_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_7_ce1 = grp_conv_1_fu_904_input_7_ce1;
    end else begin
        conv_1_input_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd7) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_7_we0 = 1'b1;
    end else begin
        conv_1_input_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_8_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_8_address0 = grp_conv_1_fu_904_input_8_address0;
    end else begin
        conv_1_input_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_8_ce0 = grp_conv_1_fu_904_input_8_ce0;
    end else begin
        conv_1_input_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_8_ce1 = grp_conv_1_fu_904_input_8_ce1;
    end else begin
        conv_1_input_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd8) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_8_we0 = 1'b1;
    end else begin
        conv_1_input_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_9_address0 = zext_ln27_1_fu_1059_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_9_address0 = grp_conv_1_fu_904_input_9_address0;
    end else begin
        conv_1_input_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_9_ce0 = grp_conv_1_fu_904_input_9_ce0;
    end else begin
        conv_1_input_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_9_ce1 = grp_conv_1_fu_904_input_9_ce1;
    end else begin
        conv_1_input_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((i_0_reg_790 == 5'd9) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_1_input_9_we0 = 1'b1;
    end else begin
        conv_1_input_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_out_address0 = grp_max_pool_1_fu_962_conv_1_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_out_address0 = grp_conv_1_fu_904_conv_out_address0;
    end else begin
        conv_1_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_out_ce0 = grp_max_pool_1_fu_962_conv_1_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_out_ce0 = grp_conv_1_fu_904_conv_out_ce0;
    end else begin
        conv_1_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_out_we0 = grp_conv_1_fu_904_conv_out_we0;
    end else begin
        conv_1_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_2_out_address0 = grp_max_pool_2_fu_970_conv_2_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        conv_2_out_address0 = grp_conv_2_fu_950_conv_out_address0;
    end else begin
        conv_2_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_2_out_ce0 = grp_max_pool_2_fu_970_conv_2_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        conv_2_out_ce0 = grp_conv_2_fu_950_conv_out_ce0;
    end else begin
        conv_2_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        conv_2_out_we0 = grp_conv_2_fu_950_conv_out_we0;
    end else begin
        conv_2_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        dense_1_bias_ce0 = 1'b1;
    end else begin
        dense_1_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_1_out_address0 = zext_ln14_6_fu_1233_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        dense_1_out_address0 = zext_ln14_reg_1368;
    end else begin
        dense_1_out_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state29))) begin
        dense_1_out_ce0 = 1'b1;
    end else begin
        dense_1_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        dense_1_out_we0 = 1'b1;
    end else begin
        dense_1_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        dense_1_weights_ce0 = 1'b1;
    end else begin
        dense_1_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_2_bias_ce0 = 1'b1;
    end else begin
        dense_2_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        dense_2_out_address0 = zext_ln14_4_reg_1430;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        dense_2_out_address0 = grp_dense_out_fu_938_dense_2_out_address0;
    end else begin
        dense_2_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        dense_2_out_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        dense_2_out_ce0 = grp_dense_out_fu_938_dense_2_out_ce0;
    end else begin
        dense_2_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        dense_2_out_we0 = 1'b1;
    end else begin
        dense_2_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_2_weights_ce0 = 1'b1;
    end else begin
        dense_2_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        flat_array_address0 = zext_ln14_5_fu_1129_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        flat_array_address0 = grp_flat_fu_978_flat_array_address0;
    end else begin
        flat_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        flat_array_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        flat_array_ce0 = grp_flat_fu_978_flat_array_ce0;
    end else begin
        flat_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        flat_array_we0 = grp_flat_fu_978_flat_array_we0;
    end else begin
        flat_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32))) begin
        grp_fu_986_p0 = sum_0_i33_reg_881;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19))) begin
        grp_fu_986_p0 = sum_0_i_reg_836;
    end else begin
        grp_fu_986_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_986_p1 = dense_2_bias_q0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_986_p1 = dense_1_bias_q0;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state19))) begin
        grp_fu_986_p1 = reg_1008;
    end else begin
        grp_fu_986_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_994_p0 = dense_1_out_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_994_p0 = flat_array_q0;
    end else begin
        grp_fu_994_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_994_p1 = dense_2_weights_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_994_p1 = dense_1_weights_q0;
    end else begin
        grp_fu_994_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        max_pool_1_out_address0 = grp_max_pool_1_fu_962_max_pool_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_pool_1_out_address0 = grp_conv_2_fu_950_max_pool_1_out_address0;
    end else begin
        max_pool_1_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        max_pool_1_out_ce0 = grp_max_pool_1_fu_962_max_pool_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_pool_1_out_ce0 = grp_conv_2_fu_950_max_pool_1_out_ce0;
    end else begin
        max_pool_1_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        max_pool_1_out_we0 = grp_max_pool_1_fu_962_max_pool_out_we0;
    end else begin
        max_pool_1_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        max_pool_2_out_address0 = grp_flat_fu_978_max_pool_2_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        max_pool_2_out_address0 = grp_max_pool_2_fu_970_max_pool_out_address0;
    end else begin
        max_pool_2_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        max_pool_2_out_ce0 = grp_flat_fu_978_max_pool_2_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        max_pool_2_out_ce0 = grp_max_pool_2_fu_970_max_pool_out_ce0;
    end else begin
        max_pool_2_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        max_pool_2_out_we0 = grp_max_pool_2_fu_970_max_pool_out_we0;
    end else begin
        max_pool_2_out_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln23_fu_1024_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln25_fu_1042_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_conv_1_fu_904_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_max_pool_1_fu_962_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_conv_2_fu_950_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_max_pool_2_fu_970_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_flat_fu_978_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln9_fu_1097_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln13_fu_1117_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state28 : begin
            if (((icmp_ln9_1_fu_1201_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln13_1_fu_1221_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state41 : begin
            if (((grp_dense_out_fu_938_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln14_3_fu_1268_p2 = (sub_ln14_fu_1262_p2 + zext_ln13_3_reg_1436);

assign add_ln14_4_fu_1134_p2 = (phi_mul_reg_859 + 15'd50);

assign add_ln14_fu_1140_p2 = (zext_ln13_reg_1374 + phi_mul_reg_859);

assign add_ln28_fu_1091_p2 = (ix_in_1_reg_802 + 10'd1);

assign and_ln19_1_fu_1314_p2 = (or_ln19_1_fu_1308_p2 & grp_fu_1002_p2);

assign and_ln19_fu_1186_p2 = (or_ln19_fu_1180_p2 & grp_fu_1002_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln19_1_fu_1278_p1 = reg_1019;

assign bitcast_ln19_fu_1150_p1 = reg_1019;

assign cnn_input_Addr_A = cnn_input_Addr_A_orig << 32'd2;

assign cnn_input_Addr_A_orig = zext_ln27_fu_1054_p1;

assign cnn_input_Clk_A = ap_clk;

assign cnn_input_Din_A = 32'd0;

assign cnn_input_Rst_A = ap_rst_n_inv;

assign cnn_input_WEN_A = 4'd0;

assign dense_1_bias_address0 = zext_ln14_reg_1368;

assign dense_1_out_d0 = ((and_ln19_fu_1186_p2[0:0] === 1'b1) ? 32'd0 : reg_1019);

assign dense_1_weights_address0 = zext_ln14_7_fu_1145_p1;

assign dense_2_bias_address0 = zext_ln14_4_reg_1430;

assign dense_2_out_d0 = ((and_ln19_1_fu_1314_p2[0:0] === 1'b1) ? 32'd0 : reg_1019);

assign dense_2_weights_address0 = sext_ln14_fu_1273_p1;

assign grp_conv_1_fu_904_ap_start = grp_conv_1_fu_904_ap_start_reg;

assign grp_conv_2_fu_950_ap_start = grp_conv_2_fu_950_ap_start_reg;

assign grp_dense_out_fu_938_ap_start = grp_dense_out_fu_938_ap_start_reg;

assign grp_flat_fu_978_ap_start = grp_flat_fu_978_ap_start_reg;

assign grp_max_pool_1_fu_962_ap_start = grp_max_pool_1_fu_962_ap_start_reg;

assign grp_max_pool_2_fu_970_ap_start = grp_max_pool_2_fu_970_ap_start_reg;

assign i_1_fu_1103_p2 = (i_0_i_reg_825 + 6'd1);

assign i_2_fu_1207_p2 = (i_0_i30_reg_870 + 5'd1);

assign i_fu_1030_p2 = (i_0_reg_790 + 5'd1);

assign icmp_ln13_1_fu_1221_p2 = ((j_0_i34_reg_893 == 6'd50) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_1117_p2 = ((j_0_i_reg_848 == 9'd400) ? 1'b1 : 1'b0);

assign icmp_ln19_1_fu_1174_p2 = ((trunc_ln19_fu_1164_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln19_2_fu_1296_p2 = ((tmp_19_fu_1282_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln19_3_fu_1302_p2 = ((trunc_ln19_1_fu_1292_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln19_fu_1168_p2 = ((tmp_fu_1154_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_1024_p2 = ((i_0_reg_790 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_1042_p2 = ((j_0_reg_813 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln9_1_fu_1201_p2 = ((i_0_i30_reg_870 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_1097_p2 = ((i_0_i_reg_825 == 6'd50) ? 1'b1 : 1'b0);

assign ix_in_fu_1036_p2 = (ix_in_0_reg_778 + 10'd28);

assign j_1_fu_1048_p2 = (j_0_reg_813 + 5'd1);

assign j_2_fu_1227_p2 = (j_0_i34_reg_893 + 6'd1);

assign j_fu_1123_p2 = (j_0_i_reg_848 + 9'd1);

assign or_ln19_1_fu_1308_p2 = (icmp_ln19_3_fu_1302_p2 | icmp_ln19_2_fu_1296_p2);

assign or_ln19_fu_1180_p2 = (icmp_ln19_fu_1168_p2 | icmp_ln19_1_fu_1174_p2);

assign prediction_Addr_A = grp_dense_out_fu_938_prediction_Addr_A;

assign prediction_Clk_A = ap_clk;

assign prediction_Din_A = grp_dense_out_fu_938_prediction_Din_A;

assign prediction_EN_A = grp_dense_out_fu_938_prediction_EN_A;

assign prediction_Rst_A = ap_rst_n_inv;

assign prediction_WEN_A = grp_dense_out_fu_938_prediction_WEN_A;

assign sext_ln14_fu_1273_p1 = $signed(add_ln14_3_fu_1268_p2);

assign sub_ln14_fu_1262_p2 = (zext_ln14_8_fu_1246_p1 - zext_ln14_9_fu_1258_p1);

assign tmp_19_fu_1282_p4 = {{bitcast_ln19_1_fu_1278_p1[30:23]}};

assign tmp_21_fu_1238_p3 = {{j_0_i34_reg_893}, {5'd0}};

assign tmp_22_fu_1250_p3 = {{j_0_i34_reg_893}, {1'd0}};

assign tmp_fu_1154_p4 = {{bitcast_ln19_fu_1150_p1[30:23]}};

assign trunc_ln19_1_fu_1292_p1 = bitcast_ln19_1_fu_1278_p1[22:0];

assign trunc_ln19_fu_1164_p1 = bitcast_ln19_fu_1150_p1[22:0];

assign zext_ln13_3_fu_1217_p1 = i_0_i30_reg_870;

assign zext_ln13_fu_1113_p1 = i_0_i_reg_825;

assign zext_ln14_4_fu_1213_p1 = i_0_i30_reg_870;

assign zext_ln14_5_fu_1129_p1 = j_0_i_reg_848;

assign zext_ln14_6_fu_1233_p1 = j_0_i34_reg_893;

assign zext_ln14_7_fu_1145_p1 = add_ln14_fu_1140_p2;

assign zext_ln14_8_fu_1246_p1 = tmp_21_fu_1238_p3;

assign zext_ln14_9_fu_1258_p1 = tmp_22_fu_1250_p3;

assign zext_ln14_fu_1109_p1 = i_0_i_reg_825;

assign zext_ln27_1_fu_1059_p1 = j_0_reg_813;

assign zext_ln27_fu_1054_p1 = ix_in_1_reg_802;

always @ (posedge ap_clk) begin
    zext_ln14_reg_1368[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln13_reg_1374[14:6] <= 9'b000000000;
    zext_ln14_4_reg_1430[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln13_3_reg_1436[11:5] <= 7'b0000000;
end

endmodule //cnn
