https://github.com/seanpm2001/Learn-Verilog/discussions/1
