
---------- Begin Simulation Statistics ----------
simSeconds                                   0.388765                       # Number of seconds simulated (Second)
simTicks                                 388764847200                       # Number of ticks simulated (Tick)
finalTick                                388764847200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   5405.91                       # Real time elapsed on the host (Second)
hostTickRate                                 71914757                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2296664                       # Number of bytes of host memory used (Byte)
simInsts                                   1000000000                       # Number of instructions simulated (Count)
simOps                                     1160112256                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   184983                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     214601                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       1943824237                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1652871937                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     7170                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1507036011                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                1853259                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            492766746                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined        1270891948                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                6631                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1943679328                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.775352                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.595828                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                1446865630     74.44%     74.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 124835124      6.42%     80.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  99847543      5.14%     86.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  80682305      4.15%     90.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  96932809      4.99%     95.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  42377259      2.18%     97.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  32405919      1.67%     98.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  11456071      0.59%     99.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   8276668      0.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1943679328                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 2506128      4.46%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      4.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead               43405698     77.21%     81.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite              10308560     18.34%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            2      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     740190754     49.12%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          888      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           38      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            6      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc           23      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult           10      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    529673718     35.15%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    237170572     15.74%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1507036011                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.775294                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            56220386                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.037305                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               5015824989                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              2145945724                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1385188024                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1563256395                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                        1488963557                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     521195943                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                  18072448                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 299                       # Number of nop insts executed (Count)
system.cpu.numRefs                          755379225                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                      181891572                       # Number of branches executed (Count)
system.cpu.numStoreInsts                    234183282                       # Number of stores executed (Count)
system.cpu.numRate                           0.765997                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             668                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          144909                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                  1000000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                    1160112256                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.943824                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.943824                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.514450                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.514450                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                 1880037221                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 877868142                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        202                       # number of vector regfile reads (Count)
system.cpu.vecRegfileWrites                       693                       # number of vector regfile writes (Count)
system.cpu.ccRegfileReads                  5742151076                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  744355079                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 654712958                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      158                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      508535634                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     278550456                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads    156389851                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores    110752179                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups               262806605                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted         217564347                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect          11263048                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups            146974806                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits               146865660                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999257                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 9580674                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            2434                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               2075                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              359                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           98                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts       492447920                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             539                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts          10445071                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1875483173                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.618567                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.716365                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      1535740529     81.89%     81.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       122208949      6.52%     88.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        49037827      2.61%     91.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        37237538      1.99%     93.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        32357843      1.73%     94.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        16809564      0.90%     95.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        14349184      0.77%     96.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7        13392976      0.71%     97.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        54348763      2.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1875483173                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted           1000000193                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted             1160112449                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                   581891603                       # Number of memory references committed (Count)
system.cpu.commit.loads                     366711315                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          79                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                  142882388                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                  1016066420                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               4825530                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    578220034     49.84%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          809      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            3      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    366711315     31.61%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite    215180288     18.55%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1160112449                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      54348763                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data      514074151                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         514074151                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     514088948                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        514088948                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     88515588                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        88515588                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     96172264                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       96172264                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 3907759880539                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 3907759880539                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 3907759880539                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 3907759880539                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    602589739                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     602589739                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    610261212                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    610261212                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.146892                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.146892                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.157592                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.157592                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 44147.702894                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 44147.702894                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 40632.919701                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 40632.919701                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs    930133073                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets       300266                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs     10559287                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets         1899                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      88.086731                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   158.117957                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     10677951                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          10677951                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     69968217                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      69968217                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     69968217                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     69968217                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     18547371                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     18547371                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     22376178                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     22376178                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 658189111970                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 658189111970                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 965235335770                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 965235335770                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.030779                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.030779                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.036667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.036667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 35486.922215                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 35486.922215                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 43136.738355                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 43136.738355                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               22375668                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           37                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           37                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       144800                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       144800                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           39                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           39                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.051282                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.051282                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        72400                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        72400                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       143800                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       143800                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.051282                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.051282                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        71900                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        71900                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data    367304583                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       367304583                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     22034865                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      22034865                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 416332330400                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 416332330400                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    389339448                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    389339448                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.056596                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.056596                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 18894.253738                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 18894.253738                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     11028297                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     11028297                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     11006568                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     11006568                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 178434814100                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 178434814100                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.028270                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.028270                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 16211.666897                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 16211.666897                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data        14797                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total         14797                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data      7656676                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total      7656676                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data      7671473                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total      7671473                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.998071                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.998071                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data      3828807                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total      3828807                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data 307046223800                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total 307046223800                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.499097                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.499097                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 80193.706238                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 80193.706238                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           39                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           39                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           39                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           39                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data    146769568                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      146769568                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     66480723                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     66480723                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 3491427550139                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 3491427550139                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    213250291                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    213250291                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.311750                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.311750                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 52517.893798                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 52517.893798                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data     58939920                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total     58939920                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      7540803                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      7540803                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 479754297870                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 479754297870                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.035361                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.035361                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 63621.115400                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 63621.115400                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 388764847200                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           489.607213                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            536465204                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           22376180                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              23.974834                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              148000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   489.607213                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.956264                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.956264                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          383                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          128                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2463421340                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2463421340                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 388764847200                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                121964579                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            1538054872                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 213042827                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              59733685                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles               10883365                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved            134024147                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                838660                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1776376627                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               2946931                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles          177840098                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                     1681026453                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                   262806605                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches          156448409                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    1754137809                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                23402686                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            12                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 171747492                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               3197962                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1943679328                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.982099                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.334559                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               1594508353     82.04%     82.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 22995166      1.18%     83.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 38748816      1.99%     85.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 22939733      1.18%     86.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 42532810      2.19%     88.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 37805042      1.95%     90.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 32054638      1.65%     92.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 28669529      1.48%     93.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                123425241      6.35%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1943679328                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.135201                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.864804                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      171746244                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         171746244                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     171746244                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        171746244                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1248                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1248                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1248                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1248                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     85349098                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     85349098                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     85349098                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     85349098                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    171747492                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     171747492                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    171747492                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    171747492                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000007                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 68388.700321                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 68388.700321                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 68388.700321                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 68388.700321                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1841                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            9                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     204.555556                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          503                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           503                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          503                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          503                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          745                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          745                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          745                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          745                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     55350898                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     55350898                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     55350898                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     55350898                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000004                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000004                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000004                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000004                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 74296.507383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 74296.507383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 74296.507383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 74296.507383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    268                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    171746244                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       171746244                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1248                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1248                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     85349098                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     85349098                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    171747492                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    171747492                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 68388.700321                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68388.700321                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          503                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          503                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          745                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          745                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     55350898                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     55350898                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000004                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 74296.507383                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 74296.507383                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 388764847200                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           364.438465                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            171746989                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                745                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           230532.871141                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               82000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   364.438465                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.711794                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.711794                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          477                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          477                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.931641                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          686990713                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         686990713                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 388764847200                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                  10883365                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  149851196                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                236863940                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1652879406                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts              1969605                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                508535634                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               278550456                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  3759                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   1772331                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                233612890                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         306220                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        5926603                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      6872425                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts             12799028                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1400872666                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1385188024                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 791781451                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1218016748                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.712610                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.650058                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                    47603595                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads               141824289                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses               148000                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              306220                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               63370154                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads              8019522                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               10007731                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          359040299                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             19.181910                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           106.120504                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              321214188     89.46%     89.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              7254546      2.02%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              2917991      0.81%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39              1469761      0.41%     92.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49              1197567      0.33%     93.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               825358      0.23%     93.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69              9697514      2.70%     95.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79              1338891      0.37%     96.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               234111      0.07%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               182559      0.05%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             143665      0.04%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             203932      0.06%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             239540      0.07%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             304536      0.08%     96.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             463057      0.13%     96.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159             238085      0.07%     96.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             208281      0.06%     96.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             153634      0.04%     97.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             154102      0.04%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             214229      0.06%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             150113      0.04%     97.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              95934      0.03%     97.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              84138      0.02%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              62971      0.02%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              78515      0.02%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259             122113      0.03%     97.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269             376518      0.10%     97.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279            1774448      0.49%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289             802451      0.22%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299            2715925      0.76%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows          4121626      1.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                1                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             5406                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            359040299                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 388764847200                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 388764847200                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 388764847200                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 388764847200                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 388764847200                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles               10883365                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                148487962                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               440466316                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          97269                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 242063114                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles            1101681302                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1728219620                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                908455                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               60361806                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents              133812822                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              905153964                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          2002408132                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  8188013454                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               2200579180                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      272                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps            1332581906                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                669826094                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    9103                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                9102                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 313486291                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       3470880694                       # The number of ROB reads (Count)
system.cpu.rob.writes                      3373453108                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts               1000000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1160112256                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   420                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       200                       # Clock period in ticks (Tick)
system.cpu_clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.l2bus.transDist::ReadResp             14836093                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty       15891800                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict           15988321                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq             7540832                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp            7540832                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq        14836093                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1757                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     67128028                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                 67129785                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        47616                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port   2115464384                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                2115512000                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           9504186                       # Total snoops (Count)
system.l2bus.snoopTraffic                   333686400                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples            31881110                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000248                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.015749                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                  31873201     99.98%     99.98% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                      7909      0.02%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total              31881110                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 388764847200                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy          36590619200                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1120095                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy         33564275489                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests        44752861                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests     22375937                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests         7097                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               811                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          811                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                20                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data          12839950                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total             12839970                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               20                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data         12839950                       # number of overall hits (Count)
system.l2cache.overallHits::total            12839970                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             724                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data         9536230                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            9536954                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            724                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data        9536230                       # number of overall misses (Count)
system.l2cache.overallMisses::total           9536954                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     54409900                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 795368701500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  795423111400                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     54409900                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 795368701500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 795423111400                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           744                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data      22376180                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total         22376924                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          744                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data     22376180                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total        22376924                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.973118                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.426178                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.426196                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.973118                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.426178                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.426196                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 75151.795580                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 83404.941104                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 83404.314564                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 75151.795580                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 83404.941104                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 83404.314564                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks         5213849                       # number of writebacks (Count)
system.l2cache.writebacks::total              5213849                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst             2                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data            11                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total               13                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst            2                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data           11                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total              13                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          722                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data      9536219                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        9536941                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          722                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data      9536219                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total       9536941                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     47064700                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 700005790000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 700052854700                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     47064700                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 700005790000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 700052854700                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.970430                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.426177                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.426195                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.970430                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.426177                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.426195                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 65186.565097                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 73404.961652                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 73404.339473                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 65186.565097                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 73404.961652                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 73404.339473                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                   9504185                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          241                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          241                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data       2476511                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total          2476511                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data      5064321                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total        5064321                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data 442072010000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total 442072010000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data      7540832                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total      7540832                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.671587                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.671587                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 87291.467109                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 87291.467109                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data      5064321                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total      5064321                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data 391428800000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total 391428800000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.671587                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.671587                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 77291.467109                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 77291.467109                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           20                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data     10363439                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total     10363459                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          724                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data      4471909                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      4472633                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     54409900                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data 353296691500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 353351101400                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          744                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data     14835348                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total     14836092                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.973118                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.301436                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.301470                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 75151.795580                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 79003.551168                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 79002.927671                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.inst            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.data           11                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total           13                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          722                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data      4471898                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      4472620                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     47064700                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 308576990000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 308624054700                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.970430                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.301435                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.301469                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 65186.565097                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 69003.584160                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 69002.967992                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks     10677951                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total     10677951                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks     10677951                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total     10677951                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 388764847200                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse            30820.648179                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                44745510                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               9536953                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  4.691804                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.165476                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    18.757021                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data 30801.725683                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000572                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.939994                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.940572                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024        32768                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0               1                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             132                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            2740                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3           10169                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4           19726                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses             367503065                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses            367503065                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 388764847200                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   5213849.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       722.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   9533452.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.009552350652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        323166                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        323166                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             22974837                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             4895183                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      9536941                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     5213849                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    9536941                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   5213849                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    2767                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.51                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       57.83                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                9536941                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               5213849                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  2844265                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  2437466                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  2166413                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                  2086004                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       24                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                   17349                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                   19261                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                  221741                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                  326592                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                  325867                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                  325518                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                  326579                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                  329152                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                  331390                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                  333950                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                  348411                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                  339037                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                  332175                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                  331466                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                  330576                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                  324069                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                  326877                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                  323225                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                     538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                      24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       323166                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       29.502355                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      27.227869                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      44.121782                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127         322366     99.75%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255          304      0.09%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383          157      0.05%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511           15      0.00%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639           24      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767           23      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895           79      0.02%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023           27      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1151           67      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1279            9      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1407           45      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1663           26      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1664-1791            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-1919            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1920-2047            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2175            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2432-2559            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2816-2943            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2944-3071            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3199            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3840-3967            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4223            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4992-5119            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-6271            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7808-7935            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         323166                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       323166                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.133464                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.124911                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.550020                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16            303508     93.92%     93.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1505      0.47%     94.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             14081      4.36%     98.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              2969      0.92%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               965      0.30%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21               133      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         323166                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   177088                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                610364224                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             333686336                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1570008781.39066482                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               858324353.14897478                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   388755196900                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       26354.87                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        46208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    610140928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks    333682368                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 118858.483046509355                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 1569434408.471898555756                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 858314146.464835047722                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          722                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      9536219                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      5213849                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     20962650                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 355003163774                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 21860530626868                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29034.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     37226.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   4192781.69                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        46208                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    610318016                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       610364224                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        46208                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        46208                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    333686336                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    333686336                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           722                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       9536219                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          9536941                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      5213849                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         5213849                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          118858                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data      1569889923                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1570008781                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       118858                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         118858                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    858324353                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         858324353                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    858324353                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         118858                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data     1569889923                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        2428333135                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               9534174                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              5213787                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        298807                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        301539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        299909                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        299830                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        299592                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        299538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        301304                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        298737                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        298407                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        297283                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       296986                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       297303                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       296045                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       296998                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       296282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       298126                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16       297445                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17       294924                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18       296953                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19       298932                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20       296164                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21       295972                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22       296226                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23       296308                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24       297016                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25       296113                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26       296446                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27       294060                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28       300269                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29       301646                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30       300310                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31       298704                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        163101                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        164700                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        163787                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        163824                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        164333                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        163886                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        164814                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        163859                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        163696                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        162775                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       162726                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       162479                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       162473                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       163170                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       162836                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       163368                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16       163276                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17       161789                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18       163032                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19       163259                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20       162565                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21       161074                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22       161752                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23       160797                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24       162128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25       161034                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26       161601                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27       159745                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28       164290                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29       164315                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30       164195                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31       163108                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             188252354816                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            31767867768                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        355024126424                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 19745.01                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            37237.01                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              8528172                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             4472892                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.45                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            85.79                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1746897                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   540.312053                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   352.823093                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   378.339362                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       399628     22.88%     22.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       142549      8.16%     31.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        57479      3.29%     34.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        69817      4.00%     38.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       433534     24.82%     63.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        54151      3.10%     66.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        27703      1.59%     67.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        30221      1.73%     69.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       531815     30.44%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1746897                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead              610187136                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten           333682368                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1569.553267                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               858.314146                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    12.64                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 8.17                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                4.47                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                88.15                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 388764847200                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     2743004759.039968                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     3646789660.415575                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    20092254570.122875                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   9831575316.190222                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 69174675681.290466                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 217790966892.693665                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 86443480707.207703                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   409722747587.046814                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower   1053.908939                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 130600929526                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  17476200000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 240687717674                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     2705133753.504018                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     3596440644.081255                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    20011501700.196533                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   9764422268.158192                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 69174675681.290466                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 214161351403.851135                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 89232337805.972504                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   408645863257.139465                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower   1051.138924                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 134871553088                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  17476200000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 236417094112                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 388764847200                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             4472620                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       5213849                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           4289767                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            5064321                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           5064321                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        4472620                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port     28577498                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                28577498                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port    944050560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                944050560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            9536941                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  9536941    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              9536941                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 388764847200                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         21090593200                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        25608248842                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       19040557                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      9503699                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
