<h2 style="color: #990000;">Assignment on Logic Gates</h2>
<p>&nbsp;</p>
<p style="font: Arial, Helvetica, sans-serif; font-size: 16px; text-align: justify;">1. A 2-input NAND gate and 2-input NOR gate are designed for same frequency of operation. Which gate will occupy more silicon area? Why?</p>
<p style="font: Arial, Helvetica, sans-serif; font-size: 16px; text-align: justify;">2. Why pMOS transistors are preferred for pull up network (PUN)?</p>