{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II " "Info: Running Quartus II Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 20 15:14:36 2013 " "Info: Processing started: Tue Aug 20 15:14:36 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CII_Starter_USB_API -c CII_Starter_USB_API --analysis_and_elaboration " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CII_Starter_USB_API -c CII_Starter_USB_API --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Info: Found entity 1: command" {  } { { "Multi_Sdram/command.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/command.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/control_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Info: Found entity 1: control_interface" {  } { { "Multi_Sdram/control_interface.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/control_interface.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/multi_sdram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/multi_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multi_Sdram " "Info: Found entity 1: Multi_Sdram" {  } { { "Multi_Sdram/Multi_Sdram.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Multi_Sdram.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/pll1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL1 " "Info: Found entity 1: PLL1" {  } { { "Multi_Sdram/PLL1.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/PLL1.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/sdr_data_path.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Info: Found entity 1: sdr_data_path" {  } { { "Multi_Sdram/sdr_data_path.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/sdr_data_path.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/sdram_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Controller " "Info: Found entity 1: Sdram_Controller" {  } { { "Multi_Sdram/Sdram_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Sdram_Controller.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/sdram_multiplexer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/sdram_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Multiplexer " "Info: Found entity 1: Sdram_Multiplexer" {  } { { "Multi_Sdram/Sdram_Multiplexer.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Sdram_Multiplexer.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_flash/flash_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_flash/flash_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flash_Controller " "Info: Found entity 1: Flash_Controller" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_flash/flash_multiplexer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_flash/flash_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flash_Multiplexer " "Info: Found entity 1: Flash_Multiplexer" {  } { { "Multi_Flash/Flash_Multiplexer.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Multiplexer.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_flash/multi_flash.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_flash/multi_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multi_Flash " "Info: Found entity 1: Multi_Flash" {  } { { "Multi_Flash/Multi_Flash.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Multi_Flash.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_lock.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file clk_lock.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_LOCK_altclkctrl_tb8 " "Info: Found entity 1: CLK_LOCK_altclkctrl_tb8" {  } { { "CLK_LOCK.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CLK_LOCK.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 CLK_LOCK " "Info: Found entity 2: CLK_LOCK" {  } { { "CLK_LOCK.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CLK_LOCK.v" 80 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cmd_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMD_Decode " "Info: Found entity 1: CMD_Decode" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cii_starter_usb_api.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cii_starter_usb_api.v" { { "Info" "ISGN_ENTITY_NAME" "1 CII_Starter_USB_API " "Info: Found entity 1: CII_Starter_USB_API" {  } { { "CII_Starter_USB_API.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multi_Sram " "Info: Found entity 1: Multi_Sram" {  } { { "Multi_Sram.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sram.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Reset_Delay.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rs232_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_Controller " "Info: Found entity 1: RS232_Controller" {  } { { "RS232_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/RS232_Controller.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_16bit_512k.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram_16bit_512k.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_16Bit_512K " "Info: Found entity 1: SRAM_16Bit_512K" {  } { { "SRAM_16Bit_512K.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/SRAM_16Bit_512K.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_jtag.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file usb_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB_JTAG " "Info: Found entity 1: USB_JTAG" {  } { { "USB_JTAG.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/USB_JTAG.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 JTAG_REC " "Info: Found entity 2: JTAG_REC" {  } { { "USB_JTAG.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/USB_JTAG.v" 75 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 JTAG_TRANS " "Info: Found entity 3: JTAG_TRANS" {  } { { "USB_JTAG.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/USB_JTAG.v" 106 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laser_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file laser_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Laser_Controller " "Info: Found entity 1: Laser_Controller" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laserswitch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file laserswitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 LaserSwitch " "Info: Found entity 1: LaserSwitch" {  } { { "LaserSwitch.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/LaserSwitch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART.v(110) " "Warning (10268): Verilog HDL information at UART.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Info: Found entity 1: uart" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST CII_Starter_USB_API.v(334) " "Warning (10236): Verilog HDL Implicit Net warning at CII_Starter_USB_API.v(334): created implicit net for \"DLY_RST\"" {  } { { "CII_Starter_USB_API.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst2 " "Warning: Block or symbol \"NOT\" of instance \"inst2\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 1480 832 880 1512 "inst2" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst6 " "Warning: Block or symbol \"NOT\" of instance \"inst6\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 1448 832 880 1480 "inst6" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst8 " "Warning: Block or symbol \"NOT\" of instance \"inst8\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 1416 832 880 1448 "inst8" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst13 " "Warning: Block or symbol \"NOT\" of instance \"inst13\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 1560 832 880 1592 "inst13" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst15 " "Warning: Block or symbol \"NOT\" of instance \"inst15\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 1528 832 880 1560 "inst15" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CII_Starter_USB_API CII_Starter_USB_API:inst " "Info: Elaborating entity \"CII_Starter_USB_API\" for hierarchy \"CII_Starter_USB_API:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 64 240 592 800 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD CII_Starter_USB_API.v(167) " "Warning (10034): Output port \"UART_TXD\" at CII_Starter_USB_API.v(167) has no driver" {  } { { "CII_Starter_USB_API.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK CII_Starter_USB_API.v(201) " "Warning (10034): Output port \"SD_CLK\" at CII_Starter_USB_API.v(201) has no driver" {  } { { "CII_Starter_USB_API.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO CII_Starter_USB_API.v(212) " "Warning (10034): Output port \"TDO\" at CII_Starter_USB_API.v(212) has no driver" {  } { { "CII_Starter_USB_API.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_LOCK CII_Starter_USB_API:inst\|CLK_LOCK:p0 " "Info: Elaborating entity \"CLK_LOCK\" for hierarchy \"CII_Starter_USB_API:inst\|CLK_LOCK:p0\"" {  } { { "CII_Starter_USB_API.v" "p0" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 332 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_LOCK_altclkctrl_tb8 CII_Starter_USB_API:inst\|CLK_LOCK:p0\|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component " "Info: Elaborating entity \"CLK_LOCK_altclkctrl_tb8\" for hierarchy \"CII_Starter_USB_API:inst\|CLK_LOCK:p0\|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component\"" {  } { { "CLK_LOCK.v" "CLK_LOCK_altclkctrl_tb8_component" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CLK_LOCK.v" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay CII_Starter_USB_API:inst\|Reset_Delay:d0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"CII_Starter_USB_API:inst\|Reset_Delay:d0\"" {  } { { "CII_Starter_USB_API.v" "d0" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 334 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(22) " "Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Reset_Delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart CII_Starter_USB_API:inst\|uart:u1 " "Info: Elaborating entity \"uart\" for hierarchy \"CII_Starter_USB_API:inst\|uart:u1\"" {  } { { "CII_Starter_USB_API.v" "u1" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 347 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(62) " "Warning (10230): Verilog HDL assignment warning at UART.v(62): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(63) " "Warning (10230): Verilog HDL assignment warning at UART.v(63): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(124) " "Warning (10230): Verilog HDL assignment warning at UART.v(124): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(126) " "Warning (10230): Verilog HDL assignment warning at UART.v(126): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 UART.v(127) " "Warning (10230): Verilog HDL assignment warning at UART.v(127): truncated value with size 32 to match size of target (6)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(129) " "Warning (10230): Verilog HDL assignment warning at UART.v(129): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(131) " "Warning (10230): Verilog HDL assignment warning at UART.v(131): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 UART.v(132) " "Warning (10230): Verilog HDL assignment warning at UART.v(132): truncated value with size 32 to match size of target (6)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(143) " "Warning (10230): Verilog HDL assignment warning at UART.v(143): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(172) " "Warning (10230): Verilog HDL assignment warning at UART.v(172): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(216) " "Warning (10230): Verilog HDL assignment warning at UART.v(216): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(226) " "Warning (10230): Verilog HDL assignment warning at UART.v(226): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multi_Flash CII_Starter_USB_API:inst\|Multi_Flash:u2 " "Info: Elaborating entity \"Multi_Flash\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Flash:u2\"" {  } { { "CII_Starter_USB_API.v" "u2" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 360 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flash_Multiplexer CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Multiplexer:u0 " "Info: Elaborating entity \"Flash_Multiplexer\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Multiplexer:u0\"" {  } { { "Multi_Flash/Multi_Flash.v" "u0" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Multi_Flash.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flash_Controller CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1 " "Info: Elaborating entity \"Flash_Controller\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\"" {  } { { "Multi_Flash/Multi_Flash.v" "u1" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Multi_Flash.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Flash_Controller.v(95) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(95): truncated value with size 32 to match size of target (11)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Flash_Controller.v(144) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(144): truncated value with size 32 to match size of target (11)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(239) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(239): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(251) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(251): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(252) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(252): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(253) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(253): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(254) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(254): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(255) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(255): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(256) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(256): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(257) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(257): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multi_Sdram CII_Starter_USB_API:inst\|Multi_Sdram:u3 " "Info: Elaborating entity \"Multi_Sdram\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\"" {  } { { "CII_Starter_USB_API.v" "u3" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 375 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Multiplexer CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Multiplexer:u0 " "Info: Elaborating entity \"Sdram_Multiplexer\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\"" {  } { { "Multi_Sdram/Multi_Sdram.v" "u0" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Multi_Sdram.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Controller CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1 " "Info: Elaborating entity \"Sdram_Controller\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\"" {  } { { "Multi_Sdram/Multi_Sdram.v" "u1" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Multi_Sdram.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Sdram_Controller.v(237) " "Warning (10230): Verilog HDL assignment warning at Sdram_Controller.v(237): truncated value with size 32 to match size of target (9)" {  } { { "Multi_Sdram/Sdram_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Sdram_Controller.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL1 CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1 " "Info: Elaborating entity \"PLL1\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\"" {  } { { "Multi_Sdram/Sdram_Controller.v" "sdram_pll1" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Sdram_Controller.v" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\"" {  } { { "Multi_Sdram/PLL1.v" "altpll_component" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/PLL1.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\"" {  } { { "Multi_Sdram/PLL1.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/PLL1.v" 91 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component " "Info: Instantiated megafunction \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multi_Sdram/PLL1.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/PLL1.v" 91 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|control_interface:control1 " "Info: Elaborating entity \"control_interface\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|control_interface:control1\"" {  } { { "Multi_Sdram/Sdram_Controller.v" "control1" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Sdram_Controller.v" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(132) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(132): truncated value with size 32 to match size of target (16)" {  } { { "Multi_Sdram/control_interface.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/control_interface.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(137) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(137): truncated value with size 32 to match size of target (16)" {  } { { "Multi_Sdram/control_interface.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/control_interface.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "Multi_Sdram/control_interface.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|command:command1 " "Info: Elaborating entity \"command\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|command:command1\"" {  } { { "Multi_Sdram/Sdram_Controller.v" "command1" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Sdram_Controller.v" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(251) " "Warning (10240): Verilog HDL Always Construct warning at command.v(251): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Multi_Sdram/command.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/command.v" 251 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(251) " "Warning (10240): Verilog HDL Always Construct warning at command.v(251): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Multi_Sdram/command.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/command.v" 251 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(251) " "Warning (10240): Verilog HDL Always Construct warning at command.v(251): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Multi_Sdram/command.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/command.v" 251 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|sdr_data_path:data_path1 " "Info: Elaborating entity \"sdr_data_path\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|sdr_data_path:data_path1\"" {  } { { "Multi_Sdram/Sdram_Controller.v" "data_path1" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Sdram_Controller.v" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DM1 sdr_data_path.v(36) " "Warning (10036): Verilog HDL or VHDL warning at sdr_data_path.v(36): object \"DM1\" assigned a value but never read" {  } { { "Multi_Sdram/sdr_data_path.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/sdr_data_path.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMD_Decode CII_Starter_USB_API:inst\|CMD_Decode:u5 " "Info: Elaborating entity \"CMD_Decode\" for hierarchy \"CII_Starter_USB_API:inst\|CMD_Decode:u5\"" {  } { { "CII_Starter_USB_API.v" "u5" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 435 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_COUNT CMD_Decode.v(88) " "Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(88): object \"sel_COUNT\" assigned a value but never read" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_SETUP CMD_Decode.v(143) " "Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(143): object \"f_SETUP\" assigned a value but never read" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_SRAM CMD_Decode.v(144) " "Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(144): object \"f_SRAM\" assigned a value but never read" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oFL_TXD_Start CMD_Decode.v(147) " "Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(147): object \"oFL_TXD_Start\" assigned a value but never read" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oFL_TXD_DATA CMD_Decode.v(148) " "Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(148): object \"oFL_TXD_DATA\" assigned a value but never read" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_FL CMD_Decode.v(150) " "Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(150): object \"sel_FL\" assigned a value but never read" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_PS2 CMD_Decode.v(150) " "Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(150): object \"sel_PS2\" assigned a value but never read" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DataToSend CMD_Decode.v(1161) " "Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(1161): object \"DataToSend\" assigned a value but never read" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 22 CMD_Decode.v(873) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(873): truncated value with size 24 to match size of target (22)" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 CMD_Decode.v(874) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(874): truncated value with size 16 to match size of target (8)" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 CMD_Decode.v(1079) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1079): truncated value with size 32 to match size of target (22)" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 18 CMD_Decode.v(1197) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1197): truncated value with size 19 to match size of target (18)" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 CMD_Decode.v(1236) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1236): truncated value with size 32 to match size of target (19)" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 18 CMD_Decode.v(1327) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1327): truncated value with size 19 to match size of target (18)" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CMD_Decode.v(1328) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1328): truncated value with size 32 to match size of target (16)" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 CMD_Decode.v(1340) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1340): truncated value with size 32 to match size of target (18)" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 CMD_Decode.v(1349) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1349): truncated value with size 32 to match size of target (19)" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multi_Sram CII_Starter_USB_API:inst\|Multi_Sram:u6 " "Info: Elaborating entity \"Multi_Sram\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Sram:u6\"" {  } { { "CII_Starter_USB_API.v" "u6" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 452 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Laser_Controller Laser_Controller:inst10 " "Info: Elaborating entity \"Laser_Controller\" for hierarchy \"Laser_Controller:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 624 -360 0 880 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Warning: Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/lpm_counter0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst1 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 824 -712 -568 952 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Info: Instantiated megafunction \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.vhd" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m7j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_m7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m7j " "Info: Found entity 1: cntr_m7j" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m7j lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated " "Info: Elaborating entity \"cntr_m7j\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LaserSwitch LaserSwitch:inst3 " "Info: Elaborating entity \"LaserSwitch\" for hierarchy \"LaserSwitch:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 1016 576 888 1112 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CII_Starter_USB_API:inst\|mSDR_Select\[2\] " "Warning (12110): Net \"CII_Starter_USB_API:inst\|mSDR_Select\[2\]\" is missing source, defaulting to GND" {  } { { "CII_Starter_USB_API.v" "mSDR_Select\[2\]" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CII_Starter_USB_API:inst\|mFL_Select\[2\] " "Warning (12110): Net \"CII_Starter_USB_API:inst\|mFL_Select\[2\]\" is missing source, defaulting to GND" {  } { { "CII_Starter_USB_API.v" "mFL_Select\[2\]" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 282 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CII_Starter_USB_API:inst\|mSR_Select\[2\] " "Warning (12110): Net \"CII_Starter_USB_API:inst\|mSR_Select\[2\]\" is missing source, defaulting to GND" {  } { { "CII_Starter_USB_API.v" "mSR_Select\[2\]" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 283 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "Warning: 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.map.smsg " "Info: Generated suppressed messages file C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 65 s Quartus II " "Info: Quartus II Analysis & Elaboration was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 20 15:14:41 2013 " "Info: Processing ended: Tue Aug 20 15:14:41 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
