#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Jan 11 15:42:39 2017
# Process ID: 2645
# Current directory: /home/tyh
# Command line: vivado
# Log file: /home/tyh/vivado.log
# Journal file: /home/tyh/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project /home/tyh/project -part xc7a100tcsg324-1
add_files /home/tyh/Documents/Pipeline-cpu
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  /home/tyh/Documents/Pipeline-cpu/src/vga.v]
close_project
open_project /home/tyh/Documents/pipeline/pipeline.xpr
update_compile_order -fileset sources_1
archive_project /home/tyh/SYS_LAB/Pipeline-cpu/pipeline.xpr.zip -force
